
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.994873 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.994873 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.737793 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.738037 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.360596 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.360596 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008255    0.029016    2.726665 2282.087402 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029016    0.000000 2282.087402 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034096    0.169335    0.191676 2282.279053 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.169335    0.000227 2282.279297 ^ io_west_out[8] (out)
                                           2282.279297   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.279297   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.470703   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.994873 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.994873 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.737793 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.738037 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.360596 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.360596 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006253    0.026319    2.713250 2282.073975 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026319    0.000000 2282.073975 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170377    0.191221 2282.265137 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.170377    0.000455 2282.265625 ^ io_south_out[8] (out)
                                           2282.265625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.265625   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.484375   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.994873 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.994873 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.737793 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.738037 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.005852    0.027689    2.059778 2279.797852 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.027689    0.000000 2279.797852 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.169133    0.190994 2279.989014 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.169133    0.000227 2279.989258 ^ io_east_out[8] (out)
                                           2279.989258   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.989258   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.760742   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.648926 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.648926 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.764404 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.764404 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.403320 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.403320 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006288    0.027334    2.215529 2279.618652 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027334    0.000000 2279.618652 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.169359    0.190994 2279.809814 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.169359    0.000227 2279.810059 ^ io_west_out[13] (out)
                                           2279.810059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.810059   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.939941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.648926 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.648926 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.764404 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.764404 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.403320 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.403320 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006267    0.027105    2.205979 2279.609131 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027105    0.000000 2279.609131 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170376    0.191449 2279.800537 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.170376    0.000455 2279.801025 ^ io_south_out[13] (out)
                                           2279.801025   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.801025   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.948730   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.771484 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.771484 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.595947 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.595947 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.416992 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.416992 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006194    0.032584    2.116394 2279.533447 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.032584    0.000000 2279.533447 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.169481    0.193040 2279.726562 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.169481    0.000227 2279.726807 ^ io_west_out[14] (out)
                                           2279.726807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.726807   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.023438   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.771484 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.771484 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.595947 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.595947 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.416992 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.416992 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006491    0.029125    1.988155 2279.405273 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029125    0.000000 2279.405273 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170082    0.192131 2279.597412 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.170082    0.000455 2279.597900 ^ io_south_out[14] (out)
                                           2279.597900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.597900   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.152344   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.994873 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.994873 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.737793 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.738037 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006208    0.026259    1.608214 2279.346436 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026259    0.000000 2279.346436 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170377    0.191221 2279.537598 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.170377    0.000455 2279.538086 ^ io_south_out[24] (out)
                                           2279.538086   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.538086   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.211914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.611084 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.611084 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.382324 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.382324 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.275391 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.275391 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006232    0.035247    1.982926 2279.258301 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.035247    0.000000 2279.258301 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.169329    0.193950 2279.452393 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.169329    0.000227 2279.452637 ^ io_west_out[15] (out)
                                           2279.452637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.452637   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.297363   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.624023 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.624023 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.384033 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.384033 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.292236 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.292236 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007142    0.036963    1.958824 2279.250977 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.036963    0.000000 2279.250977 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.169614    0.194859 2279.446045 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.169614    0.000227 2279.446289 ^ io_west_out[12] (out)
                                           2279.446289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.446289   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.303711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.611084 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.611084 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.382324 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.382324 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.275391 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.275391 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005353    0.030349    1.871058 2279.146484 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.030349    0.000000 2279.146484 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170373    0.192813 2279.339355 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.170373    0.000455 2279.339844 ^ io_south_out[15] (out)
                                           2279.339844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.339844   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.410156   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.624023 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.624023 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.384033 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.384033 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.292236 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.292236 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006191    0.027595    1.708713 2279.000977 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.027595    0.000000 2279.000977 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170375    0.191676 2279.192627 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.170375    0.000455 2279.193115 ^ io_south_out[12] (out)
                                           2279.193115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.193115   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.557129   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.221680 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.221680 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.864746 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.864746 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.551758 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.551758 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006167    0.026772    1.950184 2278.501953 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.026772    0.000000 2278.501953 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169312    0.190767 2278.692627 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.169312    0.000227 2278.692871 ^ io_west_out[9] (out)
                                           2278.692871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.692871   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.057617   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.221680 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.221680 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.864746 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.864746 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.551758 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.551758 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006729    0.026611    1.912440 2278.464111 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.026611    0.000000 2278.464111 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170377    0.191221 2278.655273 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.170377    0.000455 2278.655762 ^ io_south_out[9] (out)
                                           2278.655762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.655762   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.094238   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.648926 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.648926 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.764404 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.764404 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005745    0.027265    2.058187 2277.822510 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.027265    0.000000 2277.822510 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034172    0.169693    0.191221 2278.013672 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.169693    0.000227 2278.013916 ^ io_east_out[13] (out)
                                           2278.013916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.013916   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.735840   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.771484 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.771484 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.595947 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.595947 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006542    0.029286    2.064326 2277.660156 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.029286    0.000000 2277.660156 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.168787    0.191221 2277.851318 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.168787    0.000227 2277.851562 ^ io_east_out[14] (out)
                                           2277.851562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.851562   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.898926   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.667236 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.667236 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.128662 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.128662 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.784668 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.784668 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006232    0.027080    1.844683 2277.629150 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027080    0.000000 2277.629150 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.169379    0.190767 2277.820068 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.169379    0.000227 2277.820312 ^ io_west_out[10] (out)
                                           2277.820312   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.820312   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.929688   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.667236 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.667236 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.128662 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.128662 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.784668 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.784668 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007353    0.026975    1.776243 2277.560791 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.026975    0.000000 2277.560791 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170082    0.191221 2277.751953 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.170082    0.000455 2277.752441 ^ io_south_out[10] (out)
                                           2277.752441   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.752441   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.998047   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.994873 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.994873 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005172    0.028116    2.551587 2277.546387 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028116    0.000000 2277.546387 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170184    0.191676 2277.738037 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.170184    0.000455 2277.738525 ^ io_north_out[24] (out)
                                           2277.738525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.738525   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.011719   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.611084 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.611084 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.382324 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.382324 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005735    0.027772    2.121624 2277.503906 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.027772    0.000000 2277.503906 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.168392    0.190539 2277.694580 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.168392    0.000227 2277.694824 ^ io_east_out[15] (out)
                                           2277.694824   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.694824   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.055176   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.624023 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.624023 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.384033 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.384033 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006435    0.028299    2.061142 2277.445312 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.028299    0.000000 2277.445312 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.168510    0.190767 2277.635986 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.168510    0.000227 2277.636230 ^ io_east_out[12] (out)
                                           2277.636230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.636230   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.113770   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.994873 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.994873 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005845    0.027678    2.442221 2277.437012 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.027678    0.000000 2277.437012 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.168512    0.190539 2277.627686 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.168512    0.000227 2277.627930 ^ io_east_out[24] (out)
                                           2277.627930   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.627930   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.122559   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.648926 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.648926 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.764404 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.764404 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006213    0.027034    1.629587 2277.393799 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027034    0.000000 2277.393799 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170376    0.191449 2277.585449 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.170376    0.000455 2277.585693 ^ io_south_out[29] (out)
                                           2277.585693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.585693   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.164062   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.454590 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.454590 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.965820 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.965820 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.610107 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.610107 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006194    0.026975    1.721446 2277.331543 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.026975    0.000000 2277.331543 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.169110    0.190539 2277.522217 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.169110    0.000227 2277.522461 ^ io_west_out[11] (out)
                                           2277.522461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.522461   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.228027   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.454590 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.454590 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.965820 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.965820 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.610107 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.610107 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005704    0.025331    1.677563 2277.287598 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025331    0.000000 2277.287598 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170379    0.190767 2277.478516 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.170379    0.000455 2277.479004 ^ io_south_out[11] (out)
                                           2277.479004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.479004   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.270996   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.771484 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.771484 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.595947 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.595947 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006408    0.028991    1.693934 2277.289795 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.028991    0.000000 2277.289795 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170078    0.191903 2277.481689 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.170078    0.000455 2277.482178 ^ io_south_out[30] (out)
                                           2277.482178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.482178   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.268066   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.611084 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.611084 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.382324 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.382324 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005308    0.030267    1.783064 2277.165283 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030267    0.000000 2277.165283 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170373    0.192586 2277.357910 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.170373    0.000455 2277.358398 ^ io_south_out[31] (out)
                                           2277.358398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.358398   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.391602   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.624023 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.624023 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.384033 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.384033 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006108    0.027459    1.658918 2277.042969 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.027459    0.000000 2277.042969 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170375    0.191676 2277.234619 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.170375    0.000455 2277.235107 ^ io_south_out[28] (out)
                                           2277.235107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.235107   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.515137   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.221680 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.221680 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.864746 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.864746 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007235    0.029359    2.066599 2276.931396 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029359    0.000000 2276.931396 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.168788    0.191449 2277.122803 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.168788    0.000227 2277.123047 ^ io_east_out[9] (out)
                                           2277.123047   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.123047   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.627441   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.221680 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.221680 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.864746 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.864746 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007096    0.027099    1.647322 2276.512207 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027099    0.000000 2276.512207 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034434    0.170939    0.191903 2276.704102 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.170939    0.000455 2276.704590 ^ io_south_out[25] (out)
                                           2276.704590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.704590   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.045410   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.667236 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.667236 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.128662 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.128662 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006835    0.028593    2.029992 2276.158691 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.028593    0.000000 2276.158691 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.168421    0.190767 2276.349365 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.168421    0.000227 2276.349609 ^ io_east_out[10] (out)
                                           2276.349609   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.349609   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.400391   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.771484 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.771484 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005496    0.027183    2.323986 2276.095459 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027183    0.000000 2276.095459 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.170572    0.191676 2276.287109 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.170572    0.000455 2276.287598 ^ io_north_out[30] (out)
                                           2276.287598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.287598   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.462402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.454590 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.454590 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.965820 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.965820 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005852    0.026912    2.051593 2276.017334 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.026912    0.000000 2276.017334 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.168807    0.190539 2276.208008 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.168807    0.000227 2276.208252 ^ io_east_out[11] (out)
                                           2276.208252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.208252   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.541992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.771484 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.771484 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006543    0.029288    2.217348 2275.988770 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029288    0.000000 2275.988770 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.168642    0.191221 2276.179932 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.168642    0.000227 2276.180176 ^ io_east_out[30] (out)
                                           2276.180176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.180176   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.569824   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.624023 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.624023 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006059    0.029359    2.332172 2275.956299 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029359    0.000000 2275.956299 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.170009    0.192131 2276.148438 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.170009    0.000455 2276.148682 ^ io_north_out[28] (out)
                                           2276.148682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.148682   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.601074   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.611084 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.611084 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.005972    0.032199    2.290562 2275.901611 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032199    0.000000 2275.901611 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.170426    0.193495 2276.095215 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.170426    0.000455 2276.095703 ^ io_north_out[31] (out)
                                           2276.095703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.095703   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.654297   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.648926 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.648926 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005259    0.027028    2.230991 2275.879883 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027028    0.000000 2275.879883 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.171172    0.191903 2276.071777 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.171172    0.000455 2276.072266 ^ io_north_out[29] (out)
                                           2276.072266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.072266   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.677734   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.648926 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.648926 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005927    0.027579    2.120487 2275.769287 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.027579    0.000000 2275.769287 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.168587    0.190539 2275.959961 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.168587    0.000227 2275.959961 ^ io_east_out[29] (out)
                                           2275.959961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.959961   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.790039   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.624023 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.624023 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006652    0.028650    2.125034 2275.749023 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.028650    0.000000 2275.749023 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034081    0.169258    0.191449 2275.940430 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.169258    0.000227 2275.940674 ^ io_east_out[28] (out)
                                           2275.940674   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.940674   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.809570   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.667236 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.667236 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.128662 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.128662 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007465    0.027098    1.587296 2275.715820 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027098    0.000000 2275.715820 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.170438    0.191449 2275.907227 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.170438    0.000455 2275.907715 ^ io_south_out[26] (out)
                                           2275.907715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.907715   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.842285   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.611084 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.611084 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.005863    0.027999    2.078650 2275.689697 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.027999    0.000000 2275.689697 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034143    0.169555    0.191449 2275.881104 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.169555    0.000227 2275.881348 ^ io_east_out[31] (out)
                                           2275.881348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.881348   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.868652   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.454590 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.454590 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.965820 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.965820 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005761    0.025407    1.599347 2275.565186 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025407    0.000000 2275.565186 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170085    0.190539 2275.755615 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.170085    0.000455 2275.756104 ^ io_south_out[27] (out)
                                           2275.756104   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.756104   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.994141   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.221680 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.221680 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005496    0.030088    2.257366 2275.479004 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030088    0.000000 2275.479004 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.170007    0.192358 2275.671387 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.170007    0.000455 2275.671875 ^ io_north_out[25] (out)
                                           2275.671875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.671875   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.078125   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.221680 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.221680 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007155    0.029230    2.042725 2275.264404 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029230    0.000000 2275.264404 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.168643    0.191221 2275.455566 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.168643    0.000227 2275.455811 ^ io_east_out[25] (out)
                                           2275.455811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.455811   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.294434   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008299    0.029064    2.726665 2275.249023 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029064    0.000000 2275.249023 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.169367    0.191676 2275.440674 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.169367    0.000227 2275.440918 ^ io_west_out[24] (out)
                                           2275.440918   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.440918   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.309082   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.187256 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.187256 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.528564 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.528564 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.630127 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.630127 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.184570 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.184570 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.522461 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.522461 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005086    0.027961    2.539991 2275.062500 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.027961    0.000000 2275.062500 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.170023    0.191449 2275.253906 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.170023    0.000455 2275.254395 ^ io_north_out[8] (out)
                                           2275.254395   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.254395   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.495605   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.667236 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.667236 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007359    0.032882    2.087290 2274.754639 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.032882    0.000000 2274.754639 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170178    0.193495 2274.947998 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.170178    0.000455 2274.948486 ^ io_north_out[26] (out)
                                           2274.948486   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.948486   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.801758   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.454590 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.454590 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006034    0.030716    2.129354 2274.583984 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.030716    0.000000 2274.583984 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170182    0.192813 2274.776855 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.170182    0.000455 2274.777344 ^ io_north_out[27] (out)
                                           2274.777344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.777344   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.972656   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.667236 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.667236 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.006955    0.028789    1.888111 2274.555420 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.028789    0.000000 2274.555420 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.168971    0.191221 2274.746582 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.168971    0.000227 2274.746826 ^ io_east_out[26] (out)
                                           2274.746826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.746826   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.003418   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.454590 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.454590 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.005655    0.026548    1.943590 2274.398193 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.026548    0.000000 2274.398193 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033914    0.168483    0.190084 2274.588379 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.168483    0.000227 2274.588623 ^ io_east_out[27] (out)
                                           2274.588623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.588623   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.161621   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005572    0.027323    2.490196 2273.859375 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027323    0.000000 2273.859375 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170185    0.191449 2274.050781 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.170185    0.000455 2274.051270 ^ io_north_out[14] (out)
                                           2274.051270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.051270   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.698730   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.005896    0.032083    2.395609 2273.819824 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032083    0.000000 2273.819824 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.170003    0.193040 2274.012939 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.170003    0.000455 2274.013184 ^ io_north_out[15] (out)
                                           2274.013184   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.013184   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.736816   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006134    0.029476    2.289426 2273.812988 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.029476    0.000000 2273.812988 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.170008    0.192131 2274.005127 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.170008    0.000455 2274.005615 ^ io_north_out[12] (out)
                                           2274.005615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.005615   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.744629   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005296    0.027095    2.329216 2273.740967 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027095    0.000000 2273.740967 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170186    0.191221 2273.932129 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.170186    0.000455 2273.932617 ^ io_north_out[13] (out)
                                           2273.932617   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.932617   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.817871   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.917725 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.917725 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.000000 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.000000 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.076904 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.076904 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.327393 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.327637 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.411621 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.411621 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006323    0.027379    2.215529 2273.627197 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.027379    0.000000 2273.627197 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.169403    0.190994 2273.818115 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.169403    0.000227 2273.818359 ^ io_west_out[29] (out)
                                           2273.818359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.818359   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.931641   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.295654 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.295654 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.072998 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.072998 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.153076 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.153076 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.504639 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.504883 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.523682 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.523682 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006943    0.036671    1.958369 2273.481934 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.036671    0.000000 2273.481934 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034050    0.169103    0.194404 2273.676270 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.169103    0.000227 2273.676514 ^ io_west_out[28] (out)
                                           2273.676514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.676514   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.073242   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.240967 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.240967 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.029785 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.029785 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.112793 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.112793 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.455078 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.455078 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.369141 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.369141 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006271    0.032699    2.116621 2273.485840 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.032699    0.000000 2273.485840 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.169316    0.193040 2273.678955 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.169316    0.000227 2273.678955 ^ io_west_out[30] (out)
                                           2273.678955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.678955   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.070801   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005437    0.029981    2.541128 2273.416504 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.029981    0.000000 2273.416504 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170184    0.192358 2273.608887 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.170184    0.000455 2273.609375 ^ io_north_out[9] (out)
                                           2273.609375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.609375   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.140625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.325684 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.325928 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.097412 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.097412 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.222412 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.222412 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.547363 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.547607 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.424316 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.424316 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006199    0.035201    1.982926 2273.407227 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035201    0.000000 2273.407227 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034135    0.169504    0.193950 2273.601074 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.169504    0.000227 2273.601318 ^ io_west_out[31] (out)
                                           2273.601318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.601318   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.148926   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007434    0.032997    2.416073 2272.847656 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.032997    0.000000 2272.847656 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170178    0.193495 2273.041016 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.170178    0.000455 2273.041504 ^ io_north_out[10] (out)
                                           2273.041504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.041504   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.708496   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.442871 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.442871 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.972656 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.972656 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.058838 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.058838 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.319580 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.319580 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.875244 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.875244 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006271    0.026908    1.950411 2272.825684 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.026908    0.000000 2272.825684 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.169379    0.190767 2273.016602 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.169379    0.000227 2273.016846 ^ io_west_out[25] (out)
                                           2273.016846   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.016846   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.733398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006154    0.030901    2.302841 2272.619629 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.030901    0.000000 2272.619629 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170182    0.192813 2272.812500 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.170182    0.000455 2272.812988 ^ io_north_out[11] (out)
                                           2272.812988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.812988   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.937500   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.346924 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.346924 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.791748 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.791748 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.841064 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.841064 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.931396 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.931396 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.431396 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.431396 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006223    0.027068    1.844683 2272.276123 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027068    0.000000 2272.276123 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.169554    0.190994 2272.467285 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.169554    0.000227 2272.467285 ^ io_west_out[26] (out)
                                           2272.467285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.467285   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.282715   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.213379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.213379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.632812 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.632812 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.704834 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.704834 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.858398 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.858643 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.316895 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.316895 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006236    0.027030    1.721446 2272.038330 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027030    0.000000 2272.038330 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.169656    0.190994 2272.229248 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.169656    0.000227 2272.229492 ^ io_west_out[27] (out)
                                           2272.229492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.229492   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.520508   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007929    0.038884    9.938049 2263.184570 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.038884    0.000000 2263.184570 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170351    0.195996 2263.380615 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.170351    0.000455 2263.381104 ^ io_south_out[2] (out)
                                           2263.381104   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.381104   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.368652   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008722    0.037736    9.875521 2263.122070 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.037736    0.000000 2263.122070 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.169913    0.195314 2263.317383 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.169913    0.000227 2263.317627 ^ io_west_out[2] (out)
                                           2263.317627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.317627   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.432617   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006368    0.034541    9.743190 2262.989746 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.034541    0.000000 2262.989746 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034049    0.169104    0.193495 2263.183350 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.169104    0.000227 2263.183594 ^ io_west_out[6] (out)
                                           2263.183594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.183594   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.566406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006381    0.034550    9.708402 2262.955078 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.034550    0.000000 2262.955078 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.169309    0.193722 2263.148682 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.169309    0.000227 2263.148926 ^ io_west_out[0] (out)
                                           2263.148926   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.148926   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.601074   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006194    0.028259    9.586529 2262.833008 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028259    0.000000 2262.833008 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.169377    0.191221 2263.024414 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.169377    0.000227 2263.024658 ^ io_west_out[3] (out)
                                           2263.024658   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.024658   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.725098   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005720    0.036069    9.553560 2262.800049 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.036069    0.000000 2262.800049 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.170406    0.194859 2262.995117 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.170406    0.000455 2262.995361 ^ io_south_out[6] (out)
                                           2262.995361   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.995361   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.754395   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005353    0.026470    9.527412 2262.773926 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.026470    0.000000 2262.773926 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170083    0.190994 2262.965088 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.170083    0.000455 2262.965332 ^ io_south_out[3] (out)
                                           2262.965332   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.965332   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.784180   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006067    0.027784    9.530368 2262.776855 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.027784    0.000000 2262.776855 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034040    0.169076    0.190994 2262.968018 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.169076    0.000227 2262.968262 ^ io_west_out[1] (out)
                                           2262.968262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.968262   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.781738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006053    0.027081    9.487166 2262.733643 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027081    0.000000 2262.733643 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170376    0.191449 2262.925293 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.170376    0.000455 2262.925537 ^ io_south_out[1] (out)
                                           2262.925537   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.925537   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.824219   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007791    0.029851    9.464430 2262.710938 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.029851    0.000000 2262.710938 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170080    0.192358 2262.903320 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.170080    0.000455 2262.903809 ^ io_south_out[0] (out)
                                           2262.903809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.903809   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.846191   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006247    0.027118    9.427140 2262.673828 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027118    0.000000 2262.673828 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.169325    0.190767 2262.864502 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.169325    0.000227 2262.864746 ^ io_west_out[5] (out)
                                           2262.864746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.864746   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.885254   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005291    0.024214    9.353471 2262.600098 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024214    0.000000 2262.600098 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170382    0.190312 2262.790283 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.170382    0.000455 2262.790771 ^ io_south_out[5] (out)
                                           2262.790771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.790771   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.958984   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005894    0.025605    9.357336 2262.604004 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.025605    0.000000 2262.604004 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169315    0.190312 2262.794189 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.169315    0.000227 2262.794434 ^ io_west_out[4] (out)
                                           2262.794434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.794434   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.955566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005304    0.024382    9.337328 2262.583984 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024382    0.000000 2262.583984 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170381    0.190539 2262.774414 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.170381    0.000455 2262.774902 ^ io_south_out[4] (out)
                                           2262.774902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.774902   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.975586   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006748    0.028859    9.330051 2262.576660 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.028859    0.000000 2262.576660 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.169674    0.191676 2262.768311 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.169674    0.000227 2262.768555 ^ io_west_out[7] (out)
                                           2262.768555   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.768555   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.981934   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.246582 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.246582 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005691    0.025770    9.255473 2262.501953 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.025770    0.000000 2262.501953 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170085    0.190767 2262.692871 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.170085    0.000455 2262.693359 ^ io_south_out[7] (out)
                                           2262.693359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.693359   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.056641   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005574    0.026546    2.181650 2253.539795 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.026546    0.000000 2253.539795 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.169270    0.190539 2253.730469 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.169270    0.000227 2253.730713 ^ io_east_out[7] (out)
                                           2253.730713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.730713   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.019531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.358154 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.358154 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005608    0.025659    1.793978 2253.152344 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.025659    0.000000 2253.152344 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170085    0.190767 2253.343018 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.170085    0.000455 2253.343506 ^ io_south_out[23] (out)
                                           2253.343506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.343506   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.406738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005296    0.027729    2.441993 2251.986816 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.027729    0.000000 2251.986816 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170184    0.191676 2252.178711 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.170184    0.000455 2252.178955 ^ io_north_out[23] (out)
                                           2252.178955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.178955   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.570801   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.544922 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.544922 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005764    0.026908    2.185288 2251.730225 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.026908    0.000000 2251.730225 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034064    0.169187    0.190767 2251.920898 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.169187    0.000227 2251.921143 ^ io_east_out[23] (out)
                                           2251.921143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2251.921143   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.829102   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005175    0.028569   10.211579 2250.083984 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.028569    0.000000 2250.083984 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170183    0.191903 2250.275879 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.170183    0.000455 2250.276367 ^ io_north_out[0] (out)
                                           2250.276367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.276367   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.473633   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006246    0.028713   10.217264 2250.089844 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.028713    0.000000 2250.089844 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170182    0.191903 2250.281738 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.170182    0.000455 2250.281982 ^ io_north_out[2] (out)
                                           2250.281982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.281982   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.468262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.004896    0.027064   10.096073 2249.968506 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027064    0.000000 2249.968506 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.170009    0.191221 2250.159668 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.170009    0.000455 2250.160156 ^ io_north_out[1] (out)
                                           2250.160156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.160156   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.590332   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005578    0.028471   10.058557 2249.930908 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.028471    0.000000 2249.930908 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034500    0.171242    0.192586 2250.123535 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.171242    0.000455 2250.124023 ^ io_north_out[3] (out)
                                           2250.124023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.124023   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.625977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006457    0.029618   10.042414 2249.914795 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.029618    0.000000 2249.914795 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170185    0.192358 2250.107178 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.170185    0.000455 2250.107666 ^ io_north_out[4] (out)
                                           2250.107666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.107666   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.642578   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005934    0.029161   10.025588 2249.897949 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029161    0.000000 2249.897949 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.170009    0.191903 2250.089844 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.170009    0.000455 2250.090332 ^ io_north_out[5] (out)
                                           2250.090332   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.090332   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.659668   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005424    0.027964    9.903943 2249.776367 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.027964    0.000000 2249.776367 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034496    0.171222    0.192358 2249.968750 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.171222    0.000455 2249.969238 ^ io_north_out[7] (out)
                                           2249.969238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.969238   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.781250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005496    0.027893    9.887572 2249.760010 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.027893    0.000000 2249.760010 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170184    0.191676 2249.951660 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.170184    0.000455 2249.952148 ^ io_north_out[6] (out)
                                           2249.952148   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.952148   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.797852   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008771    0.037792    9.878704 2249.751221 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.037792    0.000000 2249.751221 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.169066    0.194859 2249.946045 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.169066    0.000227 2249.946289 ^ io_west_out[18] (out)
                                           2249.946289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.946289   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.803711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006463    0.034682    9.746373 2249.618896 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.034682    0.000000 2249.618896 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.169605    0.193950 2249.812744 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.169605    0.000227 2249.812988 ^ io_west_out[22] (out)
                                           2249.812988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.812988   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.937012   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006123    0.034168    9.711130 2249.583496 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034168    0.000000 2249.583496 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034134    0.169502    0.193722 2249.777344 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.169502    0.000227 2249.777588 ^ io_west_out[16] (out)
                                           2249.777588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.777588   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.972656   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006223    0.028296    9.589712 2249.462158 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028296    0.000000 2249.462158 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.169368    0.191221 2249.653320 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.169368    0.000227 2249.653564 ^ io_west_out[19] (out)
                                           2249.653564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.653564   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.096680   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006171    0.027951    9.533778 2249.406250 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.027951    0.000000 2249.406250 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.169619    0.191449 2249.597656 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.169619    0.000227 2249.597900 ^ io_west_out[17] (out)
                                           2249.597900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.597900   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.152344   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006223    0.027088    9.430324 2249.302734 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027088    0.000000 2249.302734 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.169565    0.190994 2249.493896 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.169565    0.000227 2249.493896 ^ io_west_out[21] (out)
                                           2249.493896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.493896   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.255859   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005940    0.025665    9.360519 2249.232910 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.025665    0.000000 2249.232910 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034245    0.170043    0.190767 2249.423828 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.170043    0.000227 2249.424072 ^ io_west_out[20] (out)
                                           2249.424072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.424072   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.325684   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.872559 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.872559 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006563    0.028625    9.333008 2249.205566 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.028625    0.000000 2249.205566 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.169086    0.191221 2249.396729 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.169086    0.000227 2249.396973 ^ io_west_out[23] (out)
                                           2249.396973   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.396973   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.353027   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005455    0.037793    1.703256 2240.098877 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.037793    0.000000 2240.098877 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.168490    0.194404 2240.293213 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.168490    0.000227 2240.293457 ^ io_east_out[22] (out)
                                           2240.293457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.293457   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.456543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.395752 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.395752 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005459    0.027826    1.624812 2240.020508 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.027826    0.000000 2240.020508 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170184    0.191676 2240.212158 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.170184    0.000455 2240.212646 ^ io_north_out[22] (out)
                                           2240.212646   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.212646   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.537109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005642    0.038556    2.224169 2238.512451 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.038556    0.000000 2238.512451 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.168783    0.194859 2238.707520 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.168783    0.000227 2238.707520 ^ io_east_out[6] (out)
                                           2238.707520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.707520   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.042480   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.465576 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.465576 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.553223 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.553223 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.288330 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.288330 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005613    0.035846    1.772833 2238.061279 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.035846    0.000000 2238.061279 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170357    0.194859 2238.256104 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.170357    0.000455 2238.256592 ^ io_south_out[22] (out)
                                           2238.256592   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.256592   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.493652   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.005859    0.029044    2.056822 2225.049561 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029044    0.000000 2225.049561 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.170024    0.191903 2225.241455 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.170024    0.000455 2225.241943 ^ io_north_out[21] (out)
                                           2225.241943   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.241943   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.508301   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.992676 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.992676 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006358    0.027896    1.859689 2224.852295 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.027896    0.000000 2224.852295 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033993    0.168848    0.190767 2225.043213 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.168848    0.000227 2225.043457 ^ io_east_out[21] (out)
                                           2225.043457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.043457   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.706543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006235    0.027696    2.179149 2222.793945 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.027696    0.000000 2222.793945 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.168392    0.190539 2222.984619 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.168392    0.000227 2222.984619 ^ io_east_out[5] (out)
                                           2222.984619   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.984619   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.765137   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.943115 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.943115 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.788086 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.788086 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.614502 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.614746 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005208    0.024101    1.706894 2222.321777 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024101    0.000000 2222.321777 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170382    0.190312 2222.511963 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.170382    0.000455 2222.512451 ^ io_south_out[21] (out)
                                           2222.512451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.512451   data arrival time
---------------------------------------------------------------------------------------------
                                           5777.237793   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006377    0.029491    2.133447 2209.606934 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.029491    0.000000 2209.606934 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034492    0.171201    0.193040 2209.800049 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.171201    0.000455 2209.800537 ^ io_north_out[20] (out)
                                           2209.800537   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.800537   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.949707   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.473633 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.473633 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006355    0.028110    1.921762 2209.395264 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028110    0.000000 2209.395264 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.168662    0.190767 2209.586182 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.168662    0.000227 2209.586182 ^ io_east_out[20] (out)
                                           2209.586182   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.586182   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.163574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006435    0.028238    2.146180 2207.260010 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.028238    0.000000 2207.260010 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033973    0.168756    0.190994 2207.450928 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.168756    0.000227 2207.451172 ^ io_east_out[4] (out)
                                           2207.451172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.451172   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.298828   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.394775 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.394775 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.232178 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.232178 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.113525 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.113770 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005361    0.024458    1.655735 2206.769531 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024458    0.000000 2206.769531 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170087    0.190312 2206.959961 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.170087    0.000455 2206.960449 ^ io_south_out[20] (out)
                                           2206.960449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2206.960449   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.789551   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005459    0.028253    1.944955 2193.872070 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028253    0.000000 2193.872070 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170183    0.191676 2194.063721 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.170183    0.000455 2194.064209 ^ io_north_out[19] (out)
                                           2194.064209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.064209   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.686035   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.927002 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.927002 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013145    0.039289    1.863782 2193.790771 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039289    0.000000 2193.790771 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.168475    0.194859 2193.985840 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.168475    0.000227 2193.985840 ^ io_east_out[19] (out)
                                           2193.985840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.985840   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.764160   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013152    0.039293    2.276465 2191.845703 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039293    0.000000 2191.845703 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.169108    0.195314 2192.041016 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.169108    0.000227 2192.041260 ^ io_east_out[3] (out)
                                           2192.041260   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.041260   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.708496   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.763184 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.763184 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.774902 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.774902 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.569092 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.569336 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005465    0.026678    1.828312 2191.397461 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.026678    0.000000 2191.397461 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170376    0.191221 2191.588867 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.170376    0.000455 2191.589111 ^ io_south_out[19] (out)
                                           2191.589111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.589111   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.160645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006296    0.028794    2.118895 2178.118896 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.028794    0.000000 2178.118896 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.170006    0.191903 2178.310791 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.170006    0.000455 2178.311279 ^ io_north_out[18] (out)
                                           2178.311279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.311279   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.438965   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.000000 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.000000 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.007658    0.027292    2.103434 2178.103516 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027292    0.000000 2178.103516 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.169175    0.190767 2178.294189 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.169175    0.000227 2178.294434 ^ io_east_out[18] (out)
                                           2178.294434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.294434   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.455566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007537    0.027154    2.240313 2175.984375 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027154    0.000000 2175.984375 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.169217    0.190767 2176.175049 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.169217    0.000227 2176.175293 ^ io_east_out[2] (out)
                                           2176.175293   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.175293   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.574707   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.689697 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.689697 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.934082 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.934082 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.743896 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.743896 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007861    0.038747    1.977924 2175.721924 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.038747    0.000000 2175.721924 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170351    0.195996 2175.917969 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.170351    0.000455 2175.918457 ^ io_south_out[18] (out)
                                           2175.918457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.918457   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.831543   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004972    0.027202    2.141405 2162.261963 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027202    0.000000 2162.261963 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170186    0.191449 2162.453369 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.170186    0.000455 2162.453857 ^ io_north_out[17] (out)
                                           2162.453857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.453857   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.296387   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.120361 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.120361 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014155    0.040330    2.062279 2162.182861 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040330    0.000000 2162.182861 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.168491    0.195314 2162.378174 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.168491    0.000227 2162.378174 ^ io_east_out[17] (out)
                                           2162.378174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.378174   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.371582   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014352    0.040646    2.476554 2160.036621 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.040646    0.000000 2160.036621 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033977    0.168766    0.195769 2160.232422 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.168766    0.000227 2160.232666 ^ io_east_out[1] (out)
                                           2160.232666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.232666   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.517090   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.846680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.846680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.868164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.868164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.559814 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.560059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006008    0.027006    1.951321 2159.511230 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027006    0.000000 2159.511230 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170376    0.191449 2159.702881 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.170376    0.000455 2159.703125 ^ io_south_out[17] (out)
                                           2159.703125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2159.703125   data arrival time
---------------------------------------------------------------------------------------------
                                           5840.046875   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005096    0.028428    2.247816 2146.326172 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.028428    0.000000 2146.326172 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170183    0.191903 2146.518066 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.170183    0.000455 2146.518555 ^ io_north_out[16] (out)
                                           2146.518555   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.518555   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.231445   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.078369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.078369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.013758    0.040206    1.995204 2146.073486 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040206    0.000000 2146.073486 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.033979    0.168760    0.195541 2146.269043 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.168760    0.000227 2146.269287 ^ io_east_out[16] (out)
                                           2146.269287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.269287   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.480957   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.013635    0.040011    2.376282 2143.821289 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040011    0.000000 2143.821289 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.168414    0.195087 2144.016357 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.168414    0.000227 2144.016602 ^ io_east_out[0] (out)
                                           2144.016602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.016602   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.733398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.720459 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.720459 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.272705 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.272949 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.784790 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.784790 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.493042 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.493042 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.713257 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.713257 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.262329 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.262573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.669312 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.669312 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.870728 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.870728 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.060303 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.060303 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.927002 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.927246 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.201660 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.201660 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.906982 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.906982 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.958984 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.958984 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.381836 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.381836 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.699219 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.699219 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.537598 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.537598 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.549805 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.549805 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.009033 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.009033 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.193115 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.193115 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.084473 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.084473 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.091797 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.091797 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.499023 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.499023 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.713867 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.713867 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.605713 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.605713 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.473145 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.473145 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.779785 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.779785 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.106445 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.106445 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.011230 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.011230 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.920654 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.920654 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.329102 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.329102 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.536865 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.536865 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.985352 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.985352 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.477539 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.477539 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.461914 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.461914 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.444580 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.444824 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.007708    0.029730    1.886519 2143.331299 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.029730    0.000000 2143.331299 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170080    0.192358 2143.523682 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.170080    0.000455 2143.524170 ^ io_south_out[16] (out)
                                           2143.524170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.524170   data arrival time
---------------------------------------------------------------------------------------------
                                           5856.225586   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.074706    0.001819 2000.176758 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191288    0.097711    0.169393 2000.346069 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.179310    0.075488 2000.421631 v cell0/config_en (fpgacell)
                                           2000.421631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.006366 10000.478516 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -3.151180 9997.077148   library setup time
                                           9997.077148   data required time
---------------------------------------------------------------------------------------------
                                           9997.077148   data required time
                                           -2000.421631   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.655273   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.074706    0.001819 2000.176758 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191288    0.097711    0.169393 2000.346069 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.164930    0.065256 2000.411377 v cell1/config_en (fpgacell)
                                           2000.411377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019099 10000.496094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -3.151180 9997.093750   library setup time
                                           9997.093750   data required time
---------------------------------------------------------------------------------------------
                                           9997.093750   data required time
                                           -2000.411377   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.683105   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.079519    0.014779 2000.189697 v cell2/config_en (fpgacell)
                                           2000.189697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006366 10000.478516 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -3.151180 9997.077148   library setup time
                                           9997.077148   data required time
---------------------------------------------------------------------------------------------
                                           9997.077148   data required time
                                           -2000.189697   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.887207   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011157    0.027042    0.018190 2000.018188 v config_en (in)
                                                         config_en (net)
                      0.027043    0.000000 2000.018188 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124747    0.074645    0.156660 2000.174927 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.074896    0.003638 2000.178589 v cell3/config_en (fpgacell)
                                           2000.178589   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006366 10000.483398 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.232422   clock uncertainty
                                  0.000000 10000.232422   clock reconvergence pessimism
                                 -3.151180 9997.081055   library setup time
                                           9997.081055   data required time
---------------------------------------------------------------------------------------------
                                           9997.081055   data required time
                                           -2000.178589   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.903320   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006061    0.482526 ^ cell3/clk (fpgacell)
     3    0.036759    0.181879    1.952825    2.435351 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.181891    0.004709    2.440060 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034290    0.170715    0.242983    2.683042 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.170715    0.000366    2.683408 ^ config_data_out (out)
                                              2.683408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.683408   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.066895   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.072651    0.002728 2000.176514 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196271    0.100750    0.168711 2000.345215 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.183789    0.077534 2000.422729 v cell0/en (fpgacell)
                                           2000.422729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.006366 10000.478516 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -2.663260 9997.565430   library setup time
                                           9997.565430   data required time
---------------------------------------------------------------------------------------------
                                           9997.565430   data required time
                                           -2000.422729   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.142578   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.072651    0.002728 2000.176514 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196271    0.100750    0.168711 2000.345215 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.170738    0.068212 2000.413452 v cell1/en (fpgacell)
                                           2000.413452   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019099 10000.496094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -2.663260 9997.583008   library setup time
                                           9997.583008   data required time
---------------------------------------------------------------------------------------------
                                           9997.583008   data required time
                                           -2000.413452   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.168945   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.076533    0.013188 2000.187012 v cell2/en (fpgacell)
                                           2000.187012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006366 10000.478516 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -2.663260 9997.565430   library setup time
                                           9997.565430   data required time
---------------------------------------------------------------------------------------------
                                           9997.565430   data required time
                                           -2000.187012   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.377930   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011060    0.026827    0.017963 2000.018066 v en (in)
                                                         en (net)
                      0.026828    0.000000 2000.018066 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120355    0.072522    0.155751 2000.173706 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.072786    0.003638 2000.177368 v cell3/en (fpgacell)
                                           2000.177368   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006366 10000.483398 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.232422   clock uncertainty
                                  0.000000 10000.232422   clock reconvergence pessimism
                                 -2.663260 9997.570312   library setup time
                                           9997.570312   data required time
---------------------------------------------------------------------------------------------
                                           9997.570312   data required time
                                           -2000.177368   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.392578   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.234485    0.067303 2000.482788 ^ cell0/nrst (fpgacell)
                                           2000.482788   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.006366 10000.478516 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -1.017710 9999.210938   library setup time
                                           9999.210938   data required time
---------------------------------------------------------------------------------------------
                                           9999.210938   data required time
                                           -2000.482788   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.728027   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.138977    0.001819 2000.215332 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168382    0.194547    0.200089 2000.415405 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.226138    0.058890 2000.474365 ^ cell1/nrst (fpgacell)
                                           2000.474365   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019099 10000.496094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                 -1.017710 9999.227539   library setup time
                                           9999.227539   data required time
---------------------------------------------------------------------------------------------
                                           9999.227539   data required time
                                           -2000.474365   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.753418   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.140633    0.012278 2000.225830 ^ cell2/nrst (fpgacell)
                                           2000.225830   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006366 10000.478516 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -1.017710 9999.210938   library setup time
                                           9999.210938   data required time
---------------------------------------------------------------------------------------------
                                           9999.210938   data required time
                                           -2000.225830   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.984375   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011641    0.058730    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058730    0.000000 2000.039429 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115664    0.138943    0.174168 2000.213501 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.139034    0.002956 2000.216553 ^ cell3/nrst (fpgacell)
                                           2000.216553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006366 10000.483398 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.232422   clock uncertainty
                                  0.000000 10000.232422   clock reconvergence pessimism
                                 -1.017710 9999.214844   library setup time
                                           9999.214844   data required time
---------------------------------------------------------------------------------------------
                                           9999.214844   data required time
                                           -2000.216553   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.999023   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003326    0.009854    0.005230 2000.005249 v config_data_in (in)
                                                         config_data_in (net)
                      0.009854    0.000000 2000.005249 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.037735    0.094135    0.170985 2000.176270 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.094170    0.001819 2000.178101 v cell0/config_data_in (fpgacell)
                                           2000.178101   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.006366 10000.478516 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                  0.267300 10000.496094   library setup time
                                           10000.496094   data required time
---------------------------------------------------------------------------------------------
                                           10000.496094   data required time
                                           -2000.178101   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.317383   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131654    0.005686    0.477947 ^ cell0/clk (fpgacell)
     3    0.115273    0.554523    2.193627    2.671574 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.556794    0.030978    2.702552 ^ cell1/config_data_in (fpgacell)
                                              2.702552   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019099 10000.496094 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.245117   clock uncertainty
                                  0.000000 10000.245117   clock reconvergence pessimism
                                  0.413900 10000.659180   library setup time
                                           10000.659180   data required time
---------------------------------------------------------------------------------------------
                                           10000.659180   data required time
                                             -2.702552   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.957031   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000599    0.261842 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214624    0.476465 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155720    0.019016    0.495481 ^ cell1/clk (fpgacell)
     3    0.107912    0.517501    2.186636    2.682118 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.517560    0.005740    2.687858 ^ cell2/config_data_in (fpgacell)
                                              2.687858   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004547 10000.265625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206455 10000.471680 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006366 10000.478516 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                  0.413900 10000.642578   library setup time
                                           10000.642578   data required time
---------------------------------------------------------------------------------------------
                                           10000.642578   data required time
                                             -2.687858   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.954102   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025213    0.119071    0.082555    0.082555 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000    0.082555 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178687    0.261243 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073494    0.004660    0.265903 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117615    0.131272    0.206359    0.472261 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.131750    0.006335    0.478597 ^ cell2/clk (fpgacell)
     3    0.087801    0.424973    2.111049    2.589646 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.426491    0.022103    2.611748 ^ cell3/config_data_in (fpgacell)
                                              2.611748   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025213    0.119071    0.082764 10000.083008 ^ clk (in)
                                                         clk (net)
                      0.119109    0.000000 10000.083008 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054389    0.073005    0.178261 10000.260742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073013    0.000909 10000.261719 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138435    0.151863    0.214641 10000.476562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.152211    0.006366 10000.483398 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.232422   clock uncertainty
                                  0.000000 10000.232422   clock reconvergence pessimism
                                  0.413900 10000.646484   library setup time
                                           10000.646484   data required time
---------------------------------------------------------------------------------------------
                                           10000.646484   data required time
                                             -2.611748   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.034180   slack (MET)



