Command: /home/lorenzo9/Documents/ChipForge/uvm_test/sim/sim/./top_tb -l simulation.log
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09_Full64; Runtime version W-2024.09_Full64;  Jan 28 14:29 2025
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ...
UVM_INFO /home/lorenzo9/Documents/ChipForge/uvm_test/sim/../hvl/top_tb.sv(33) @ 250: env [RESULT] 2 + 3 = 5
UVM_INFO /software/Synopsys-2024_x86_64/vcs/W-2024.09/etc/uvm/base/uvm_objection.svh(1274) @ 250: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    3
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RESULT]     1
[RNTST]     1
[TEST_DONE]     1
$finish called from file "/software/Synopsys-2024_x86_64/vcs/W-2024.09/etc/uvm/base/uvm_root.svh", line 437.
$finish at simulation time                  250
           V C S   S i m u l a t i o n   R e p o r t 
Time: 250 ns
CPU Time:      0.430 seconds;       Data structure size:   0.5Mb
Tue Jan 28 14:29:52 2025
