<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <systemtable filter="All Interfaces" />
 <library
   expandedCategories="Library/DSP/Filters,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/University Program/Generic IO,Library/Bridges and Adapters/Streaming,Library/Processors and Peripherals/Hard Processor Components,Library/Memory Interfaces and Controllers/Flash,Library/Interface Protocols/Serial,Library/Basic Functions/Miscellaneous,Library/Basic Functions,Library/Processors and Peripherals/Co-Processors/Nios II Custom Instructions,Project,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Interface Protocols/Transceiver PHY,Existing IP Variants,Library/Basic Functions/Bridges and Adaptors/Clock,Library/DSP/Error Detection and Correction,Library/Low Power,Library/DSP/Transforms,Library/Basic Functions/Bridges and Adaptors/Avalon Streaming Credit,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815/U_3GSDIx4_OUT_PCB1.0_v0.07_250107/src/sdi_out/sdi_driver/tx_new,Library/DSP/Video and Vision Processing,Library/Processors and Peripherals/Embedded Processors,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815,Library/Processors and Peripherals/Co-Processors,Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/Interface Protocols/Ethernet/Reference Design Components,Library/Basic Functions/Simulation; Debug and Verification,Library/Intel FPGA Interconnect/Interrupt,Library/Basic Functions/Configuration and Programming,Library/Interface Protocols/PCI Express/QSYS Example Designs,Existing IP Variants/C:/Users,Library/DSP/Video and Image Processing,Library/University Program/Clock,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815/U_3GSDIx4_OUT_PCB1.0_v0.07_250107/src,Library/University Program/Audio &amp; Video/Video,Library/Interface Protocols/Ethernet/1G Multi-rate Ethernet,Library/Basic Functions/Bridges and Adaptors/Interrupt,Library/Basic Functions/Bridges and Adaptors,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815/U_3GSDIx4_OUT_PCB1.0_v0.07_250107/src/sdi_out,Library/DSP/Transforms/Unified FFT,Library/Basic Functions/Bridges and Adaptors/Reset,Library/Intel FPGA Interconnect/Memory-Mapped,Library/Interface Protocols/Interlaken,Library/DSP/Video and Vision Processing/Clocked Video and Genlock,Library/Bridges and Adapters,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/University Program/Communications,Library/DSP/Primitive DSP,Library/Basic Functions/Clocks; PLLs and Resets,Library/Interface Protocols/Audio &amp; Video,Library,Library/Basic Functions/Bridges and Adaptors/Streaming,Existing IP Variants/C:,Library/Memory Interfaces and Controllers,Library/Processors and Peripherals/Inter-Process Communication,Library/Interface Protocols,Library/Basic Functions/DMA,Library/Basic Functions/Arithmetic,Library/Interface Protocols/JESD,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815/U_3GSDIx4_OUT_PCB1.0_v0.07_250107,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815/U_3GSDIx4_OUT_PCB1.0_v0.07_250107/src/sdi_out/sdi_driver/tx_new/ip,Library/DSP/Signal Generation,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815/U_3GSDIx4_OUT_PCB1.0_v0.07_250107/src/sdi_out/sdi_driver,Library/Interface Protocols/PCI Express,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI/U_3GSDIx4_OUT_PCB1.0_v0.07_250815/U_3GSDIx4_OUT_PCB1.0_v0.07_250107/src/sdi_out/sdi_driver/tx_new/ip/sys_sdi,Library/Intel FPGA Interconnect,Library/Intel FPGA Interconnect/Memory-Mapped Alpha,Library/University Program/Audio &amp; Video,Library/Basic Functions/DMA/mSGDMA Sub-core,Library/University Program,Library/Interface Protocols/Transceiver PLL,Existing IP Variants/C:/Users/clt/Desktop,Library/University Program/Bridges,Library/Intel FPGA Interconnect/Tri-State Components,Library/Processors and Peripherals,Library/Processors and Peripherals/Peripherals,Library/Interface Protocols/Ethernet/10G to 1G Multi-rate Ethernet,Library/Interface Protocols/Serial Lite,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/DSP/Floating Point,Existing IP Variants/C:/Users/clt,Library/Generic Component,Library/Processors and Peripherals/Hard Processor Systems,Library/Basic Functions/On Chip Memory,Existing IP Variants/C:/Users/clt/Desktop/U_12G_SDI,Library/Interface Protocols/Ethernet,Library/DSP" />
 <generation path="" />
</preferences>
