
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Û
Running: %s
333*	simulator2¯
š/opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav --prj /home/andrew/Documents/xilinx_projects/lab5part2/lab5part2.sim/sim_1/behav/testbench_v.prj work.testbench_v work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Ð
+Analyzing Verilog file "%s" into library %s165*xsimverific2k
W/home/andrew/Documents/xilinx_projects/lab5part2/lab5part2.srcs/sources_1/new/oetsort.v2default:default2
work2default:defaultZ10-165
Î
+Analyzing Verilog file "%s" into library %s165*xsimverific2i
U/home/andrew/Documents/xilinx_projects/lab5part2/lab5part2.srcs/sim_1/new/testbench.v2default:default2
work2default:defaultZ10-165
ª
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
c
Compiling module %s405*	simulator21
work.pass_thru(REGISTERED=1)
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
work.cmp_and_swp(REGISTERED=1)
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.sort
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
work.testbench_v
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
a
Built simulation snapshot %s
278*	simulator2%
testbench_v_behav2default:defaultZ43-3394


End Record