--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml schemat.twx schemat.ncd -o schemat.twr schemat.pcf

Design file:              schemat.ncd
Physical constraint file: schemat.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22669 paths analyzed, 6748 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.202ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F (SLICE_X40Y48.BY), 397 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_5 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.195ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.114 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_5 to XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.587   XLXI_2/read_address_memory<4>
                                                       XLXI_2/read_address_memory_5
    SLICE_X14Y11.BX      net (fanout=129)      6.988   XLXI_2/read_address_memory<5>
    SLICE_X14Y11.F5      Tbxf5                 0.687   inst_LPM_MUX14_10_f51
                                                       inst_LPM_MUX14_10_f5_0
    SLICE_X14Y10.FXINB   net (fanout=1)        0.000   inst_LPM_MUX14_10_f51
    SLICE_X14Y10.FX      Tinbfx                0.364   inst_LPM_MUX14_9_f52
                                                       inst_LPM_MUX14_8_f6_0
    SLICE_X14Y11.FXINA   net (fanout=1)        0.000   inst_LPM_MUX14_8_f61
    SLICE_X14Y11.FX      Tinafx                0.364   inst_LPM_MUX14_10_f51
                                                       inst_LPM_MUX14_7_f7
    SLICE_X15Y9.FXINB    net (fanout=1)        0.000   inst_LPM_MUX14_7_f7
    SLICE_X15Y9.Y        Tif6y                 0.521   inst_LPM_MUX14_5_f8
                                                       inst_LPM_MUX14_5_f8
    SLICE_X33Y48.G1      net (fanout=1)        2.212   inst_LPM_MUX14_5_f8
    SLICE_X33Y48.X       Tif5x                 1.025   FIFO_DI<6>
                                                       XLXI_2/I2C_FIFO_DI<6>_F
                                                       XLXI_2/I2C_FIFO_DI<6>
    SLICE_X40Y48.BY      net (fanout=1)        0.986   FIFO_DI<6>
    SLICE_X40Y48.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<6>
                                                       XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     14.195ns (4.009ns logic, 10.186ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_5 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.195ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.114 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_5 to XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.587   XLXI_2/read_address_memory<4>
                                                       XLXI_2/read_address_memory_5
    SLICE_X14Y10.BX      net (fanout=129)      6.988   XLXI_2/read_address_memory<5>
    SLICE_X14Y10.F5      Tbxf5                 0.687   inst_LPM_MUX14_9_f52
                                                       inst_LPM_MUX14_9_f5_1
    SLICE_X14Y10.FXINA   net (fanout=1)        0.000   inst_LPM_MUX14_9_f52
    SLICE_X14Y10.FX      Tinafx                0.364   inst_LPM_MUX14_9_f52
                                                       inst_LPM_MUX14_8_f6_0
    SLICE_X14Y11.FXINA   net (fanout=1)        0.000   inst_LPM_MUX14_8_f61
    SLICE_X14Y11.FX      Tinafx                0.364   inst_LPM_MUX14_10_f51
                                                       inst_LPM_MUX14_7_f7
    SLICE_X15Y9.FXINB    net (fanout=1)        0.000   inst_LPM_MUX14_7_f7
    SLICE_X15Y9.Y        Tif6y                 0.521   inst_LPM_MUX14_5_f8
                                                       inst_LPM_MUX14_5_f8
    SLICE_X33Y48.G1      net (fanout=1)        2.212   inst_LPM_MUX14_5_f8
    SLICE_X33Y48.X       Tif5x                 1.025   FIFO_DI<6>
                                                       XLXI_2/I2C_FIFO_DI<6>_F
                                                       XLXI_2/I2C_FIFO_DI<6>
    SLICE_X40Y48.BY      net (fanout=1)        0.986   FIFO_DI<6>
    SLICE_X40Y48.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<6>
                                                       XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     14.195ns (4.009ns logic, 10.186ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_5 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.936ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.114 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_5 to XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.587   XLXI_2/read_address_memory<4>
                                                       XLXI_2/read_address_memory_5
    SLICE_X14Y8.BX       net (fanout=129)      6.729   XLXI_2/read_address_memory<5>
    SLICE_X14Y8.F5       Tbxf5                 0.687   inst_LPM_MUX14_8_f5
                                                       inst_LPM_MUX14_8_f5
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   inst_LPM_MUX14_8_f5
    SLICE_X14Y8.FX       Tinafx                0.364   inst_LPM_MUX14_8_f5
                                                       inst_LPM_MUX14_7_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   inst_LPM_MUX14_7_f6
    SLICE_X14Y9.FX       Tinafx                0.364   inst_LPM_MUX14_9_f5
                                                       inst_LPM_MUX14_6_f7
    SLICE_X15Y9.FXINA    net (fanout=1)        0.000   inst_LPM_MUX14_6_f7
    SLICE_X15Y9.Y        Tif6y                 0.521   inst_LPM_MUX14_5_f8
                                                       inst_LPM_MUX14_5_f8
    SLICE_X33Y48.G1      net (fanout=1)        2.212   inst_LPM_MUX14_5_f8
    SLICE_X33Y48.X       Tif5x                 1.025   FIFO_DI<6>
                                                       XLXI_2/I2C_FIFO_DI<6>_F
                                                       XLXI_2/I2C_FIFO_DI<6>
    SLICE_X40Y48.BY      net (fanout=1)        0.986   FIFO_DI<6>
    SLICE_X40Y48.CLK     Tds                   0.461   XLXI_6/NlwRenamedSig_OI_FIFO_DO<6>
                                                       XLXI_6/i_FIFO_Mram_RAM7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     13.936ns (4.009ns logic, 9.927ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G (SLICE_X40Y48.BY), 397 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_5 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.176ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.114 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_5 to XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.587   XLXI_2/read_address_memory<4>
                                                       XLXI_2/read_address_memory_5
    SLICE_X14Y11.BX      net (fanout=129)      6.988   XLXI_2/read_address_memory<5>
    SLICE_X14Y11.F5      Tbxf5                 0.687   inst_LPM_MUX14_10_f51
                                                       inst_LPM_MUX14_10_f5_0
    SLICE_X14Y10.FXINB   net (fanout=1)        0.000   inst_LPM_MUX14_10_f51
    SLICE_X14Y10.FX      Tinbfx                0.364   inst_LPM_MUX14_9_f52
                                                       inst_LPM_MUX14_8_f6_0
    SLICE_X14Y11.FXINA   net (fanout=1)        0.000   inst_LPM_MUX14_8_f61
    SLICE_X14Y11.FX      Tinafx                0.364   inst_LPM_MUX14_10_f51
                                                       inst_LPM_MUX14_7_f7
    SLICE_X15Y9.FXINB    net (fanout=1)        0.000   inst_LPM_MUX14_7_f7
    SLICE_X15Y9.Y        Tif6y                 0.521   inst_LPM_MUX14_5_f8
                                                       inst_LPM_MUX14_5_f8
    SLICE_X33Y48.G1      net (fanout=1)        2.212   inst_LPM_MUX14_5_f8
    SLICE_X33Y48.X       Tif5x                 1.025   FIFO_DI<6>
                                                       XLXI_2/I2C_FIFO_DI<6>_F
                                                       XLXI_2/I2C_FIFO_DI<6>
    SLICE_X40Y48.BY      net (fanout=1)        0.986   FIFO_DI<6>
    SLICE_X40Y48.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<6>
                                                       XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     14.176ns (3.990ns logic, 10.186ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_5 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.176ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.114 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_5 to XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.587   XLXI_2/read_address_memory<4>
                                                       XLXI_2/read_address_memory_5
    SLICE_X14Y10.BX      net (fanout=129)      6.988   XLXI_2/read_address_memory<5>
    SLICE_X14Y10.F5      Tbxf5                 0.687   inst_LPM_MUX14_9_f52
                                                       inst_LPM_MUX14_9_f5_1
    SLICE_X14Y10.FXINA   net (fanout=1)        0.000   inst_LPM_MUX14_9_f52
    SLICE_X14Y10.FX      Tinafx                0.364   inst_LPM_MUX14_9_f52
                                                       inst_LPM_MUX14_8_f6_0
    SLICE_X14Y11.FXINA   net (fanout=1)        0.000   inst_LPM_MUX14_8_f61
    SLICE_X14Y11.FX      Tinafx                0.364   inst_LPM_MUX14_10_f51
                                                       inst_LPM_MUX14_7_f7
    SLICE_X15Y9.FXINB    net (fanout=1)        0.000   inst_LPM_MUX14_7_f7
    SLICE_X15Y9.Y        Tif6y                 0.521   inst_LPM_MUX14_5_f8
                                                       inst_LPM_MUX14_5_f8
    SLICE_X33Y48.G1      net (fanout=1)        2.212   inst_LPM_MUX14_5_f8
    SLICE_X33Y48.X       Tif5x                 1.025   FIFO_DI<6>
                                                       XLXI_2/I2C_FIFO_DI<6>_F
                                                       XLXI_2/I2C_FIFO_DI<6>
    SLICE_X40Y48.BY      net (fanout=1)        0.986   FIFO_DI<6>
    SLICE_X40Y48.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<6>
                                                       XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     14.176ns (3.990ns logic, 10.186ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/read_address_memory_5 (FF)
  Destination:          XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.917ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.114 - 0.121)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/read_address_memory_5 to XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y53.YQ      Tcko                  0.587   XLXI_2/read_address_memory<4>
                                                       XLXI_2/read_address_memory_5
    SLICE_X14Y8.BX       net (fanout=129)      6.729   XLXI_2/read_address_memory<5>
    SLICE_X14Y8.F5       Tbxf5                 0.687   inst_LPM_MUX14_8_f5
                                                       inst_LPM_MUX14_8_f5
    SLICE_X14Y8.FXINA    net (fanout=1)        0.000   inst_LPM_MUX14_8_f5
    SLICE_X14Y8.FX       Tinafx                0.364   inst_LPM_MUX14_8_f5
                                                       inst_LPM_MUX14_7_f6
    SLICE_X14Y9.FXINA    net (fanout=1)        0.000   inst_LPM_MUX14_7_f6
    SLICE_X14Y9.FX       Tinafx                0.364   inst_LPM_MUX14_9_f5
                                                       inst_LPM_MUX14_6_f7
    SLICE_X15Y9.FXINA    net (fanout=1)        0.000   inst_LPM_MUX14_6_f7
    SLICE_X15Y9.Y        Tif6y                 0.521   inst_LPM_MUX14_5_f8
                                                       inst_LPM_MUX14_5_f8
    SLICE_X33Y48.G1      net (fanout=1)        2.212   inst_LPM_MUX14_5_f8
    SLICE_X33Y48.X       Tif5x                 1.025   FIFO_DI<6>
                                                       XLXI_2/I2C_FIFO_DI<6>_F
                                                       XLXI_2/I2C_FIFO_DI<6>
    SLICE_X40Y48.BY      net (fanout=1)        0.986   FIFO_DI<6>
    SLICE_X40Y48.CLK     Tds                   0.442   XLXI_6/NlwRenamedSig_OI_FIFO_DO<6>
                                                       XLXI_6/i_FIFO_Mram_RAM7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     13.917ns (3.990ns logic, 9.927ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/data_signal_5 (SLICE_X33Y45.G1), 191 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/address_memory_5 (FF)
  Destination:          XLXI_7/data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.859ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/address_memory_5 to XLXI_7/data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.XQ      Tcko                  0.592   XLXI_7/address_memory<5>
                                                       XLXI_7/address_memory_5
    SLICE_X3Y79.BX       net (fanout=195)      8.158   XLXI_7/address_memory<5>
    SLICE_X3Y79.F5       Tbxf5                 0.589   inst_LPM_MUX5_6_f8
                                                       inst_LPM_MUX5_11_f5_0
    SLICE_X3Y78.FXINB    net (fanout=1)        0.000   inst_LPM_MUX5_11_f51
    SLICE_X3Y78.FX       Tinbfx                0.463   inst_LPM_MUX5_10_f54
                                                       inst_LPM_MUX5_9_f6_0
    SLICE_X2Y79.FXINB    net (fanout=1)        0.000   inst_LPM_MUX5_9_f61
    SLICE_X2Y79.FX       Tinbfx                0.364   inst_LPM_MUX5_10_f53
                                                       inst_LPM_MUX5_7_f7_0
    SLICE_X3Y79.FXINA    net (fanout=1)        0.000   inst_LPM_MUX5_7_f71
    SLICE_X3Y79.Y        Tif6y                 0.521   inst_LPM_MUX5_6_f8
                                                       inst_LPM_MUX5_6_f8
    SLICE_X33Y45.G1      net (fanout=1)        2.335   inst_LPM_MUX5_6_f8
    SLICE_X33Y45.CLK     Tgck                  0.837   XLXI_7/data_signal<5>
                                                       XLXI_7/data_signal_5_mux0001351
                                                       XLXI_7/data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                     13.859ns (3.366ns logic, 10.493ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/address_memory_5 (FF)
  Destination:          XLXI_7/data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.859ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/address_memory_5 to XLXI_7/data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.XQ      Tcko                  0.592   XLXI_7/address_memory<5>
                                                       XLXI_7/address_memory_5
    SLICE_X3Y78.BX       net (fanout=195)      8.158   XLXI_7/address_memory<5>
    SLICE_X3Y78.F5       Tbxf5                 0.589   inst_LPM_MUX5_10_f54
                                                       inst_LPM_MUX5_10_f5_3
    SLICE_X3Y78.FXINA    net (fanout=1)        0.000   inst_LPM_MUX5_10_f54
    SLICE_X3Y78.FX       Tinafx                0.463   inst_LPM_MUX5_10_f54
                                                       inst_LPM_MUX5_9_f6_0
    SLICE_X2Y79.FXINB    net (fanout=1)        0.000   inst_LPM_MUX5_9_f61
    SLICE_X2Y79.FX       Tinbfx                0.364   inst_LPM_MUX5_10_f53
                                                       inst_LPM_MUX5_7_f7_0
    SLICE_X3Y79.FXINA    net (fanout=1)        0.000   inst_LPM_MUX5_7_f71
    SLICE_X3Y79.Y        Tif6y                 0.521   inst_LPM_MUX5_6_f8
                                                       inst_LPM_MUX5_6_f8
    SLICE_X33Y45.G1      net (fanout=1)        2.335   inst_LPM_MUX5_6_f8
    SLICE_X33Y45.CLK     Tgck                  0.837   XLXI_7/data_signal<5>
                                                       XLXI_7/data_signal_5_mux0001351
                                                       XLXI_7/data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                     13.859ns (3.366ns logic, 10.493ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/address_memory_5 (FF)
  Destination:          XLXI_7/data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.464ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/address_memory_5 to XLXI_7/data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.XQ      Tcko                  0.592   XLXI_7/address_memory<5>
                                                       XLXI_7/address_memory_5
    SLICE_X3Y80.BX       net (fanout=195)      7.763   XLXI_7/address_memory<5>
    SLICE_X3Y80.F5       Tbxf5                 0.589   inst_LPM_MUX5_11_f53
                                                       inst_LPM_MUX5_11_f5_2
    SLICE_X3Y80.FXINA    net (fanout=1)        0.000   inst_LPM_MUX5_11_f53
    SLICE_X3Y80.FX       Tinafx                0.463   inst_LPM_MUX5_11_f53
                                                       inst_LPM_MUX5_10_f6
    SLICE_X2Y81.FXINB    net (fanout=1)        0.000   inst_LPM_MUX5_10_f6
    SLICE_X2Y81.FX       Tinbfx                0.364   inst_LPM_MUX5_11_f52
                                                       inst_LPM_MUX5_8_f7
    SLICE_X3Y79.FXINB    net (fanout=1)        0.000   inst_LPM_MUX5_8_f7
    SLICE_X3Y79.Y        Tif6y                 0.521   inst_LPM_MUX5_6_f8
                                                       inst_LPM_MUX5_6_f8
    SLICE_X33Y45.G1      net (fanout=1)        2.335   inst_LPM_MUX5_6_f8
    SLICE_X33Y45.CLK     Tgck                  0.837   XLXI_7/data_signal<5>
                                                       XLXI_7/data_signal_5_mux0001351
                                                       XLXI_7/data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                     13.464ns (3.366ns logic, 10.098ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/Mram_RAM312.SLICEM_G (SLICE_X38Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/data_signal_4 (FF)
  Destination:          XLXI_1/Mram_RAM312.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/data_signal_4 to XLXI_1/Mram_RAM312.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.YQ      Tcko                  0.470   XLXI_7/data_signal<4>
                                                       XLXI_7/data_signal_4
    SLICE_X38Y38.BY      net (fanout=66)       0.544   XLXI_7/data_signal<4>
    SLICE_X38Y38.CLK     Tdh         (-Th)     0.127   N689
                                                       XLXI_1/Mram_RAM312.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.343ns logic, 0.544ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Mram_RAM316.SLICEM_G (SLICE_X38Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/data_signal_4 (FF)
  Destination:          XLXI_1/Mram_RAM316.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/data_signal_4 to XLXI_1/Mram_RAM316.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.YQ      Tcko                  0.470   XLXI_7/data_signal<4>
                                                       XLXI_7/data_signal_4
    SLICE_X38Y39.BY      net (fanout=66)       0.544   XLXI_7/data_signal<4>
    SLICE_X38Y39.CLK     Tdh         (-Th)     0.127   N697
                                                       XLXI_1/Mram_RAM316.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.343ns logic, 0.544ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/Mram_RAM310.SLICEM_G (SLICE_X40Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/data_signal_4 (FF)
  Destination:          XLXI_1/Mram_RAM310.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.046 - 0.051)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/data_signal_4 to XLXI_1/Mram_RAM310.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.YQ      Tcko                  0.470   XLXI_7/data_signal<4>
                                                       XLXI_7/data_signal_4
    SLICE_X40Y41.BY      net (fanout=66)       0.553   XLXI_7/data_signal<4>
    SLICE_X40Y41.CLK     Tdh         (-Th)     0.127   N685
                                                       XLXI_1/Mram_RAM310.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.343ns logic, 0.553ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_6/sregOut<1>/CLK
  Logical resource: XLXI_6/sregOut_1/CK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_6/sregOut<1>/CLK
  Logical resource: XLXI_6/sregOut_1/CK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_6/sregOut<1>/CLK
  Logical resource: XLXI_6/sregOut_1/CK
  Location pin: SLICE_X44Y54.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   14.202|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 22669 paths, 0 nets, and 10654 connections

Design statistics:
   Minimum period:  14.202ns{1}   (Maximum frequency:  70.413MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 17 12:54:44 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4544 MB



