<profile>

<section name = "Vivado HLS Report for 'mul1'" level="0">
<item name = "Date">Thu Feb  4 23:35:10 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Mul</item>
<item name = "Solution">solution5</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.470</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">46, 46, 46, 46, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">45, 45, 5, -, -, 9, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 30, 0, 667</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 212</column>
<column name="Register">-, -, 764, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 75, 4, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_5_1_fu_461_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_2_fu_465_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_3_fu_469_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_4_fu_473_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_5_fu_477_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_6_fu_481_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_7_fu_485_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_8_fu_489_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_9_fu_493_p2">*, 3, 0, 21, 32, 32</column>
<column name="tmp_5_fu_457_p2">*, 3, 0, 21, 32, 32</column>
<column name="C_0_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_1_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_2_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_3_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_4_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_5_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_6_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_7_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_8_d0">+, 0, 0, 39, 32, 32</column>
<column name="C_9_d0">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_380_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_7_fu_409_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_8_fu_420_p2">+, 0, 0, 15, 6, 2</column>
<column name="tmp_4_fu_398_p2">-, 0, 0, 15, 6, 6</column>
<column name="exitcond1_fu_374_p2">icmp, 0, 0, 9, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_0_address0">15, 3, 4, 12</column>
<column name="C_1_address0">15, 3, 4, 12</column>
<column name="C_2_address0">15, 3, 4, 12</column>
<column name="C_3_address0">15, 3, 4, 12</column>
<column name="C_4_address0">15, 3, 4, 12</column>
<column name="C_5_address0">15, 3, 4, 12</column>
<column name="C_6_address0">15, 3, 4, 12</column>
<column name="C_7_address0">15, 3, 4, 12</column>
<column name="C_8_address0">15, 3, 4, 12</column>
<column name="C_9_address0">15, 3, 4, 12</column>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="i_reg_363">9, 2, 4, 8</column>
<column name="sparse_new_address0">15, 3, 5, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_0_load_reg_654">32, 0, 32, 0</column>
<column name="B_1_load_reg_659">32, 0, 32, 0</column>
<column name="B_2_load_reg_664">32, 0, 32, 0</column>
<column name="B_3_load_reg_669">32, 0, 32, 0</column>
<column name="B_4_load_reg_674">32, 0, 32, 0</column>
<column name="B_5_load_reg_679">32, 0, 32, 0</column>
<column name="B_6_load_reg_684">32, 0, 32, 0</column>
<column name="B_7_load_reg_689">32, 0, 32, 0</column>
<column name="B_8_load_reg_694">32, 0, 32, 0</column>
<column name="B_9_load_reg_699">32, 0, 32, 0</column>
<column name="C_0_addr_reg_709">4, 0, 4, 0</column>
<column name="C_1_addr_reg_719">4, 0, 4, 0</column>
<column name="C_2_addr_reg_729">4, 0, 4, 0</column>
<column name="C_3_addr_reg_739">4, 0, 4, 0</column>
<column name="C_4_addr_reg_749">4, 0, 4, 0</column>
<column name="C_5_addr_reg_759">4, 0, 4, 0</column>
<column name="C_6_addr_reg_769">4, 0, 4, 0</column>
<column name="C_7_addr_reg_779">4, 0, 4, 0</column>
<column name="C_8_addr_reg_789">4, 0, 4, 0</column>
<column name="C_9_addr_reg_799">4, 0, 4, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="i_1_reg_560">4, 0, 4, 0</column>
<column name="i_reg_363">4, 0, 4, 0</column>
<column name="r_reg_585">32, 0, 32, 0</column>
<column name="tmp_4_reg_565">6, 0, 6, 0</column>
<column name="tmp_5_1_reg_714">32, 0, 32, 0</column>
<column name="tmp_5_2_reg_724">32, 0, 32, 0</column>
<column name="tmp_5_3_reg_734">32, 0, 32, 0</column>
<column name="tmp_5_4_reg_744">32, 0, 32, 0</column>
<column name="tmp_5_5_reg_754">32, 0, 32, 0</column>
<column name="tmp_5_6_reg_764">32, 0, 32, 0</column>
<column name="tmp_5_7_reg_774">32, 0, 32, 0</column>
<column name="tmp_5_8_reg_784">32, 0, 32, 0</column>
<column name="tmp_5_9_reg_794">32, 0, 32, 0</column>
<column name="tmp_5_reg_704">32, 0, 32, 0</column>
<column name="val_reg_640">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mul1, return value</column>
<column name="A_address0">out, 7, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="A_address1">out, 7, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_we1">out, 1, ap_memory, A, array</column>
<column name="A_d1">out, 32, ap_memory, A, array</column>
<column name="A_q1">in, 32, ap_memory, A, array</column>
<column name="B_0_address0">out, 4, ap_memory, B_0, array</column>
<column name="B_0_ce0">out, 1, ap_memory, B_0, array</column>
<column name="B_0_q0">in, 32, ap_memory, B_0, array</column>
<column name="B_1_address0">out, 4, ap_memory, B_1, array</column>
<column name="B_1_ce0">out, 1, ap_memory, B_1, array</column>
<column name="B_1_q0">in, 32, ap_memory, B_1, array</column>
<column name="B_2_address0">out, 4, ap_memory, B_2, array</column>
<column name="B_2_ce0">out, 1, ap_memory, B_2, array</column>
<column name="B_2_q0">in, 32, ap_memory, B_2, array</column>
<column name="B_3_address0">out, 4, ap_memory, B_3, array</column>
<column name="B_3_ce0">out, 1, ap_memory, B_3, array</column>
<column name="B_3_q0">in, 32, ap_memory, B_3, array</column>
<column name="B_4_address0">out, 4, ap_memory, B_4, array</column>
<column name="B_4_ce0">out, 1, ap_memory, B_4, array</column>
<column name="B_4_q0">in, 32, ap_memory, B_4, array</column>
<column name="B_5_address0">out, 4, ap_memory, B_5, array</column>
<column name="B_5_ce0">out, 1, ap_memory, B_5, array</column>
<column name="B_5_q0">in, 32, ap_memory, B_5, array</column>
<column name="B_6_address0">out, 4, ap_memory, B_6, array</column>
<column name="B_6_ce0">out, 1, ap_memory, B_6, array</column>
<column name="B_6_q0">in, 32, ap_memory, B_6, array</column>
<column name="B_7_address0">out, 4, ap_memory, B_7, array</column>
<column name="B_7_ce0">out, 1, ap_memory, B_7, array</column>
<column name="B_7_q0">in, 32, ap_memory, B_7, array</column>
<column name="B_8_address0">out, 4, ap_memory, B_8, array</column>
<column name="B_8_ce0">out, 1, ap_memory, B_8, array</column>
<column name="B_8_q0">in, 32, ap_memory, B_8, array</column>
<column name="B_9_address0">out, 4, ap_memory, B_9, array</column>
<column name="B_9_ce0">out, 1, ap_memory, B_9, array</column>
<column name="B_9_q0">in, 32, ap_memory, B_9, array</column>
<column name="C_0_address0">out, 4, ap_memory, C_0, array</column>
<column name="C_0_ce0">out, 1, ap_memory, C_0, array</column>
<column name="C_0_we0">out, 1, ap_memory, C_0, array</column>
<column name="C_0_d0">out, 32, ap_memory, C_0, array</column>
<column name="C_0_q0">in, 32, ap_memory, C_0, array</column>
<column name="C_1_address0">out, 4, ap_memory, C_1, array</column>
<column name="C_1_ce0">out, 1, ap_memory, C_1, array</column>
<column name="C_1_we0">out, 1, ap_memory, C_1, array</column>
<column name="C_1_d0">out, 32, ap_memory, C_1, array</column>
<column name="C_1_q0">in, 32, ap_memory, C_1, array</column>
<column name="C_2_address0">out, 4, ap_memory, C_2, array</column>
<column name="C_2_ce0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_we0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_d0">out, 32, ap_memory, C_2, array</column>
<column name="C_2_q0">in, 32, ap_memory, C_2, array</column>
<column name="C_3_address0">out, 4, ap_memory, C_3, array</column>
<column name="C_3_ce0">out, 1, ap_memory, C_3, array</column>
<column name="C_3_we0">out, 1, ap_memory, C_3, array</column>
<column name="C_3_d0">out, 32, ap_memory, C_3, array</column>
<column name="C_3_q0">in, 32, ap_memory, C_3, array</column>
<column name="C_4_address0">out, 4, ap_memory, C_4, array</column>
<column name="C_4_ce0">out, 1, ap_memory, C_4, array</column>
<column name="C_4_we0">out, 1, ap_memory, C_4, array</column>
<column name="C_4_d0">out, 32, ap_memory, C_4, array</column>
<column name="C_4_q0">in, 32, ap_memory, C_4, array</column>
<column name="C_5_address0">out, 4, ap_memory, C_5, array</column>
<column name="C_5_ce0">out, 1, ap_memory, C_5, array</column>
<column name="C_5_we0">out, 1, ap_memory, C_5, array</column>
<column name="C_5_d0">out, 32, ap_memory, C_5, array</column>
<column name="C_5_q0">in, 32, ap_memory, C_5, array</column>
<column name="C_6_address0">out, 4, ap_memory, C_6, array</column>
<column name="C_6_ce0">out, 1, ap_memory, C_6, array</column>
<column name="C_6_we0">out, 1, ap_memory, C_6, array</column>
<column name="C_6_d0">out, 32, ap_memory, C_6, array</column>
<column name="C_6_q0">in, 32, ap_memory, C_6, array</column>
<column name="C_7_address0">out, 4, ap_memory, C_7, array</column>
<column name="C_7_ce0">out, 1, ap_memory, C_7, array</column>
<column name="C_7_we0">out, 1, ap_memory, C_7, array</column>
<column name="C_7_d0">out, 32, ap_memory, C_7, array</column>
<column name="C_7_q0">in, 32, ap_memory, C_7, array</column>
<column name="C_8_address0">out, 4, ap_memory, C_8, array</column>
<column name="C_8_ce0">out, 1, ap_memory, C_8, array</column>
<column name="C_8_we0">out, 1, ap_memory, C_8, array</column>
<column name="C_8_d0">out, 32, ap_memory, C_8, array</column>
<column name="C_8_q0">in, 32, ap_memory, C_8, array</column>
<column name="C_9_address0">out, 4, ap_memory, C_9, array</column>
<column name="C_9_ce0">out, 1, ap_memory, C_9, array</column>
<column name="C_9_we0">out, 1, ap_memory, C_9, array</column>
<column name="C_9_d0">out, 32, ap_memory, C_9, array</column>
<column name="C_9_q0">in, 32, ap_memory, C_9, array</column>
<column name="sparse_new_address0">out, 5, ap_memory, sparse_new, array</column>
<column name="sparse_new_ce0">out, 1, ap_memory, sparse_new, array</column>
<column name="sparse_new_q0">in, 32, ap_memory, sparse_new, array</column>
<column name="sparse_new_address1">out, 5, ap_memory, sparse_new, array</column>
<column name="sparse_new_ce1">out, 1, ap_memory, sparse_new, array</column>
<column name="sparse_new_q1">in, 32, ap_memory, sparse_new, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.47</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_5', Mul/new_sparse(s5).c:17">mul, 8.47, 8.47, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
