// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "06/15/2020 10:54:36"
                                                                                
// Verilog Test Bench template for design : mux
// 
// Simulation tool : ModelSim (Verilog)
// 

`timescale 1 ns/ 1 ns
module mux_vlg_tst();


reg in1;
reg in2;
reg sel;
// wires                                               
wire out;

// assign statements (if any)                          
mux i1 (
// port map - connection between master ports and signals/registers   
	.in1(in1),
	.in2(in2),
	.out(out),
	.sel(sel)
);
initial                                                
begin                                                  
  in1 <= 1'b0;
  in2 <= 1'b0;
  sel <= 1'b0;    
end  
                                               
always #10 in1 <= {$random} % 2;

always #10 in2 <= {$random} % 2; 

always #10 sel <= {$random} % 2;                                                

initial               
begin                                                  
   $timeformat(-9, 0, "ns", 6);
   
   $monitor("@time %t : in1 = %b, in2 = %b, sel = %b, out = %b, $time, in2, in1, sel, out);	
                                            
end                                                    
endmodule

