
---------- Begin Simulation Statistics ----------
final_tick                                  175624500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653844                       # Number of bytes of host memory used
host_op_rate                                   315359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.48                       # Real time elapsed on the host
host_tick_rate                               70781700                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      468622                       # Number of instructions simulated
sim_ops                                        782467                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000176                       # Number of seconds simulated
sim_ticks                                   175624500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    541281                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   374740                       # number of cc regfile writes
system.cpu.committedInsts                      468622                       # Number of Instructions Simulated
system.cpu.committedOps                        782467                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.749538                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.749538                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      9518                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9044                       # number of floating regfile writes
system.cpu.idleCycles                           33480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8496                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   107693                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.687359                       # Inst execution rate
system.cpu.iew.exec_refs                       142528                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      61157                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   35098                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 85453                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1049                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                66773                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1004190                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 81371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21953                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                943935                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    261                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1350                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1651                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5261                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    987364                       # num instructions consuming a value
system.cpu.iew.wb_count                        936540                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.668686                       # average fanout of values written-back
system.cpu.iew.wb_producers                    660236                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.666306                       # insts written-back per cycle
system.cpu.iew.wb_sent                         938720                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1368289                       # number of integer regfile reads
system.cpu.int_regfile_writes                  752617                       # number of integer regfile writes
system.cpu.ipc                               1.334155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.334155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              7439      0.77%      0.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                811513     84.02%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.01%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.02%     84.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     84.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.02%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74552      7.72%     92.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53971      5.59%     98.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9125      0.94%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8710      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 965892                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   18557                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               37095                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        17454                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              21101                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       27937                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028924                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   27857     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.04%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.01%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     33      0.12%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.08%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 967833                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2242414                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       919086                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1204786                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1004187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    965892                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          221683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2022                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       193125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        317770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.039595                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.667188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              109628     34.50%     34.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8854      2.79%     37.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               27742      8.73%     46.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27284      8.59%     54.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               24796      7.80%     62.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36629     11.53%     73.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               48466     15.25%     89.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               28391      8.93%     98.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5980      1.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          317770                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.749870                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3142                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3100                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                85453                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               66773                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  364737                       # number of misc regfile reads
system.cpu.numCycles                           351250                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           26                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             26                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  138517                       # Number of BP lookups
system.cpu.branchPred.condPredicted            116308                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8344                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                50124                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   49287                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.330141                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2323                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             260                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              244                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           85                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          221530                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts              7984                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       286079                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.735143                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.928539                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          101401     35.45%     35.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           32359     11.31%     46.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           29594     10.34%     57.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           29707     10.38%     67.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           24380      8.52%     76.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            7558      2.64%     78.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            9839      3.44%     82.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            2473      0.86%     82.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           48768     17.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       286079                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               468622                       # Number of instructions committed
system.cpu.commit.opsCommitted                 782467                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      122235                       # Number of memory references committed
system.cpu.commit.loads                         68361                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      90396                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      16569                       # Number of committed floating point instructions.
system.cpu.commit.integer                      774353                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  1991                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6735      0.86%      0.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       652981     83.45%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.02%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.01%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.01%     84.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.03%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        60597      7.74%     92.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        45698      5.84%     97.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         7764      0.99%     98.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         8176      1.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       782467                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         48768                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       125180                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125180                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125180                       # number of overall hits
system.cpu.dcache.overall_hits::total          125180                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          770                       # number of overall misses
system.cpu.dcache.overall_misses::total           770                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     57605499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57605499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     57605499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57605499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125950                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006114                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006114                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006114                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006114                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74812.336364                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74812.336364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74812.336364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74812.336364                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          994                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.315789                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          319                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          319                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36198999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36198999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36198999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36198999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003581                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003581                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003581                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80263.855876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80263.855876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80263.855876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80263.855876                       # average overall mshr miss latency
system.cpu.dcache.replacements                     29                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40499500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40499500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007603                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73904.197080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73904.197080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84302.173913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84302.173913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        53652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          53652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17105999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17105999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77054.049550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77054.049550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16809499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16809499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76061.081448                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76061.081448                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           276.296901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              125631                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            278.560976                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   276.296901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.269821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.269821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.412109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1008051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1008051                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    88582                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 51074                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    159648                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 10456                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   8010                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                47524                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   495                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1104272                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  2263                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                       81312                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       61161                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            67                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              94367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         688381                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      138517                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              51626                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        213947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   16986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           795                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     76767                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2245                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             317770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.602817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.654064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   134122     42.21%     42.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    21825      6.87%     49.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     6539      2.06%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     8549      2.69%     53.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    10754      3.38%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                     9311      2.93%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     5112      1.61%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     8390      2.64%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   113168     35.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               317770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.394354                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.959804                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst        76197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            76197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        76197                       # number of overall hits
system.cpu.icache.overall_hits::total           76197                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          570                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            570                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          570                       # number of overall misses
system.cpu.icache.overall_misses::total           570                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43285999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43285999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43285999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43285999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        76767                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        76767                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        76767                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        76767                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007425                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007425                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007425                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007425                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75940.349123                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75940.349123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75940.349123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75940.349123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          368                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          121                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35555999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35555999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35555999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35555999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005849                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005849                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005849                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005849                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79189.307350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79189.307350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79189.307350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79189.307350                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        76197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           76197                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          570                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           570                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43285999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43285999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        76767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        76767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007425                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75940.349123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75940.349123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          121                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35555999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35555999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005849                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79189.307350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79189.307350                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           380.454105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               449                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            170.703786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   380.454105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.371537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.371537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            153983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           153983                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       76905                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           178                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        8855                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   17083                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  12897                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  328                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    175624500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   8010                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    94403                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   39097                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    162227                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 13999                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1076485                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   169                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    731                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  10570                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             1303059                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2669239                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1570758                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     10626                       # Number of floating rename lookups
system.cpu.rename.committedMaps                934552                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   368458                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     26146                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1241152                       # The number of ROB reads
system.cpu.rob.writes                         2039950                       # The number of ROB writes
system.cpu.thread_0.numInsts                   468622                       # Number of Instructions committed
system.cpu.thread_0.numOps                     782467                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    6                       # number of demand (read+write) hits
system.l2.demand_hits::total                       17                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                   6                       # number of overall hits
system.l2.overall_hits::total                      17                       # number of overall hits
system.l2.demand_misses::.cpu.inst                438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                445                       # number of demand (read+write) misses
system.l2.demand_misses::total                    883                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               438                       # number of overall misses
system.l2.overall_misses::.cpu.data               445                       # number of overall misses
system.l2.overall_misses::total                   883                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     35454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70217000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34763000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     35454000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70217000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              451                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             451                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981111                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981111                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79367.579909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79671.910112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79520.951302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79367.579909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79671.910112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79520.951302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               883                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              883                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     31004000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61387000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     31004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61387000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.975501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981111                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.975501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981111                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69367.579909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69671.910112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69520.951302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69367.579909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69671.910112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69520.951302                       # average overall mshr miss latency
system.l2.replacements                             26                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                7                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             220                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 220                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     16466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.995475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74845.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74845.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     14266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.995475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64845.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64845.454545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79367.579909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79367.579909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          438                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.975501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69367.579909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69367.579909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18988000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18988000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.978261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84391.111111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84391.111111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16738000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.978261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74391.111111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74391.111111                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   666.458345                       # Cycle average of tags in use
system.l2.tags.total_refs                         955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       883                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.081540                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       385.930762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       280.527584                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.011778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020339                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          695                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.026154                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8547                       # Number of tag accesses
system.l2.tags.data_accesses                     8547                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         883                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       883                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   883                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   56512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    321.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     175183000                       # Total gap between requests
system.mem_ctrls.avgGap                     198395.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        28480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 159613265.802891969681                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 162164162.744947314262                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          445                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12362500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     12736000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28224.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28620.22                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        28480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         56512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            883                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    159613266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    162164163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        321777429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    159613266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    159613266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    159613266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    162164163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       321777429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  883                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 8542250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4415000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           25098500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9674.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28424.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 706                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   320.365714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   216.393496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   280.861489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           48     27.43%     27.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           36     20.57%     48.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           27     15.43%     63.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           31     17.71%     81.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           12      6.86%     88.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            1      0.57%     88.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      1.71%     90.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      2.29%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           13      7.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 56512                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              321.777429                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          892500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          466785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        4355400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13522080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     72443580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      6434880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      98115225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   558.664793                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     16146750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    153757750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1949220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13522080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     19344660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     51149760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      86534340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.723623                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    132829750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      5720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     37074750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                663                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               220                       # Transaction distribution
system.membus.trans_dist::ReadExResp              220                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1769                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1769                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1769                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        56512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        56512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   56512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 883                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1080500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4672250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          230                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          927                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          931                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1858                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        29312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  59904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              26                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165284                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    900     97.19%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      2.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                926                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    175624500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             515000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            673500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            676500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
