// Seed: 1121049837
module module_0;
  logic   id_0;
  supply1 id_1;
  assign id_1[1] = 1'd0;
  logic id_2;
  type_9(
      1, 1, 1
  ); type_10(
      1, id_3, 1 & id_3
  );
  logic id_5;
  logic id_6 = id_0 - id_4;
endmodule
