#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13c711260 .scope module, "DataMemory" "DataMemory" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Mem_address";
    .port_info 1 /INPUT 1 "Mem_read";
    .port_info 2 /INPUT 1 "Mem_write";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_Data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
o0x140050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033e1dd0_0 .net "Mem_address", 31 0, o0x140050010;  0 drivers
o0x140050040 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e4000_0 .net "Mem_read", 0 0, o0x140050040;  0 drivers
o0x140050070 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e4090_0 .net "Mem_write", 0 0, o0x140050070;  0 drivers
v0x6000033e4120_0 .var "Read_Data", 31 0;
o0x1400500d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033e41b0_0 .net "Write_data", 31 0, o0x1400500d0;  0 drivers
o0x140050100 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e4240_0 .net "clk", 0 0, o0x140050100;  0 drivers
v0x6000033e42d0 .array "memory", 9 0, 31 0;
o0x140050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e4360_0 .net "reset", 0 0, o0x140050130;  0 drivers
E_0x600000ffa280 .event negedge, v0x6000033e4240_0;
E_0x600000ff8cf0 .event edge, v0x6000033e4000_0;
E_0x600000ff8cc0 .event posedge, v0x6000033e4360_0;
S_0x13c718850 .scope module, "MEM_WB_reg" "MEM_WB_reg" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write";
    .port_info 1 /INPUT 1 "mem_to_reg";
    .port_info 2 /INPUT 32 "alu_result";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "read_data";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /OUTPUT 1 "reg_write_out";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 8 /OUTPUT 32 "read_data_out";
    .port_info 9 /OUTPUT 32 "alu_res_out";
    .port_info 10 /OUTPUT 5 "write_reg_out";
v0x6000033e43f0_0 .var "alu_res_out", 31 0;
o0x1400502e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033e4480_0 .net "alu_result", 31 0, o0x1400502e0;  0 drivers
o0x140050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e4510_0 .net "clk", 0 0, o0x140050310;  0 drivers
o0x140050340 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e45a0_0 .net "mem_to_reg", 0 0, o0x140050340;  0 drivers
v0x6000033e4630_0 .var "mem_to_reg_out_id_ex", 0 0;
o0x1400503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033e46c0_0 .net "read_data", 31 0, o0x1400503a0;  0 drivers
v0x6000033e4750_0 .var "read_data_out", 31 0;
o0x140050400 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e47e0_0 .net "reg_write", 0 0, o0x140050400;  0 drivers
v0x6000033e4870_0 .var "reg_write_out", 0 0;
o0x140050460 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x6000033e4900_0 .net "write_reg", 4 0, o0x140050460;  0 drivers
v0x6000033e4990_0 .var "write_reg_out", 4 0;
E_0x600000fe4360 .event posedge, v0x6000033e4510_0;
S_0x13c71ab60 .scope module, "WriteBack" "WriteBack" 4 19;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 32 "alu_data_out";
    .port_info 2 /INPUT 32 "dm_data_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "wb_data";
o0x1400506d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033e4a20_0 .net "alu_data_out", 31 0, o0x1400506d0;  0 drivers
o0x140050700 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e4ab0_0 .net "clk", 0 0, o0x140050700;  0 drivers
o0x140050730 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033e4b40_0 .net "dm_data_out", 31 0, o0x140050730;  0 drivers
o0x140050760 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e4bd0_0 .net "mem_to_reg", 0 0, o0x140050760;  0 drivers
v0x6000033e4c60_0 .var "wb_data", 31 0;
E_0x600000fe42a0 .event posedge, v0x6000033e4ab0_0;
S_0x13c7068e0 .scope module, "pipeline" "pipeline" 5 14;
 .timescale -9 -12;
v0x6000033e9710_0 .net "Mem_address", 31 0, v0x6000033e4d80_0;  1 drivers
o0x140050910 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e97a0_0 .net "Mem_read_out", 0 0, o0x140050910;  0 drivers
o0x140050970 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e9830_0 .net "Mem_write_out", 0 0, o0x140050970;  0 drivers
v0x6000033e98c0_0 .net "PCplus4Out", 31 0, v0x6000033e6a30_0;  1 drivers
v0x6000033e9950_0 .net "Write_data", 31 0, v0x6000033e50e0_0;  1 drivers
v0x6000033e99e0_0 .net "alu_op", 1 0, v0x6000033e72a0_0;  1 drivers
v0x6000033e9a70_0 .net "alu_op_out", 1 0, v0x6000033e5e60_0;  1 drivers
v0x6000033e9b00_0 .net "alu_src", 0 0, v0x6000033e7330_0;  1 drivers
v0x6000033e9b90_0 .net "alu_src_out", 0 0, v0x6000033e5f80_0;  1 drivers
v0x6000033e9c20_0 .net "branch", 0 0, v0x6000033e73c0_0;  1 drivers
v0x6000033e9cb0_0 .net "branch_address", 31 0, v0x6000033e54d0_0;  1 drivers
v0x6000033e9d40_0 .var "clk", 0 0;
v0x6000033e9dd0_0 .net "currpc_out", 31 0, v0x6000033e6be0_0;  1 drivers
v0x6000033e9e60_0 .net "funct", 5 0, L_0x6000030e4320;  1 drivers
v0x6000033e9ef0_0 .net "imm_field_wo_sgn_ext", 15 0, L_0x600002ae41c0;  1 drivers
v0x6000033e9f80_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x6000030e4be0;  1 drivers
v0x6000033ea010_0 .net "inp_instn", 31 0, v0x6000033e6fd0_0;  1 drivers
v0x6000033ea0a0_0 .net "inst_imm_field", 15 0, L_0x6000030e4280;  1 drivers
v0x6000033ea130_0 .net "inst_read_reg_addr1", 4 0, L_0x6000030e40a0;  1 drivers
v0x6000033ea1c0_0 .net "inst_read_reg_addr2", 4 0, L_0x6000030e4140;  1 drivers
v0x6000033ea250_0 .net "mem_read", 0 0, v0x6000033e7450_0;  1 drivers
RS_0x140050940 .resolv tri, v0x6000033e4ea0_0, v0x6000033e61c0_0;
v0x6000033ea2e0_0 .net8 "mem_read_out_id_ex", 0 0, RS_0x140050940;  2 drivers
v0x6000033ea370_0 .net "mem_to_reg", 0 0, v0x6000033e74e0_0;  1 drivers
v0x6000033ea400_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x6000033e5290_0;  1 drivers
v0x6000033ea490_0 .net "mem_to_reg_out_id_ex", 0 0, v0x6000033e62e0_0;  1 drivers
o0x140051390 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033ea520_0 .net "mem_to_write", 0 0, o0x140051390;  0 drivers
v0x6000033ea5b0_0 .net "mem_write", 0 0, v0x6000033e7570_0;  1 drivers
RS_0x1400509a0 .resolv tri, v0x6000033e4fc0_0, v0x6000033e6400_0;
v0x6000033ea640_0 .net8 "mem_write_out_id_ex", 0 0, RS_0x1400509a0;  2 drivers
v0x6000033ea6d0_0 .net "nextpc", 31 0, v0x6000033e7060_0;  1 drivers
v0x6000033ea760_0 .net "nextpc_out", 31 0, v0x6000033e6520_0;  1 drivers
v0x6000033ea7f0_0 .net "opcode", 5 0, L_0x6000030e4000;  1 drivers
v0x6000033ea880_0 .net "out_instn", 31 0, v0x6000033e6d90_0;  1 drivers
o0x140050eb0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033ea910_0 .net "pc", 31 0, o0x140050eb0;  0 drivers
v0x6000033ea9a0_0 .net "pc_to_branch", 31 0, v0x6000033e7180_0;  1 drivers
v0x6000033eaa30_0 .net "pcout", 31 0, v0x6000033e5950_0;  1 drivers
v0x6000033eaac0_0 .net "rd", 4 0, L_0x6000030e41e0;  1 drivers
v0x6000033eab50_0 .net "reg_dst", 0 0, v0x6000033e7690_0;  1 drivers
v0x6000033eabe0_0 .net "reg_dst_out", 0 0, v0x6000033e65b0_0;  1 drivers
v0x6000033eac70_0 .net "reg_file_out_data1", 31 0, v0x6000033e6640_0;  1 drivers
v0x6000033ead00_0 .net "reg_file_out_data2", 31 0, v0x6000033e66d0_0;  1 drivers
v0x6000033ead90_0 .net "reg_file_rd_data1", 31 0, v0x6000033e8000_0;  1 drivers
v0x6000033eae20_0 .net "reg_file_rd_data2", 31 0, v0x6000033e8090_0;  1 drivers
o0x1400521d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000033eaeb0_0 .net "reg_wr_data", 31 0, o0x1400521d0;  0 drivers
v0x6000033eaf40_0 .net "reg_write", 0 0, v0x6000033e7720_0;  1 drivers
v0x6000033eafd0_0 .var "reset", 0 0;
v0x6000033eb060_0 .net "resultOut", 31 0, v0x6000033e5b00_0;  1 drivers
v0x6000033eb0f0_0 .net "sgn_ext_imm", 31 0, L_0x6000030e4aa0;  1 drivers
v0x6000033eb180_0 .net "sgn_ext_imm_out", 31 0, v0x6000033e69a0_0;  1 drivers
v0x6000033eb210_0 .net "zero", 0 0, v0x6000033e5d40_0;  1 drivers
L_0x6000030e4000 .part v0x6000033e6fd0_0, 26, 6;
L_0x6000030e40a0 .part v0x6000033e6fd0_0, 21, 5;
L_0x6000030e4140 .part v0x6000033e6fd0_0, 16, 5;
L_0x6000030e41e0 .part v0x6000033e6fd0_0, 11, 5;
L_0x6000030e4280 .part v0x6000033e6fd0_0, 0, 16;
L_0x6000030e4320 .part v0x6000033e6fd0_0, 0, 6;
S_0x13d804080 .scope module, "EX_DM" "EX_DM_register" 5 128, 6 1 0, S_0x13c7068e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 1 "Mem_read_in";
    .port_info 2 /INPUT 1 "Mem_write_in";
    .port_info 3 /INPUT 32 "Write_data_in";
    .port_info 4 /OUTPUT 32 "Mem_address";
    .port_info 5 /OUTPUT 1 "Mem_read_out";
    .port_info 6 /OUTPUT 1 "Mem_write_out";
    .port_info 7 /OUTPUT 32 "Write_data_out";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "mem_to_reg_in";
    .port_info 10 /OUTPUT 1 "mem_to_reg_out_ex_dm";
v0x6000033e4cf0_0 .net "ALU_result", 31 0, v0x6000033e5b00_0;  alias, 1 drivers
v0x6000033e4d80_0 .var "Mem_address", 31 0;
v0x6000033e4e10_0 .net "Mem_read_in", 0 0, o0x140050910;  alias, 0 drivers
v0x6000033e4ea0_0 .var "Mem_read_out", 0 0;
v0x6000033e4f30_0 .net "Mem_write_in", 0 0, o0x140050970;  alias, 0 drivers
v0x6000033e4fc0_0 .var "Mem_write_out", 0 0;
v0x6000033e5050_0 .net "Write_data_in", 31 0, v0x6000033e66d0_0;  alias, 1 drivers
v0x6000033e50e0_0 .var "Write_data_out", 31 0;
o0x140050a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e5170_0 .net "clk", 0 0, o0x140050a30;  0 drivers
v0x6000033e5200_0 .net "mem_to_reg_in", 0 0, v0x6000033e62e0_0;  alias, 1 drivers
v0x6000033e5290_0 .var "mem_to_reg_out_ex_dm", 0 0;
E_0x600000fe4240 .event posedge, v0x6000033e5170_0;
S_0x13d804300 .scope module, "Ex" "EX" 5 111, 7 1 0, S_0x13c7068e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rs";
    .port_info 2 /INPUT 32 "rt";
    .port_info 3 /INPUT 32 "sign_ext";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 2 "ALUOp";
    .port_info 6 /INPUT 6 "funct";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "pc";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 32 "address";
    .port_info 12 /OUTPUT 32 "resultOut";
    .port_info 13 /OUTPUT 32 "pcout";
P_0x13d804470 .param/l "ADD" 0 7 45, C4<000000>;
P_0x13d8044b0 .param/l "ADDI" 0 7 42, C4<00>;
P_0x13d8044f0 .param/l "BEQ" 0 7 43, C4<01>;
P_0x13d804530 .param/l "LW" 0 7 40, C4<00>;
P_0x13d804570 .param/l "MUL" 0 7 47, C4<000010>;
P_0x13d8045b0 .param/l "RType" 0 7 44, C4<10>;
P_0x13d8045f0 .param/l "SUB" 0 7 46, C4<000001>;
P_0x13d804630 .param/l "SW" 0 7 41, C4<00>;
L_0x600002ae4230 .functor BUFZ 32, v0x6000033e6640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033e5320_0 .var "ALUControl", 3 0;
v0x6000033e53b0_0 .net "ALUOp", 1 0, v0x6000033e5e60_0;  alias, 1 drivers
v0x6000033e5440_0 .net "ALUSrc", 0 0, v0x6000033e5f80_0;  alias, 1 drivers
v0x6000033e54d0_0 .var "address", 31 0;
v0x6000033e5560_0 .net "branch", 0 0, v0x6000033e73c0_0;  alias, 1 drivers
v0x6000033e55f0_0 .net "clk", 0 0, v0x6000033e9d40_0;  1 drivers
v0x6000033e5680_0 .net "data1", 31 0, L_0x600002ae4230;  1 drivers
v0x6000033e5710_0 .var "data2", 31 0;
v0x6000033e57a0_0 .net "funct", 5 0, L_0x6000030e4320;  alias, 1 drivers
v0x6000033e5830_0 .var "offset", 0 0;
v0x6000033e58c0_0 .net "pc", 31 0, o0x140050eb0;  alias, 0 drivers
v0x6000033e5950_0 .var "pcout", 31 0;
v0x6000033e59e0_0 .net "reset", 0 0, v0x6000033eafd0_0;  1 drivers
v0x6000033e5a70_0 .var "result", 31 0;
v0x6000033e5b00_0 .var "resultOut", 31 0;
v0x6000033e5b90_0 .net "rs", 31 0, v0x6000033e6640_0;  alias, 1 drivers
v0x6000033e5c20_0 .net "rt", 31 0, v0x6000033e66d0_0;  alias, 1 drivers
v0x6000033e5cb0_0 .net "sign_ext", 31 0, v0x6000033e69a0_0;  alias, 1 drivers
v0x6000033e5d40_0 .var "zero", 0 0;
E_0x600000fe4570 .event posedge, v0x6000033e55f0_0;
E_0x600000fe4630 .event edge, v0x6000033e5560_0;
E_0x600000fe4480 .event edge, v0x6000033e5710_0, v0x6000033e5680_0, v0x6000033e5320_0;
E_0x600000fe4390 .event posedge, v0x6000033e59e0_0;
E_0x600000fe42d0/0 .event edge, v0x6000033e58c0_0, v0x6000033e53b0_0, v0x6000033e5cb0_0, v0x6000033e5830_0;
E_0x600000fe42d0/1 .event edge, v0x6000033e57a0_0;
E_0x600000fe42d0 .event/or E_0x600000fe42d0/0, E_0x600000fe42d0/1;
E_0x600000fe45a0 .event edge, v0x6000033e5440_0;
S_0x13d8047c0 .scope module, "ID_EX" "ID_EX_reg" 5 105, 8 1 0, S_0x13c7068e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write";
    .port_info 1 /INPUT 1 "mem_to_reg";
    .port_info 2 /INPUT 1 "mem_to_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "alu_src";
    .port_info 5 /INPUT 2 "alu_op";
    .port_info 6 /INPUT 32 "nextpc";
    .port_info 7 /INPUT 32 "reg_file_rd_data1";
    .port_info 8 /INPUT 32 "reg_file_rd_data2";
    .port_info 9 /INPUT 32 "sgn_ext_imm";
    .port_info 10 /INPUT 16 "inst_imm_field";
    .port_info 11 /OUTPUT 32 "nextpc_out";
    .port_info 12 /OUTPUT 32 "reg_file_out_data1";
    .port_info 13 /OUTPUT 32 "reg_file_out_data2";
    .port_info 14 /OUTPUT 32 "sgn_ext_imm_out";
    .port_info 15 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 16 /OUTPUT 1 "mem_write_out_id_ex";
    .port_info 17 /OUTPUT 1 "mem_read_out_id_ex";
    .port_info 18 /OUTPUT 1 "alu_src_out";
    .port_info 19 /OUTPUT 2 "alu_op_out";
    .port_info 20 /OUTPUT 1 "reg_dst_out";
    .port_info 21 /INPUT 1 "clk";
v0x6000033e5dd0_0 .net "alu_op", 1 0, v0x6000033e72a0_0;  alias, 1 drivers
v0x6000033e5e60_0 .var "alu_op_out", 1 0;
v0x6000033e5ef0_0 .net "alu_src", 0 0, v0x6000033e7330_0;  alias, 1 drivers
v0x6000033e5f80_0 .var "alu_src_out", 0 0;
v0x6000033e6010_0 .net "clk", 0 0, v0x6000033e9d40_0;  alias, 1 drivers
v0x6000033e60a0_0 .net "inst_imm_field", 15 0, L_0x6000030e4280;  alias, 1 drivers
v0x6000033e6130_0 .net "mem_read", 0 0, v0x6000033e7450_0;  alias, 1 drivers
v0x6000033e61c0_0 .var "mem_read_out_id_ex", 0 0;
v0x6000033e6250_0 .net "mem_to_reg", 0 0, v0x6000033e74e0_0;  alias, 1 drivers
v0x6000033e62e0_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x6000033e6370_0 .net "mem_to_write", 0 0, o0x140051390;  alias, 0 drivers
v0x6000033e6400_0 .var "mem_write_out_id_ex", 0 0;
v0x6000033e6490_0 .net "nextpc", 31 0, v0x6000033e7060_0;  alias, 1 drivers
v0x6000033e6520_0 .var "nextpc_out", 31 0;
v0x6000033e65b0_0 .var "reg_dst_out", 0 0;
v0x6000033e6640_0 .var "reg_file_out_data1", 31 0;
v0x6000033e66d0_0 .var "reg_file_out_data2", 31 0;
v0x6000033e6760_0 .net "reg_file_rd_data1", 31 0, v0x6000033e8000_0;  alias, 1 drivers
v0x6000033e67f0_0 .net "reg_file_rd_data2", 31 0, v0x6000033e8090_0;  alias, 1 drivers
v0x6000033e6880_0 .net "reg_write", 0 0, v0x6000033e7720_0;  alias, 1 drivers
v0x6000033e6910_0 .net "sgn_ext_imm", 31 0, L_0x6000030e4aa0;  alias, 1 drivers
v0x6000033e69a0_0 .var "sgn_ext_imm_out", 31 0;
S_0x13d804b40 .scope module, "IF" "IF_ID_reg" 5 47, 9 1 0, S_0x13c7068e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc";
    .port_info 1 /INPUT 32 "nextpc";
    .port_info 2 /INPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "out_instn";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /OUTPUT 32 "currpc_out";
v0x6000033e6a30_0 .var "PCplus4Out", 31 0;
o0x140051960 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000033e6ac0_0 .net "clk", 0 0, o0x140051960;  0 drivers
v0x6000033e6b50_0 .net "currpc", 31 0, v0x6000033e7180_0;  alias, 1 drivers
v0x6000033e6be0_0 .var "currpc_out", 31 0;
v0x6000033e6c70_0 .net "inp_instn", 31 0, v0x6000033e6fd0_0;  alias, 1 drivers
v0x6000033e6d00_0 .net "nextpc", 31 0, v0x6000033e7060_0;  alias, 1 drivers
v0x6000033e6d90_0 .var "out_instn", 31 0;
E_0x600000fe4660 .event posedge, v0x6000033e6ac0_0;
S_0x13d804cb0 .scope module, "IM" "Instruction_Memory" 5 38, 10 1 0, S_0x13c7068e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /OUTPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "nextpc";
    .port_info 4 /OUTPUT 32 "pc_to_branch";
    .port_info 5 /INPUT 1 "reset";
v0x6000033e6eb0 .array "Imemory", 1023 0, 31 0;
v0x6000033e6f40_0 .net "clk", 0 0, v0x6000033e9d40_0;  alias, 1 drivers
v0x6000033e6fd0_0 .var "inp_instn", 31 0;
v0x6000033e7060_0 .var "nextpc", 31 0;
v0x6000033e70f0_0 .net "pc", 31 0, o0x140050eb0;  alias, 0 drivers
v0x6000033e7180_0 .var "pc_to_branch", 31 0;
v0x6000033e7210_0 .net "reset", 0 0, v0x6000033eafd0_0;  alias, 1 drivers
E_0x600000fe41e0 .event edge, v0x6000033e58c0_0;
S_0x13d804e20 .scope module, "cu" "ControlUnit" 5 65, 11 1 0, S_0x13c7068e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /INPUT 1 "reset";
P_0x13d804f90 .param/l "ADDI" 0 11 12, C4<000100>;
P_0x13d804fd0 .param/l "BEQ" 0 11 11, C4<000011>;
P_0x13d805010 .param/l "LW" 0 11 9, C4<000001>;
P_0x13d805050 .param/l "RType" 0 11 8, C4<000000>;
P_0x13d805090 .param/l "SW" 0 11 10, C4<000010>;
v0x6000033e72a0_0 .var "alu_op", 1 0;
v0x6000033e7330_0 .var "alu_src", 0 0;
v0x6000033e73c0_0 .var "branch", 0 0;
v0x6000033e7450_0 .var "mem_read", 0 0;
v0x6000033e74e0_0 .var "mem_to_reg", 0 0;
v0x6000033e7570_0 .var "mem_write", 0 0;
v0x6000033e7600_0 .net "opcode", 5 0, L_0x6000030e4000;  alias, 1 drivers
v0x6000033e7690_0 .var "reg_dst", 0 0;
v0x6000033e7720_0 .var "reg_write", 0 0;
v0x6000033e77b0_0 .net "reset", 0 0, v0x6000033eafd0_0;  alias, 1 drivers
E_0x600000fe44b0 .event edge, v0x6000033e7600_0;
S_0x13d8050d0 .scope module, "tb" "instruction_decoder" 5 88, 12 7 0, S_0x13c7068e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "inst_read_reg_addr1";
    .port_info 3 /INPUT 5 "inst_read_reg_addr2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "reg_wr_data";
    .port_info 6 /INPUT 16 "inst_imm_field";
    .port_info 7 /INPUT 1 "reg_dst";
    .port_info 8 /INPUT 1 "reg_write";
    .port_info 9 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 10 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 11 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 12 /OUTPUT 32 "sgn_ext_imm";
    .port_info 13 /OUTPUT 32 "imm_sgn_ext_lft_shft";
L_0x600002ae41c0 .functor BUFZ 16, L_0x6000030e4280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000033e8d80_0 .net *"_ivl_2", 29 0, L_0x6000030e4b40;  1 drivers
L_0x1300082e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033e8e10_0 .net *"_ivl_4", 1 0, L_0x1300082e0;  1 drivers
v0x6000033e8ea0_0 .net "clk", 0 0, v0x6000033e9d40_0;  alias, 1 drivers
v0x6000033e8f30_0 .net "imm_field_wo_sgn_ext", 15 0, L_0x600002ae41c0;  alias, 1 drivers
v0x6000033e8fc0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x6000030e4be0;  alias, 1 drivers
v0x6000033e9050_0 .net "inst_imm_field", 15 0, L_0x6000030e4280;  alias, 1 drivers
v0x6000033e90e0_0 .net "inst_read_reg_addr1", 4 0, L_0x6000030e40a0;  alias, 1 drivers
v0x6000033e9170_0 .net "inst_read_reg_addr2", 4 0, L_0x6000030e4140;  alias, 1 drivers
v0x6000033e9200_0 .net "rd", 4 0, L_0x6000030e41e0;  alias, 1 drivers
v0x6000033e9290_0 .net "reg_dst", 0 0, v0x6000033e7690_0;  alias, 1 drivers
v0x6000033e9320_0 .net "reg_file_rd_data1", 31 0, v0x6000033e8000_0;  alias, 1 drivers
v0x6000033e93b0_0 .net "reg_file_rd_data2", 31 0, v0x6000033e8090_0;  alias, 1 drivers
v0x6000033e9440_0 .net "reg_wr_addr", 4 0, L_0x6000030e4460;  1 drivers
v0x6000033e94d0_0 .net "reg_wr_data", 31 0, o0x1400521d0;  alias, 0 drivers
v0x6000033e9560_0 .net "reg_write", 0 0, v0x6000033e7720_0;  alias, 1 drivers
v0x6000033e95f0_0 .net "reset", 0 0, v0x6000033eafd0_0;  alias, 1 drivers
v0x6000033e9680_0 .net "sgn_ext_imm", 31 0, L_0x6000030e4aa0;  alias, 1 drivers
L_0x6000030e4b40 .part L_0x6000030e4aa0, 0, 30;
L_0x6000030e4be0 .concat [ 2 30 0 0], L_0x1300082e0, L_0x6000030e4b40;
S_0x13d805390 .scope module, "reg_wr_mux" "Mux2_1_5" 12 40, 13 1 0, S_0x13d8050d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp1";
    .port_info 1 /INPUT 5 "inp2";
    .port_info 2 /INPUT 1 "cs";
    .port_info 3 /OUTPUT 5 "out";
L_0x130008010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600002ae4000 .functor XNOR 1, v0x6000033e7690_0, L_0x130008010, C4<0>, C4<0>;
L_0x130008058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600002ae4150 .functor XNOR 1, v0x6000033e7690_0, L_0x130008058, C4<0>, C4<0>;
v0x6000033e7840_0 .net/2u *"_ivl_0", 0 0, L_0x130008010;  1 drivers
v0x6000033e78d0_0 .net *"_ivl_10", 4 0, L_0x6000030e43c0;  1 drivers
v0x6000033e7960_0 .net *"_ivl_2", 0 0, L_0x600002ae4000;  1 drivers
v0x6000033e79f0_0 .net/2u *"_ivl_4", 0 0, L_0x130008058;  1 drivers
v0x6000033e7a80_0 .net *"_ivl_6", 0 0, L_0x600002ae4150;  1 drivers
L_0x1300080a0 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000033e7b10_0 .net *"_ivl_8", 4 0, L_0x1300080a0;  1 drivers
v0x6000033e7ba0_0 .net "cs", 0 0, v0x6000033e7690_0;  alias, 1 drivers
v0x6000033e7c30_0 .net "inp1", 4 0, L_0x6000030e4140;  alias, 1 drivers
v0x6000033e7cc0_0 .net "inp2", 4 0, L_0x6000030e41e0;  alias, 1 drivers
v0x6000033e7d50_0 .net "out", 4 0, L_0x6000030e4460;  alias, 1 drivers
L_0x6000030e43c0 .functor MUXZ 5, L_0x1300080a0, L_0x6000030e41e0, L_0x600002ae4150, C4<>;
L_0x6000030e4460 .functor MUXZ 5, L_0x6000030e43c0, L_0x6000030e4140, L_0x600002ae4000, C4<>;
S_0x13d805500 .scope module, "registerFile" "RegisterFile" 12 44, 14 1 0, S_0x13d8050d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inst_read_reg_addr1";
    .port_info 1 /INPUT 5 "inst_read_reg_addr2";
    .port_info 2 /INPUT 5 "reg_wr_addr";
    .port_info 3 /INPUT 32 "reg_wr_data";
    .port_info 4 /INPUT 1 "reg_wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data2";
v0x6000033e7de0_0 .net "clk", 0 0, v0x6000033e9d40_0;  alias, 1 drivers
v0x6000033e7e70_0 .net "inst_read_reg_addr1", 4 0, L_0x6000030e40a0;  alias, 1 drivers
v0x6000033e7f00_0 .net "inst_read_reg_addr2", 4 0, L_0x6000030e4140;  alias, 1 drivers
v0x6000033e8000_0 .var "reg_file_rd_data1", 31 0;
v0x6000033e8090_0 .var "reg_file_rd_data2", 31 0;
v0x6000033e8120_0 .net "reg_wr", 0 0, v0x6000033e7720_0;  alias, 1 drivers
v0x6000033e81b0_0 .net "reg_wr_addr", 4 0, L_0x6000030e4460;  alias, 1 drivers
v0x6000033e8240_0 .net "reg_wr_data", 31 0, o0x1400521d0;  alias, 0 drivers
v0x6000033e82d0 .array "registers", 31 0, 31 0;
E_0x600000fe4f90 .event negedge, v0x6000033e55f0_0;
E_0x600000fe5110/0 .event edge, v0x6000033e7c30_0, v0x6000033e7e70_0;
E_0x600000fe5110/1 .event posedge, v0x6000033e55f0_0;
E_0x600000fe5110 .event/or E_0x600000fe5110/0, E_0x600000fe5110/1;
S_0x13d805670 .scope module, "signExtend" "SignExtend" 12 47, 15 1 0, S_0x13d8050d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "inp";
    .port_info 1 /OUTPUT 32 "out";
v0x6000033e8360_0 .net *"_ivl_1", 0 0, L_0x6000030e4500;  1 drivers
L_0x130008178 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000033e83f0_0 .net/2u *"_ivl_10", 15 0, L_0x130008178;  1 drivers
v0x6000033e8480_0 .net *"_ivl_12", 31 0, L_0x6000030e46e0;  1 drivers
v0x6000033e8510_0 .net *"_ivl_15", 0 0, L_0x6000030e4780;  1 drivers
v0x6000033e85a0_0 .net *"_ivl_16", 31 0, L_0x6000030e4820;  1 drivers
L_0x1300081c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e8630_0 .net *"_ivl_19", 30 0, L_0x1300081c0;  1 drivers
v0x6000033e86c0_0 .net *"_ivl_2", 31 0, L_0x6000030e45a0;  1 drivers
L_0x130008208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e8750_0 .net/2u *"_ivl_20", 31 0, L_0x130008208;  1 drivers
v0x6000033e87e0_0 .net *"_ivl_22", 0 0, L_0x6000030e48c0;  1 drivers
L_0x130008250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e8870_0 .net/2u *"_ivl_24", 15 0, L_0x130008250;  1 drivers
v0x6000033e8900_0 .net *"_ivl_26", 31 0, L_0x6000030e4960;  1 drivers
L_0x130008298 .functor BUFT 1, C4<0000000000000000xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000033e8990_0 .net *"_ivl_28", 31 0, L_0x130008298;  1 drivers
v0x6000033e8a20_0 .net *"_ivl_30", 31 0, L_0x6000030e4a00;  1 drivers
L_0x1300080e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e8ab0_0 .net *"_ivl_5", 30 0, L_0x1300080e8;  1 drivers
L_0x130008130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000033e8b40_0 .net/2u *"_ivl_6", 31 0, L_0x130008130;  1 drivers
v0x6000033e8bd0_0 .net *"_ivl_8", 0 0, L_0x6000030e4640;  1 drivers
v0x6000033e8c60_0 .net "inp", 15 0, L_0x6000030e4280;  alias, 1 drivers
v0x6000033e8cf0_0 .net "out", 31 0, L_0x6000030e4aa0;  alias, 1 drivers
L_0x6000030e4500 .part L_0x6000030e4280, 15, 1;
L_0x6000030e45a0 .concat [ 1 31 0 0], L_0x6000030e4500, L_0x1300080e8;
L_0x6000030e4640 .cmp/eq 32, L_0x6000030e45a0, L_0x130008130;
L_0x6000030e46e0 .concat [ 16 16 0 0], L_0x6000030e4280, L_0x130008178;
L_0x6000030e4780 .part L_0x6000030e4280, 15, 1;
L_0x6000030e4820 .concat [ 1 31 0 0], L_0x6000030e4780, L_0x1300081c0;
L_0x6000030e48c0 .cmp/eq 32, L_0x6000030e4820, L_0x130008208;
L_0x6000030e4960 .concat [ 16 16 0 0], L_0x6000030e4280, L_0x130008250;
L_0x6000030e4a00 .functor MUXZ 32, L_0x130008298, L_0x6000030e4960, L_0x6000030e48c0, C4<>;
L_0x6000030e4aa0 .functor MUXZ 32, L_0x6000030e4a00, L_0x6000030e46e0, L_0x6000030e4640, C4<>;
    .scope S_0x13c711260;
T_0 ;
    %wait E_0x600000ff8cc0;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13c711260;
T_1 ;
    %wait E_0x600000ff8cf0;
    %delay 10000, 0;
    %load/vec4 v0x6000033e4000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %ix/getv 4, v0x6000033e1dd0_0;
    %load/vec4a v0x6000033e42d0, 4;
    %assign/vec4 v0x6000033e4120_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13c711260;
T_2 ;
    %wait E_0x600000ffa280;
    %delay 10000, 0;
    %load/vec4 v0x6000033e4090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x6000033e41b0_0;
    %ix/getv 3, v0x6000033e1dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e42d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13c718850;
T_3 ;
    %wait E_0x600000fe4360;
    %load/vec4 v0x6000033e47e0_0;
    %assign/vec4 v0x6000033e4870_0, 0;
    %load/vec4 v0x6000033e45a0_0;
    %assign/vec4 v0x6000033e4630_0, 0;
    %load/vec4 v0x6000033e46c0_0;
    %assign/vec4 v0x6000033e4750_0, 0;
    %load/vec4 v0x6000033e4480_0;
    %assign/vec4 v0x6000033e43f0_0, 0;
    %load/vec4 v0x6000033e4900_0;
    %assign/vec4 v0x6000033e4990_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13c71ab60;
T_4 ;
    %wait E_0x600000fe42a0;
    %load/vec4 v0x6000033e4bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x6000033e4b40_0;
    %assign/vec4 v0x6000033e4c60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000033e4a20_0;
    %assign/vec4 v0x6000033e4c60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d804cb0;
T_5 ;
    %vpi_call 10 13 "$readmemb", "IF_Unit/Icode.txt", v0x6000033e6eb0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13d804cb0;
T_6 ;
    %wait E_0x600000fe41e0;
    %delay 20000, 0;
    %ix/getv 4, v0x6000033e70f0_0;
    %load/vec4a v0x6000033e6eb0, 4;
    %store/vec4 v0x6000033e6fd0_0, 0, 32;
    %load/vec4 v0x6000033e70f0_0;
    %store/vec4 v0x6000033e7180_0, 0, 32;
    %load/vec4 v0x6000033e70f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6000033e7060_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13d804b40;
T_7 ;
    %wait E_0x600000fe4660;
    %load/vec4 v0x6000033e6c70_0;
    %assign/vec4 v0x6000033e6d90_0, 0;
    %load/vec4 v0x6000033e6d00_0;
    %assign/vec4 v0x6000033e6a30_0, 0;
    %load/vec4 v0x6000033e6b50_0;
    %assign/vec4 v0x6000033e6be0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13d804e20;
T_8 ;
    %wait E_0x600000fe4390;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e74e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7720_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13d804e20;
T_9 ;
    %wait E_0x600000fe44b0;
    %load/vec4 v0x6000033e7600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e74e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7720_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e73c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e74e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e74e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e74e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7720_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e73c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e74e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e7720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13d805500;
T_10 ;
    %wait E_0x600000fe5110;
    %load/vec4 v0x6000033e7e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000033e82d0, 4;
    %assign/vec4 v0x6000033e8000_0, 0;
    %load/vec4 v0x6000033e7f00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000033e82d0, 4;
    %assign/vec4 v0x6000033e8090_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13d805500;
T_11 ;
    %wait E_0x600000fe4f90;
    %load/vec4 v0x6000033e8120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x6000033e8240_0;
    %load/vec4 v0x6000033e81b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033e82d0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13d8047c0;
T_12 ;
    %wait E_0x600000fe4570;
    %load/vec4 v0x6000033e6490_0;
    %assign/vec4 v0x6000033e6520_0, 0;
    %load/vec4 v0x6000033e6760_0;
    %assign/vec4 v0x6000033e6640_0, 0;
    %load/vec4 v0x6000033e67f0_0;
    %assign/vec4 v0x6000033e66d0_0, 0;
    %load/vec4 v0x6000033e6910_0;
    %assign/vec4 v0x6000033e69a0_0, 0;
    %load/vec4 v0x6000033e6250_0;
    %assign/vec4 v0x6000033e62e0_0, 0;
    %load/vec4 v0x6000033e6370_0;
    %assign/vec4 v0x6000033e6400_0, 0;
    %load/vec4 v0x6000033e6130_0;
    %assign/vec4 v0x6000033e61c0_0, 0;
    %load/vec4 v0x6000033e5ef0_0;
    %assign/vec4 v0x6000033e5f80_0, 0;
    %load/vec4 v0x6000033e5dd0_0;
    %assign/vec4 v0x6000033e5e60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13d804300;
T_13 ;
    %wait E_0x600000fe45a0;
    %delay 10000, 0;
    %load/vec4 v0x6000033e5440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x6000033e5c20_0;
    %assign/vec4 v0x6000033e5710_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000033e5cb0_0;
    %assign/vec4 v0x6000033e5710_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x13d804300;
T_14 ;
    %wait E_0x600000fe42d0;
    %delay 10000, 0;
    %load/vec4 v0x6000033e58c0_0;
    %store/vec4 v0x6000033e5950_0, 0, 32;
    %load/vec4 v0x6000033e53b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000033e5320_0, 0, 4;
    %load/vec4 v0x6000033e5cb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/u 1;
    %store/vec4 v0x6000033e5830_0, 0, 1;
    %load/vec4 v0x6000033e5830_0;
    %pad/u 32;
    %store/vec4 v0x6000033e5710_0, 0, 32;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000033e5320_0, 0, 4;
    %load/vec4 v0x6000033e5cb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/u 1;
    %store/vec4 v0x6000033e5830_0, 0, 1;
    %load/vec4 v0x6000033e5830_0;
    %pad/u 32;
    %store/vec4 v0x6000033e5710_0, 0, 32;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000033e5320_0, 0, 4;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000033e5320_0, 0, 4;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x6000033e57a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000033e5320_0, 0, 4;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000033e5320_0, 0, 4;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000033e5320_0, 0, 4;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x13d804300;
T_15 ;
    %wait E_0x600000fe4390;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e5d40_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13d804300;
T_16 ;
    %wait E_0x600000fe4480;
    %delay 10000, 0;
    %load/vec4 v0x6000033e5680_0;
    %load/vec4 v0x6000033e5710_0;
    %cmp/e;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033e5d40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033e5d40_0, 0;
T_16.1 ;
    %load/vec4 v0x6000033e5320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x6000033e5680_0;
    %load/vec4 v0x6000033e5710_0;
    %add;
    %assign/vec4 v0x6000033e5a70_0, 0;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x6000033e5680_0;
    %load/vec4 v0x6000033e5710_0;
    %sub;
    %assign/vec4 v0x6000033e5a70_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x6000033e5680_0;
    %load/vec4 v0x6000033e5710_0;
    %mul;
    %assign/vec4 v0x6000033e5a70_0, 0;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x13d804300;
T_17 ;
    %wait E_0x600000fe4630;
    %load/vec4 v0x6000033e5560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x6000033e5d40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x6000033e5cb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pad/u 1;
    %store/vec4 v0x6000033e5830_0, 0, 1;
T_17.0 ;
    %load/vec4 v0x6000033e5830_0;
    %pad/u 32;
    %load/vec4 v0x6000033e58c0_0;
    %add;
    %store/vec4 v0x6000033e54d0_0, 0, 32;
    %load/vec4 v0x6000033e54d0_0;
    %store/vec4 v0x6000033e5950_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x13d804300;
T_18 ;
    %wait E_0x600000fe4570;
    %delay 10000, 0;
    %load/vec4 v0x6000033e5a70_0;
    %assign/vec4 v0x6000033e5b00_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13d804080;
T_19 ;
    %wait E_0x600000fe4240;
    %load/vec4 v0x6000033e4e10_0;
    %assign/vec4 v0x6000033e4ea0_0, 0;
    %load/vec4 v0x6000033e4f30_0;
    %assign/vec4 v0x6000033e4fc0_0, 0;
    %load/vec4 v0x6000033e4cf0_0;
    %assign/vec4 v0x6000033e4d80_0, 0;
    %load/vec4 v0x6000033e5050_0;
    %assign/vec4 v0x6000033e50e0_0, 0;
    %load/vec4 v0x6000033e5200_0;
    %assign/vec4 v0x6000033e5290_0, 0;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
    "pipeline.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
