set a(0-357) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-356 XREFS 97873 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-358) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-356 XREFS 97874 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-359) {NAME asn(acc#12(0))#1 TYPE ASSIGN PAR 0-356 XREFS 97875 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-360) {NAME asn(acc#12(1))#1 TYPE ASSIGN PAR 0-356 XREFS 97876 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-361) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-356 XREFS 97877 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-362) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-356 XREFS 97878 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-363) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-356 XREFS 97879 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-364) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-356 XREFS 97880 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{258 0 0-366 {}}} CYCLES {}}
set a(0-365) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-356 XREFS 97881 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-366 {}}} SUCCS {{259 0 0-366 {}}} CYCLES {}}
set a(0-367) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97882 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-1000 {}}} CYCLES {}}
set a(0-368) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97883 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-976 {}}} CYCLES {}}
set a(0-369) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97884 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-952 {}}} CYCLES {}}
set a(0-370) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97885 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-928 {}}} CYCLES {}}
set a(0-371) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97886 LOC {0 1.0 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {} SUCCS {{258 0 0-889 {}}} CYCLES {}}
set a(0-372) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97887 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-791 {}}} CYCLES {}}
set a(0-373) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97888 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-772 {}}} CYCLES {}}
set a(0-374) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97889 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-761 {}}} CYCLES {}}
set a(0-375) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97890 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-742 {}}} CYCLES {}}
set a(0-376) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-366 XREFS 97891 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-717 {}}} CYCLES {}}
set a(0-377) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-366 XREFS 97892 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-715 {}}} CYCLES {}}
set a(0-378) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-366 XREFS 97893 LOC {0 1.0 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {} SUCCS {{258 0 0-682 {}}} CYCLES {}}
set a(0-379) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-366 XREFS 97894 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-680 {}}} CYCLES {}}
set a(0-380) {NAME acc:asn(acc#12(1).sva#2) TYPE ASSIGN PAR 0-366 XREFS 97895 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-647 {}}} CYCLES {}}
set a(0-381) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97896 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-644 {}}} CYCLES {}}
set a(0-382) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97897 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-632 {}}} CYCLES {}}
set a(0-383) {NAME acc:asn(acc#12(0).sva#2) TYPE ASSIGN PAR 0-366 XREFS 97898 LOC {0 1.0 1 0.6176208999999999 1 0.6176208999999999 2 0.23087405} PREDS {} SUCCS {{258 0 0-620 {}}} CYCLES {}}
set a(0-384) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97899 LOC {0 1.0 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {} SUCCS {{258 0 0-617 {}}} CYCLES {}}
set a(0-385) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97900 LOC {0 1.0 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {} SUCCS {{258 0 0-610 {}}} CYCLES {}}
set a(0-386) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-366 XREFS 97901 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{258 0 0-583 {}}} CYCLES {}}
set a(0-387) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-366 XREFS 97902 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.5964416499999999} PREDS {{262 0 0-1023 {}}} SUCCS {{256 0 0-1023 {}} {258 0 0-1024 {}}} CYCLES {}}
set a(0-388) {NAME MAC1:asn TYPE ASSIGN PAR 0-366 XREFS 97903 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-389 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-389) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-366 XREFS 97904 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{259 0 0-388 {}}} SUCCS {{258 0 0-392 {}}} CYCLES {}}
set a(0-390) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-366 XREFS 97905 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-391 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-391) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-366 XREFS 97906 LOC {0 1.0 0 1.0 0 1.0 1 0.5964416499999999} PREDS {{259 0 0-390 {}}} SUCCS {{259 0 0-392 {}}} CYCLES {}}
set a(0-392) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-366 XREFS 97907 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.09843630333641132 1 0.6777808783364112} PREDS {{258 0 0-389 {}} {259 0 0-391 {}}} SUCCS {{258 0 0-398 {}}} CYCLES {}}
set a(0-393) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97908 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {} SUCCS {{259 0 0-394 {}}} CYCLES {}}
set a(0-394) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-366 XREFS 97909 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {{259 0 0-393 {}}} SUCCS {{258 0 0-397 {}}} CYCLES {}}
set a(0-395) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97910 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {} SUCCS {{259 0 0-396 {}}} CYCLES {}}
set a(0-396) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-366 XREFS 97911 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.5964416499999999} PREDS {{259 0 0-395 {}}} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-366 XREFS 97912 LOC {1 0.0 1 0.017097075 1 0.017097075 1 0.09843630333641132 1 0.6777808783364112} PREDS {{258 0 0-394 {}} {259 0 0-396 {}}} SUCCS {{259 0 0-398 {}}} CYCLES {}}
set a(0-398) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97913 LOC {1 0.081339275 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-392 {}} {259 0 0-397 {}}} SUCCS {{258 0 0-406 {}}} CYCLES {}}
set a(0-399) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-366 XREFS 97914 LOC {0 1.0 0 1.0 0 1.0 1 0.677780925} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-400 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-400) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-366 XREFS 97915 LOC {0 1.0 0 1.0 0 1.0 1 0.677780925} PREDS {{259 0 0-399 {}}} SUCCS {{259 0 0-401 {}}} CYCLES {}}
set a(0-401) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-366 XREFS 97916 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-400 {}}} SUCCS {{258 0 0-405 {}}} CYCLES {}}
set a(0-402) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-366 XREFS 97917 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-403 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-403) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-366 XREFS 97918 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-402 {}}} SUCCS {{259 0 0-404 {}}} CYCLES {}}
set a(0-404) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-366 XREFS 97919 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-403 {}}} SUCCS {{259 0 0-405 {}}} CYCLES {}}
set a(0-405) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97920 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-401 {}} {259 0 0-404 {}}} SUCCS {{259 0 0-406 {}}} CYCLES {}}
set a(0-406) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 97921 LOC {1 0.1668652 1 0.18396227499999998 1 0.18396227499999998 1 0.27360560349977764 1 0.8529501784997776} PREDS {{258 0 0-398 {}} {259 0 0-405 {}}} SUCCS {{258 0 0-418 {}}} CYCLES {}}
set a(0-407) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-366 XREFS 97922 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-408 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-408) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-366 XREFS 97923 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-407 {}}} SUCCS {{259 0 0-409 {}}} CYCLES {}}
set a(0-409) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-366 XREFS 97924 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-408 {}}} SUCCS {{258 0 0-413 {}}} CYCLES {}}
set a(0-410) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97925 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {} SUCCS {{259 0 0-411 {}}} CYCLES {}}
set a(0-411) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-366 XREFS 97926 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-410 {}}} SUCCS {{259 0 0-412 {}}} CYCLES {}}
set a(0-412) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-366 XREFS 97927 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.677780925} PREDS {{259 0 0-411 {}}} SUCCS {{259 0 0-413 {}}} CYCLES {}}
set a(0-413) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97928 LOC {1 0.0 1 0.09843634999999999 1 0.09843634999999999 1 0.18396223137342838 1 0.7633068063734283} PREDS {{258 0 0-409 {}} {259 0 0-412 {}}} SUCCS {{258 0 0-417 {}}} CYCLES {}}
set a(0-414) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-366 XREFS 97929 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.76330685} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-415 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-415) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-366 XREFS 97930 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.76330685} PREDS {{259 0 0-414 {}}} SUCCS {{259 0 0-416 {}}} CYCLES {}}
set a(0-416) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-366 XREFS 97931 LOC {0 1.0 1 0.18396227499999998 1 0.18396227499999998 1 0.76330685} PREDS {{259 0 0-415 {}}} SUCCS {{259 0 0-417 {}}} CYCLES {}}
set a(0-417) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 97932 LOC {1 0.085525925 1 0.18396227499999998 1 0.18396227499999998 1 0.27360560349977764 1 0.8529501784997776} PREDS {{258 0 0-413 {}} {259 0 0-416 {}}} SUCCS {{259 0 0-418 {}}} CYCLES {}}
set a(0-418) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-366 XREFS 97933 LOC {1 0.25650857499999996 1 0.27360565 1 0.27360565 1 0.3673083120503581 1 0.9466528870503581} PREDS {{258 0 0-406 {}} {259 0 0-417 {}}} SUCCS {{259 0 0-419 {}}} CYCLES {}}
set a(0-419) {NAME MAC1:slc TYPE READSLICE PAR 0-366 XREFS 97934 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.946652925} PREDS {{259 0 0-418 {}}} SUCCS {{258 0 0-600 {}} {258 0 0-604 {}} {258 0 0-621 {}} {258 0 0-1002 {}}} CYCLES {}}
set a(0-420) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-366 XREFS 97935 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-421 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-421) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-366 XREFS 97936 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-420 {}}} SUCCS {{258 0 0-424 {}}} CYCLES {}}
set a(0-422) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-366 XREFS 97937 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-423 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-423) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-366 XREFS 97938 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-422 {}}} SUCCS {{259 0 0-424 {}}} CYCLES {}}
set a(0-424) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-366 XREFS 97939 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.8248306533364113} PREDS {{258 0 0-421 {}} {259 0 0-423 {}}} SUCCS {{258 0 0-430 {}}} CYCLES {}}
set a(0-425) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97940 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-426 {}}} CYCLES {}}
set a(0-426) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-366 XREFS 97941 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {{259 0 0-425 {}}} SUCCS {{258 0 0-429 {}}} CYCLES {}}
set a(0-427) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97942 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {} SUCCS {{259 0 0-428 {}}} CYCLES {}}
set a(0-428) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-366 XREFS 97943 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.743491425} PREDS {{259 0 0-427 {}}} SUCCS {{259 0 0-429 {}}} CYCLES {}}
set a(0-429) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-366 XREFS 97944 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.8248306533364113} PREDS {{258 0 0-426 {}} {259 0 0-428 {}}} SUCCS {{259 0 0-430 {}}} CYCLES {}}
set a(0-430) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97945 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-424 {}} {259 0 0-429 {}}} SUCCS {{258 0 0-438 {}}} CYCLES {}}
set a(0-431) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-366 XREFS 97946 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-432 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-432) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-366 XREFS 97947 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-431 {}}} SUCCS {{259 0 0-433 {}}} CYCLES {}}
set a(0-433) {NAME MAC1:conc TYPE CONCATENATE PAR 0-366 XREFS 97948 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-432 {}}} SUCCS {{258 0 0-437 {}}} CYCLES {}}
set a(0-434) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-366 XREFS 97949 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-435 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-435) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-366 XREFS 97950 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{259 0 0-434 {}}} SUCCS {{259 0 0-436 {}}} CYCLES {}}
set a(0-436) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-366 XREFS 97951 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-435 {}}} SUCCS {{259 0 0-437 {}}} CYCLES {}}
set a(0-437) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97952 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-433 {}} {259 0 0-436 {}}} SUCCS {{259 0 0-438 {}}} CYCLES {}}
set a(0-438) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 97953 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.9999999534997775} PREDS {{258 0 0-430 {}} {259 0 0-437 {}}} SUCCS {{258 0 0-450 {}}} CYCLES {}}
set a(0-439) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-366 XREFS 97954 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-440 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-440) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-366 XREFS 97955 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.8248306999999999} PREDS {{259 0 0-439 {}}} SUCCS {{259 0 0-441 {}}} CYCLES {}}
set a(0-441) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-366 XREFS 97956 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-440 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-442) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97957 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-443 {}}} CYCLES {}}
set a(0-443) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-366 XREFS 97958 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-442 {}}} SUCCS {{259 0 0-444 {}}} CYCLES {}}
set a(0-444) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-366 XREFS 97959 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.8248306999999999} PREDS {{259 0 0-443 {}}} SUCCS {{259 0 0-445 {}}} CYCLES {}}
set a(0-445) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97960 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9103565813734282} PREDS {{258 0 0-441 {}} {259 0 0-444 {}}} SUCCS {{258 0 0-449 {}}} CYCLES {}}
set a(0-446) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-366 XREFS 97961 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.9103566249999999} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-447 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-447) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-366 XREFS 97962 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 1 0.9103566249999999} PREDS {{259 0 0-446 {}}} SUCCS {{259 0 0-448 {}}} CYCLES {}}
set a(0-448) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-366 XREFS 97963 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 1 0.9103566249999999} PREDS {{259 0 0-447 {}}} SUCCS {{259 0 0-449 {}}} CYCLES {}}
set a(0-449) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 97964 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.9999999534997775} PREDS {{258 0 0-445 {}} {259 0 0-448 {}}} SUCCS {{259 0 0-450 {}}} CYCLES {}}
set a(0-450) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-366 XREFS 97965 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.10165338705035813} PREDS {{258 0 0-438 {}} {259 0 0-449 {}}} SUCCS {{259 0 0-451 {}}} CYCLES {}}
set a(0-451) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-366 XREFS 97966 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.10165342499999999} PREDS {{259 0 0-450 {}}} SUCCS {{258 0 0-612 {}} {258 0 0-626 {}} {258 0 0-1012 {}}} CYCLES {}}
set a(0-452) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-366 XREFS 97967 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-453 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-453) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-366 XREFS 97968 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-452 {}}} SUCCS {{258 0 0-456 {}}} CYCLES {}}
set a(0-454) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-366 XREFS 97969 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-455 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-455) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-366 XREFS 97970 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-454 {}}} SUCCS {{259 0 0-456 {}}} CYCLES {}}
set a(0-456) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-366 XREFS 97971 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-453 {}} {259 0 0-455 {}}} SUCCS {{258 0 0-462 {}}} CYCLES {}}
set a(0-457) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97972 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-458 {}}} CYCLES {}}
set a(0-458) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-366 XREFS 97973 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-457 {}}} SUCCS {{258 0 0-461 {}}} CYCLES {}}
set a(0-459) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97974 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-460 {}}} CYCLES {}}
set a(0-460) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-366 XREFS 97975 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-459 {}}} SUCCS {{259 0 0-461 {}}} CYCLES {}}
set a(0-461) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-366 XREFS 97976 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-458 {}} {259 0 0-460 {}}} SUCCS {{259 0 0-462 {}}} CYCLES {}}
set a(0-462) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97977 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-456 {}} {259 0 0-461 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-463) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-366 XREFS 97978 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-1024 {}}} SUCCS {{259 0 0-464 {}} {256 0 0-1024 {}}} CYCLES {}}
set a(0-464) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-366 XREFS 97979 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-463 {}}} SUCCS {{259 0 0-465 {}}} CYCLES {}}
set a(0-465) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-366 XREFS 97980 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-464 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-466) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-366 XREFS 97981 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-467 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-467) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-366 XREFS 97982 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{259 0 0-466 {}}} SUCCS {{259 0 0-468 {}}} CYCLES {}}
set a(0-468) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-366 XREFS 97983 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-467 {}}} SUCCS {{259 0 0-469 {}}} CYCLES {}}
set a(0-469) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97984 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-465 {}} {259 0 0-468 {}}} SUCCS {{259 0 0-470 {}}} CYCLES {}}
set a(0-470) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 97985 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-462 {}} {259 0 0-469 {}}} SUCCS {{258 0 0-482 {}}} CYCLES {}}
set a(0-471) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-366 XREFS 97986 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-472 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-472) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-366 XREFS 97987 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.0660486} PREDS {{259 0 0-471 {}}} SUCCS {{259 0 0-473 {}}} CYCLES {}}
set a(0-473) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-366 XREFS 97988 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-472 {}}} SUCCS {{258 0 0-477 {}}} CYCLES {}}
set a(0-474) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97989 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-475 {}}} CYCLES {}}
set a(0-475) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-366 XREFS 97990 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-474 {}}} SUCCS {{259 0 0-476 {}}} CYCLES {}}
set a(0-476) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-366 XREFS 97991 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-475 {}}} SUCCS {{259 0 0-477 {}}} CYCLES {}}
set a(0-477) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 97992 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-473 {}} {259 0 0-476 {}}} SUCCS {{258 0 0-481 {}}} CYCLES {}}
set a(0-478) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-366 XREFS 97993 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.151574525} PREDS {{262 0 0-1023 {}}} SUCCS {{259 0 0-479 {}} {256 0 0-1023 {}}} CYCLES {}}
set a(0-479) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-366 XREFS 97994 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.151574525} PREDS {{259 0 0-478 {}}} SUCCS {{259 0 0-480 {}}} CYCLES {}}
set a(0-480) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-366 XREFS 97995 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-479 {}}} SUCCS {{259 0 0-481 {}}} CYCLES {}}
set a(0-481) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 97996 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-477 {}} {259 0 0-480 {}}} SUCCS {{259 0 0-482 {}}} CYCLES {}}
set a(0-482) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-366 XREFS 97997 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-470 {}} {259 0 0-481 {}}} SUCCS {{259 0 0-483 {}}} CYCLES {}}
set a(0-483) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-366 XREFS 97998 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-482 {}}} SUCCS {{258 0 0-634 {}} {258 0 0-638 {}} {258 0 0-1015 {}}} CYCLES {}}
set a(0-484) {NAME asn#276 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 97999 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {} SUCCS {{259 0 0-485 {}}} CYCLES {}}
set a(0-485) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-366 XREFS 98000 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-484 {}}} SUCCS {{259 0 0-486 {}}} CYCLES {}}
set a(0-486) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-366 XREFS 98001 LOC {1 0.0 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-485 {}}} SUCCS {{258 0 0-497 {}}} CYCLES {}}
set a(0-487) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98002 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-488 {}}} CYCLES {}}
set a(0-488) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-366 XREFS 98003 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-487 {}}} SUCCS {{259 0 0-489 {}}} CYCLES {}}
set a(0-489) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-366 XREFS 98004 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-488 {}}} SUCCS {{258 0 0-495 {}}} CYCLES {}}
set a(0-490) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98005 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-491 {}}} CYCLES {}}
set a(0-491) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-366 XREFS 98006 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-490 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-492) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98007 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {} SUCCS {{259 0 0-493 {}}} CYCLES {}}
set a(0-493) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-366 XREFS 98008 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{259 0 0-492 {}}} SUCCS {{259 0 0-494 {}}} CYCLES {}}
set a(0-494) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-366 XREFS 98009 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.8497636749999999} PREDS {{258 0 0-491 {}} {259 0 0-493 {}}} SUCCS {{259 0 0-495 {}}} CYCLES {}}
set a(0-495) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-366 XREFS 98010 LOC {1 0.0 1 0.26200975 1 0.26200975 1 0.3153567701789505 1 0.9031106951789505} PREDS {{258 0 0-489 {}} {259 0 0-494 {}}} SUCCS {{259 0 0-496 {}}} CYCLES {}}
set a(0-496) {NAME if#3:slc TYPE READSLICE PAR 0-366 XREFS 98011 LOC {1 0.053347075 1 0.315356825 1 0.315356825 1 0.90311075} PREDS {{259 0 0-495 {}}} SUCCS {{259 0 0-497 {}}} CYCLES {}}
set a(0-497) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-366 XREFS 98012 LOC {1 0.053347075 1 0.315356825 1 0.315356825 1 0.36380140949693607 1 0.9515553344969361} PREDS {{258 0 0-486 {}} {259 0 0-496 {}}} SUCCS {{258 0 0-512 {}}} CYCLES {}}
set a(0-498) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98013 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-499 {}}} CYCLES {}}
set a(0-499) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-366 XREFS 98014 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-498 {}}} SUCCS {{259 0 0-500 {}}} CYCLES {}}
set a(0-500) {NAME if#3:not#1 TYPE NOT PAR 0-366 XREFS 98015 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-499 {}}} SUCCS {{259 0 0-501 {}}} CYCLES {}}
set a(0-501) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-366 XREFS 98016 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-500 {}}} SUCCS {{259 0 0-502 {}}} CYCLES {}}
set a(0-502) {NAME if#3:conc TYPE CONCATENATE PAR 0-366 XREFS 98017 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-501 {}}} SUCCS {{258 0 0-510 {}}} CYCLES {}}
set a(0-503) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98018 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-504 {}}} CYCLES {}}
set a(0-504) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-366 XREFS 98019 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-503 {}}} SUCCS {{259 0 0-505 {}}} CYCLES {}}
set a(0-505) {NAME if#3:not#2 TYPE NOT PAR 0-366 XREFS 98020 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-504 {}}} SUCCS {{259 0 0-506 {}}} CYCLES {}}
set a(0-506) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-366 XREFS 98021 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-505 {}}} SUCCS {{258 0 0-509 {}}} CYCLES {}}
set a(0-507) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98022 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {} SUCCS {{259 0 0-508 {}}} CYCLES {}}
set a(0-508) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-366 XREFS 98023 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{259 0 0-507 {}}} SUCCS {{259 0 0-509 {}}} CYCLES {}}
set a(0-509) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-366 XREFS 98024 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.8929556249999999} PREDS {{258 0 0-506 {}} {259 0 0-508 {}}} SUCCS {{259 0 0-510 {}}} CYCLES {}}
set a(0-510) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 2 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-366 XREFS 98025 LOC {1 0.0 1 0.30520169999999996 1 0.30520169999999996 1 0.363801409496936 1 0.951555334496936} PREDS {{258 0 0-502 {}} {259 0 0-509 {}}} SUCCS {{259 0 0-511 {}}} CYCLES {}}
set a(0-511) {NAME if#3:slc#1 TYPE READSLICE PAR 0-366 XREFS 98026 LOC {1 0.05859975 1 0.36380144999999997 1 0.36380144999999997 1 0.951555375} PREDS {{259 0 0-510 {}}} SUCCS {{259 0 0-512 {}}} CYCLES {}}
set a(0-512) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#13 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-366 XREFS 98027 LOC {1 0.1017917 1 0.36380144999999997 1 0.36380144999999997 1 0.41224603449693603 1 0.999999959496936} PREDS {{258 0 0-497 {}} {259 0 0-511 {}}} SUCCS {{259 0 0-513 {}} {258 0 0-517 {}} {258 0 0-518 {}} {258 0 0-522 {}}} CYCLES {}}
set a(0-513) {NAME if#3:slc(acc.imod)#3 TYPE READSLICE PAR 0-366 XREFS 98028 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-512 {}}} SUCCS {{259 0 0-514 {}}} CYCLES {}}
set a(0-514) {NAME if#3:not#3 TYPE NOT PAR 0-366 XREFS 98029 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-513 {}}} SUCCS {{259 0 0-515 {}}} CYCLES {}}
set a(0-515) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-366 XREFS 98030 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-514 {}}} SUCCS {{259 0 0-516 {}}} CYCLES {}}
set a(0-516) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-366 XREFS 98031 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{259 0 0-515 {}}} SUCCS {{258 0 0-520 {}}} CYCLES {}}
set a(0-517) {NAME if#3:slc(acc.imod)#1 TYPE READSLICE PAR 0-366 XREFS 98032 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-512 {}}} SUCCS {{258 0 0-519 {}}} CYCLES {}}
set a(0-518) {NAME if#3:slc(acc.imod) TYPE READSLICE PAR 0-366 XREFS 98033 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-512 {}}} SUCCS {{259 0 0-519 {}}} CYCLES {}}
set a(0-519) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-366 XREFS 98034 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.025499225} PREDS {{258 0 0-517 {}} {259 0 0-518 {}}} SUCCS {{259 0 0-520 {}}} CYCLES {}}
set a(0-520) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-366 XREFS 98035 LOC {1 0.150236325 1 0.412246075 1 0.412246075 1 0.46069065949693605 2 0.07394380949693606} PREDS {{258 0 0-516 {}} {259 0 0-519 {}}} SUCCS {{259 0 0-521 {}}} CYCLES {}}
set a(0-521) {NAME if#3:slc#2 TYPE READSLICE PAR 0-366 XREFS 98036 LOC {1 0.19868095 1 0.46069069999999995 1 0.46069069999999995 2 0.07394384999999999} PREDS {{259 0 0-520 {}}} SUCCS {{258 0 0-524 {}}} CYCLES {}}
set a(0-522) {NAME if#3:slc(acc.imod)#2 TYPE READSLICE PAR 0-366 XREFS 98037 LOC {1 0.150236325 1 0.412246075 1 0.412246075 2 0.07394384999999999} PREDS {{258 0 0-512 {}}} SUCCS {{259 0 0-523 {}}} CYCLES {}}
set a(0-523) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-366 XREFS 98038 LOC {1 0.150236325 1 0.46069069999999995 1 0.46069069999999995 2 0.07394384999999999} PREDS {{259 0 0-522 {}}} SUCCS {{259 0 0-524 {}}} CYCLES {}}
set a(0-524) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-366 XREFS 98039 LOC {1 0.19868095 1 0.46069069999999995 1 0.46069069999999995 1 0.5140377201789504 2 0.12729087017895047} PREDS {{258 0 0-521 {}} {259 0 0-523 {}}} SUCCS {{259 0 0-525 {}} {258 0 0-528 {}}} CYCLES {}}
set a(0-525) {NAME slc(exs.imod) TYPE READSLICE PAR 0-366 XREFS 98040 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-524 {}}} SUCCS {{259 0 0-526 {}}} CYCLES {}}
set a(0-526) {NAME if#3:not TYPE NOT PAR 0-366 XREFS 98041 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-525 {}}} SUCCS {{259 0 0-527 {}}} CYCLES {}}
set a(0-527) {NAME if#3:xor TYPE XOR PAR 0-366 XREFS 98042 LOC {1 0.252028025 1 0.514037775 1 0.514037775 2 0.127290925} PREDS {{259 0 0-526 {}}} SUCCS {{259 0 0-528 {}}} CYCLES {}}
set a(0-528) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-366 XREFS 98043 LOC {1 0.252028025 1 0.514037775 1 0.514037775 1 0.5576258898622739 2 0.17087903986227387} PREDS {{258 0 0-524 {}} {259 0 0-527 {}}} SUCCS {{259 0 0-529 {}} {258 0 0-530 {}} {258 0 0-531 {}} {258 0 0-532 {}}} CYCLES {}}
set a(0-529) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-366 XREFS 98044 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{259 0 0-528 {}}} SUCCS {{258 0 0-533 {}}} CYCLES {}}
set a(0-530) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-366 XREFS 98045 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-528 {}}} SUCCS {{258 0 0-533 {}}} CYCLES {}}
set a(0-531) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-366 XREFS 98046 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-528 {}}} SUCCS {{258 0 0-533 {}}} CYCLES {}}
set a(0-532) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-366 XREFS 98047 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-528 {}}} SUCCS {{259 0 0-533 {}}} CYCLES {}}
set a(0-533) {NAME or TYPE OR PAR 0-366 XREFS 98048 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-531 {}} {258 0 0-530 {}} {258 0 0-529 {}} {259 0 0-532 {}}} SUCCS {{258 0 0-535 {}} {258 0 0-538 {}}} CYCLES {}}
set a(0-534) {NAME asn#283 TYPE ASSIGN PAR 0-366 XREFS 98049 LOC {0 1.0 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{262 0 0-1025 {}}} SUCCS {{258 0 0-536 {}} {256 0 0-1025 {}}} CYCLES {}}
set a(0-535) {NAME exs TYPE SIGNEXTEND PAR 0-366 XREFS 98050 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 2 0.1708791} PREDS {{258 0 0-533 {}}} SUCCS {{259 0 0-536 {}}} CYCLES {}}
set a(0-536) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98051 LOC {1 0.2956162 1 0.5576259499999999 1 0.5576259499999999 1 0.5740326812638539 2 0.18728583126385392} PREDS {{258 0 0-534 {}} {259 0 0-535 {}}} SUCCS {{258 0 0-619 {}} {258 0 0-620 {}}} CYCLES {}}
set a(0-537) {NAME asn#284 TYPE ASSIGN PAR 0-366 XREFS 98052 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-1026 {}}} SUCCS {{258 0 0-539 {}} {256 0 0-1026 {}}} CYCLES {}}
set a(0-538) {NAME exs#3 TYPE SIGNEXTEND PAR 0-366 XREFS 98053 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-533 {}}} SUCCS {{259 0 0-539 {}}} CYCLES {}}
set a(0-539) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98054 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-537 {}} {259 0 0-538 {}}} SUCCS {{258 0 0-646 {}} {258 0 0-647 {}}} CYCLES {}}
set a(0-540) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98055 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-366 XREFS 98056 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-540 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-542) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98057 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-366 XREFS 98058 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-542 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-544) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98059 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-545 {}}} CYCLES {}}
set a(0-545) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-366 XREFS 98060 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-544 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-546) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98061 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-547 {}}} CYCLES {}}
set a(0-547) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-366 XREFS 98062 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-546 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-548) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98063 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-549 {}}} CYCLES {}}
set a(0-549) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-366 XREFS 98064 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-548 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-550) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98065 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-551 {}}} CYCLES {}}
set a(0-551) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-366 XREFS 98066 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-550 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-552) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98067 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-553 {}}} CYCLES {}}
set a(0-553) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-366 XREFS 98068 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-552 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-554) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98069 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-555 {}}} CYCLES {}}
set a(0-555) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-366 XREFS 98070 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-554 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-556) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98071 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-557 {}}} CYCLES {}}
set a(0-557) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-366 XREFS 98072 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-556 {}}} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-558) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98073 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {} SUCCS {{259 0 0-559 {}}} CYCLES {}}
set a(0-559) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-366 XREFS 98074 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-558 {}}} SUCCS {{259 0 0-560 {}}} CYCLES {}}
set a(0-560) {NAME if#4:nor TYPE NOR PAR 0-366 XREFS 98075 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-557 {}} {258 0 0-555 {}} {258 0 0-553 {}} {258 0 0-551 {}} {258 0 0-549 {}} {258 0 0-547 {}} {258 0 0-545 {}} {258 0 0-543 {}} {258 0 0-541 {}} {259 0 0-559 {}}} SUCCS {{259 0 0-561 {}} {258 0 0-583 {}} {258 0 0-905 {}} {258 0 0-928 {}}} CYCLES {}}
set a(0-561) {NAME asel TYPE SELECT PAR 0-366 XREFS 98076 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-560 {}}} SUCCS {{146 0 0-562 {}} {146 0 0-563 {}} {146 0 0-564 {}} {146 0 0-565 {}} {146 0 0-566 {}} {146 0 0-567 {}} {146 0 0-568 {}} {146 0 0-569 {}} {146 0 0-570 {}} {146 0 0-571 {}} {146 0 0-572 {}} {146 0 0-573 {}} {146 0 0-574 {}} {146 0 0-575 {}} {146 0 0-576 {}} {146 0 0-577 {}} {146 0 0-578 {}} {146 0 0-579 {}} {146 0 0-580 {}} {146 0 0-581 {}} {146 0 0-582 {}}} CYCLES {}}
set a(0-562) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98077 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-563 {}}} CYCLES {}}
set a(0-563) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-366 XREFS 98078 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-562 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-564) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98079 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-565 {}}} CYCLES {}}
set a(0-565) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-366 XREFS 98080 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-564 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-566) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98081 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-567 {}}} CYCLES {}}
set a(0-567) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-366 XREFS 98082 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-566 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-568) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98083 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-569 {}}} CYCLES {}}
set a(0-569) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-366 XREFS 98084 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-568 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-570) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98085 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-571 {}}} CYCLES {}}
set a(0-571) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-366 XREFS 98086 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-570 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-572) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98087 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-573 {}}} CYCLES {}}
set a(0-573) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-366 XREFS 98088 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-572 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-574) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98089 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-575 {}}} CYCLES {}}
set a(0-575) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-366 XREFS 98090 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-574 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-576) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98091 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-577 {}}} CYCLES {}}
set a(0-577) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-366 XREFS 98092 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-576 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-578) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98093 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-579 {}}} CYCLES {}}
set a(0-579) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-366 XREFS 98094 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-578 {}}} SUCCS {{258 0 0-582 {}}} CYCLES {}}
set a(0-580) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98095 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}}} SUCCS {{259 0 0-581 {}}} CYCLES {}}
set a(0-581) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-366 XREFS 98096 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {259 0 0-580 {}}} SUCCS {{259 0 0-582 {}}} CYCLES {}}
set a(0-582) {NAME aif:nor TYPE NOR PAR 0-366 XREFS 98097 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{146 0 0-561 {}} {258 0 0-579 {}} {258 0 0-577 {}} {258 0 0-575 {}} {258 0 0-573 {}} {258 0 0-571 {}} {258 0 0-569 {}} {258 0 0-567 {}} {258 0 0-565 {}} {258 0 0-563 {}} {259 0 0-581 {}}} SUCCS {{259 0 0-583 {}}} CYCLES {}}
set a(0-583) {NAME if#4:and TYPE AND PAR 0-366 XREFS 98098 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-560 {}} {258 0 0-386 {}} {259 0 0-582 {}}} SUCCS {{258 0 0-585 {}} {258 0 0-589 {}} {258 0 0-593 {}} {258 0 0-597 {}}} CYCLES {}}
set a(0-584) {NAME asn#285 TYPE ASSIGN PAR 0-366 XREFS 98099 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{262 0 0-1027 {}}} SUCCS {{258 0 0-587 {}} {256 0 0-1027 {}}} CYCLES {}}
set a(0-585) {NAME not#33 TYPE NOT PAR 0-366 XREFS 98100 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-583 {}}} SUCCS {{259 0 0-586 {}}} CYCLES {}}
set a(0-586) {NAME exs#4 TYPE SIGNEXTEND PAR 0-366 XREFS 98101 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-585 {}}} SUCCS {{259 0 0-587 {}}} CYCLES {}}
set a(0-587) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98102 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 1 0.6891260812638539 2 0.30237923126385385} PREDS {{258 0 0-584 {}} {259 0 0-586 {}}} SUCCS {{258 0 0-663 {}} {258 0 0-664 {}} {258 0 0-665 {}} {258 0 0-666 {}} {258 0 0-667 {}} {258 0 0-668 {}} {258 0 0-669 {}} {258 0 0-670 {}} {258 0 0-671 {}} {258 0 0-672 {}} {258 0 0-680 {}}} CYCLES {}}
set a(0-588) {NAME asn#286 TYPE ASSIGN PAR 0-366 XREFS 98103 LOC {0 1.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{262 0 0-1028 {}}} SUCCS {{258 0 0-591 {}} {256 0 0-1028 {}}} CYCLES {}}
set a(0-589) {NAME not#34 TYPE NOT PAR 0-366 XREFS 98104 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{258 0 0-583 {}}} SUCCS {{259 0 0-590 {}}} CYCLES {}}
set a(0-590) {NAME exs#5 TYPE SIGNEXTEND PAR 0-366 XREFS 98105 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 2 0.28597249999999996} PREDS {{259 0 0-589 {}}} SUCCS {{259 0 0-591 {}}} CYCLES {}}
set a(0-591) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98106 LOC {1 0.0 1 0.6727193499999999 1 0.6727193499999999 1 0.6891260812638539 2 0.30237923126385385} PREDS {{258 0 0-588 {}} {259 0 0-590 {}}} SUCCS {{258 0 0-653 {}} {258 0 0-654 {}} {258 0 0-655 {}} {258 0 0-656 {}} {258 0 0-657 {}} {258 0 0-658 {}} {258 0 0-659 {}} {258 0 0-660 {}} {258 0 0-661 {}} {258 0 0-662 {}} {258 0 0-682 {}}} CYCLES {}}
set a(0-592) {NAME asn#287 TYPE ASSIGN PAR 0-366 XREFS 98107 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-1029 {}}} SUCCS {{258 0 0-595 {}} {256 0 0-1029 {}}} CYCLES {}}
set a(0-593) {NAME not#35 TYPE NOT PAR 0-366 XREFS 98108 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-583 {}}} SUCCS {{259 0 0-594 {}}} CYCLES {}}
set a(0-594) {NAME exs#6 TYPE SIGNEXTEND PAR 0-366 XREFS 98109 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-593 {}}} SUCCS {{259 0 0-595 {}}} CYCLES {}}
set a(0-595) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98110 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-592 {}} {259 0 0-594 {}}} SUCCS {{258 0 0-698 {}} {258 0 0-699 {}} {258 0 0-700 {}} {258 0 0-701 {}} {258 0 0-702 {}} {258 0 0-703 {}} {258 0 0-704 {}} {258 0 0-705 {}} {258 0 0-706 {}} {258 0 0-707 {}} {258 0 0-715 {}}} CYCLES {}}
set a(0-596) {NAME asn#288 TYPE ASSIGN PAR 0-366 XREFS 98111 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-1030 {}}} SUCCS {{258 0 0-599 {}} {256 0 0-1030 {}}} CYCLES {}}
set a(0-597) {NAME not#10 TYPE NOT PAR 0-366 XREFS 98112 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-583 {}}} SUCCS {{259 0 0-598 {}}} CYCLES {}}
set a(0-598) {NAME exs#7 TYPE SIGNEXTEND PAR 0-366 XREFS 98113 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-597 {}}} SUCCS {{259 0 0-599 {}}} CYCLES {}}
set a(0-599) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98114 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-596 {}} {259 0 0-598 {}}} SUCCS {{258 0 0-688 {}} {258 0 0-689 {}} {258 0 0-690 {}} {258 0 0-691 {}} {258 0 0-692 {}} {258 0 0-693 {}} {258 0 0-694 {}} {258 0 0-695 {}} {258 0 0-696 {}} {258 0 0-697 {}} {258 0 0-717 {}}} CYCLES {}}
set a(0-600) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-366 XREFS 98115 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.946652925} PREDS {{258 0 0-419 {}}} SUCCS {{259 0 0-601 {}}} CYCLES {}}
set a(0-601) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-366 XREFS 98116 LOC {1 0.350211275 1 0.36730835 1 0.36730835 1 0.4206553701789505 1 0.9999999451789505} PREDS {{259 0 0-600 {}}} SUCCS {{259 0 0-602 {}}} CYCLES {}}
set a(0-602) {NAME slc TYPE READSLICE PAR 0-366 XREFS 98117 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{259 0 0-601 {}}} SUCCS {{259 0 0-603 {}} {258 0 0-609 {}}} CYCLES {}}
set a(0-603) {NAME asel#1 TYPE SELECT PAR 0-366 XREFS 98118 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{259 0 0-602 {}}} SUCCS {{146 0 0-604 {}} {146 0 0-605 {}} {146 0 0-606 {}} {146 0 0-607 {}} {146 0 0-608 {}}} CYCLES {}}
set a(0-604) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-366 XREFS 98119 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{146 0 0-603 {}} {258 0 0-419 {}}} SUCCS {{259 0 0-605 {}}} CYCLES {}}
set a(0-605) {NAME aif#1:not#1 TYPE NOT PAR 0-366 XREFS 98120 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 2 0.033908574999999996} PREDS {{146 0 0-603 {}} {259 0 0-604 {}}} SUCCS {{259 0 0-606 {}}} CYCLES {}}
set a(0-606) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-366 XREFS 98121 LOC {1 0.40355834999999995 1 0.42065542499999997 1 0.42065542499999997 1 0.4884002237783222 2 0.10165337377832225} PREDS {{146 0 0-603 {}} {259 0 0-605 {}}} SUCCS {{259 0 0-607 {}}} CYCLES {}}
set a(0-607) {NAME aif#1:slc TYPE READSLICE PAR 0-366 XREFS 98122 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-603 {}} {259 0 0-606 {}}} SUCCS {{259 0 0-608 {}}} CYCLES {}}
set a(0-608) {NAME if#5:not TYPE NOT PAR 0-366 XREFS 98123 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-603 {}} {259 0 0-607 {}}} SUCCS {{258 0 0-610 {}}} CYCLES {}}
set a(0-609) {NAME if#5:not#3 TYPE NOT PAR 0-366 XREFS 98124 LOC {1 0.40355834999999995 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{258 0 0-602 {}}} SUCCS {{259 0 0-610 {}}} CYCLES {}}
set a(0-610) {NAME if#5:and TYPE AND PAR 0-366 XREFS 98125 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{258 0 0-608 {}} {258 0 0-385 {}} {259 0 0-609 {}}} SUCCS {{259 0 0-611 {}} {258 0 0-617 {}}} CYCLES {}}
set a(0-611) {NAME asel#3 TYPE SELECT PAR 0-366 XREFS 98126 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{259 0 0-610 {}}} SUCCS {{146 0 0-612 {}} {146 0 0-613 {}} {146 0 0-614 {}} {146 0 0-615 {}} {146 0 0-616 {}}} CYCLES {}}
set a(0-612) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-366 XREFS 98127 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-611 {}} {258 0 0-451 {}}} SUCCS {{259 0 0-613 {}}} CYCLES {}}
set a(0-613) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-366 XREFS 98128 LOC {1 0.4713032 1 0.488400275 1 0.488400275 2 0.10165342499999999} PREDS {{146 0 0-611 {}} {259 0 0-612 {}}} SUCCS {{259 0 0-614 {}}} CYCLES {}}
set a(0-614) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98129 LOC {1 0.4713032 1 0.488400275 1 0.488400275 1 0.5740326843138832 2 0.18728583431388318} PREDS {{146 0 0-611 {}} {259 0 0-613 {}}} SUCCS {{259 0 0-615 {}}} CYCLES {}}
set a(0-615) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-366 XREFS 98130 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{146 0 0-611 {}} {259 0 0-614 {}}} SUCCS {{259 0 0-616 {}}} CYCLES {}}
set a(0-616) {NAME if#5:not#1 TYPE NOT PAR 0-366 XREFS 98131 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{146 0 0-611 {}} {259 0 0-615 {}}} SUCCS {{259 0 0-617 {}}} CYCLES {}}
set a(0-617) {NAME if#5:and#1 TYPE AND PAR 0-366 XREFS 98132 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{258 0 0-610 {}} {258 0 0-384 {}} {259 0 0-616 {}}} SUCCS {{259 0 0-618 {}} {258 0 0-620 {}}} CYCLES {}}
set a(0-618) {NAME asel#7 TYPE SELECT PAR 0-366 XREFS 98133 LOC {1 0.55693565 1 0.574032725 1 0.574032725 2 0.187285875} PREDS {{259 0 0-617 {}}} SUCCS {{146 0 0-619 {}}} CYCLES {}}
set a(0-619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-366 XREFS 98134 LOC {1 0.55693565 1 0.574032725 1 0.574032725 1 0.6176208398622739 2 0.23087398986227387} PREDS {{146 0 0-618 {}} {258 0 0-536 {}}} SUCCS {{259 0 0-620 {}}} CYCLES {}}
set a(0-620) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-366 XREFS 98135 LOC {1 0.600523825 1 0.6176208999999999 1 0.6176208999999999 1 0.6406814624999999 2 0.2539346125} PREDS {{258 0 0-617 {}} {258 0 0-536 {}} {258 0 0-383 {}} {259 0 0-619 {}}} SUCCS {{258 0 0-648 {}} {258 0 0-1025 {}}} CYCLES {}}
set a(0-621) {NAME aif#11:not#1 TYPE NOT PAR 0-366 XREFS 98136 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-419 {}}} SUCCS {{259 0 0-622 {}}} CYCLES {}}
set a(0-622) {NAME aif#11:conc TYPE CONCATENATE PAR 0-366 XREFS 98137 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-621 {}}} SUCCS {{259 0 0-623 {}}} CYCLES {}}
set a(0-623) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98138 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-622 {}}} SUCCS {{259 0 0-624 {}}} CYCLES {}}
set a(0-624) {NAME aif#11:slc TYPE READSLICE PAR 0-366 XREFS 98139 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-623 {}}} SUCCS {{259 0 0-625 {}} {258 0 0-631 {}}} CYCLES {}}
set a(0-625) {NAME asel#13 TYPE SELECT PAR 0-366 XREFS 98140 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-624 {}}} SUCCS {{146 0 0-626 {}} {146 0 0-627 {}} {146 0 0-628 {}} {146 0 0-629 {}} {146 0 0-630 {}}} CYCLES {}}
set a(0-626) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-366 XREFS 98141 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-625 {}} {258 0 0-451 {}}} SUCCS {{259 0 0-627 {}}} CYCLES {}}
set a(0-627) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-366 XREFS 98142 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-625 {}} {259 0 0-626 {}}} SUCCS {{259 0 0-628 {}}} CYCLES {}}
set a(0-628) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98143 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-625 {}} {259 0 0-627 {}}} SUCCS {{259 0 0-629 {}}} CYCLES {}}
set a(0-629) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-366 XREFS 98144 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-625 {}} {259 0 0-628 {}}} SUCCS {{259 0 0-630 {}}} CYCLES {}}
set a(0-630) {NAME if#6:not#1 TYPE NOT PAR 0-366 XREFS 98145 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-625 {}} {259 0 0-629 {}}} SUCCS {{258 0 0-632 {}}} CYCLES {}}
set a(0-631) {NAME if#6:not TYPE NOT PAR 0-366 XREFS 98146 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-624 {}}} SUCCS {{259 0 0-632 {}}} CYCLES {}}
set a(0-632) {NAME if#6:and TYPE AND PAR 0-366 XREFS 98147 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-630 {}} {258 0 0-382 {}} {259 0 0-631 {}}} SUCCS {{259 0 0-633 {}} {258 0 0-644 {}}} CYCLES {}}
set a(0-633) {NAME asel#17 TYPE SELECT PAR 0-366 XREFS 98148 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-632 {}}} SUCCS {{146 0 0-634 {}} {146 0 0-635 {}} {130 0 0-636 {}} {130 0 0-637 {}}} CYCLES {}}
set a(0-634) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-366 XREFS 98149 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-633 {}} {258 0 0-483 {}}} SUCCS {{259 0 0-635 {}}} CYCLES {}}
set a(0-635) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-366 XREFS 98150 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-633 {}} {259 0 0-634 {}}} SUCCS {{259 0 0-636 {}}} CYCLES {}}
set a(0-636) {NAME aif#17:slc TYPE READSLICE PAR 0-366 XREFS 98151 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-633 {}} {259 0 0-635 {}}} SUCCS {{259 0 0-637 {}} {258 0 0-643 {}}} CYCLES {}}
set a(0-637) {NAME aif#17:asel TYPE SELECT PAR 0-366 XREFS 98152 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-633 {}} {259 0 0-636 {}}} SUCCS {{146 0 0-638 {}} {146 0 0-639 {}} {146 0 0-640 {}} {146 0 0-641 {}} {146 0 0-642 {}}} CYCLES {}}
set a(0-638) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-366 XREFS 98153 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-637 {}} {258 0 0-483 {}}} SUCCS {{259 0 0-639 {}}} CYCLES {}}
set a(0-639) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-366 XREFS 98154 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-637 {}} {259 0 0-638 {}}} SUCCS {{259 0 0-640 {}}} CYCLES {}}
set a(0-640) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98155 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-637 {}} {259 0 0-639 {}}} SUCCS {{259 0 0-641 {}}} CYCLES {}}
set a(0-641) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-366 XREFS 98156 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-637 {}} {259 0 0-640 {}}} SUCCS {{259 0 0-642 {}}} CYCLES {}}
set a(0-642) {NAME if#6:not#2 TYPE NOT PAR 0-366 XREFS 98157 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-637 {}} {259 0 0-641 {}}} SUCCS {{258 0 0-644 {}}} CYCLES {}}
set a(0-643) {NAME if#6:not#4 TYPE NOT PAR 0-366 XREFS 98158 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-636 {}}} SUCCS {{259 0 0-644 {}}} CYCLES {}}
set a(0-644) {NAME if#6:and#2 TYPE AND PAR 0-366 XREFS 98159 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-632 {}} {258 0 0-642 {}} {258 0 0-381 {}} {259 0 0-643 {}}} SUCCS {{259 0 0-645 {}} {258 0 0-647 {}}} CYCLES {}}
set a(0-645) {NAME sel#6 TYPE SELECT PAR 0-366 XREFS 98160 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-644 {}}} SUCCS {{146 0 0-646 {}}} CYCLES {}}
set a(0-646) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-366 XREFS 98161 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-645 {}} {258 0 0-539 {}}} SUCCS {{259 0 0-647 {}}} CYCLES {}}
set a(0-647) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-366 XREFS 98162 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-644 {}} {258 0 0-539 {}} {258 0 0-380 {}} {259 0 0-646 {}}} SUCCS {{258 0 0-683 {}} {258 0 0-1026 {}}} CYCLES {}}
set a(0-648) {NAME not#2 TYPE NOT PAR 0-366 XREFS 98163 LOC {1 0.623584425 1 0.6406815 1 0.6406815 2 0.25393465} PREDS {{258 0 0-620 {}}} SUCCS {{259 0 0-649 {}}} CYCLES {}}
set a(0-649) {NAME conc TYPE CONCATENATE PAR 0-366 XREFS 98164 LOC {1 0.623584425 1 0.6406815 1 0.6406815 2 0.25393465} PREDS {{259 0 0-648 {}}} SUCCS {{259 0 0-650 {}}} CYCLES {}}
set a(0-650) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-366 XREFS 98165 LOC {1 0.623584425 1 0.6406815 1 0.6406815 1 0.689126084496936 2 0.30237923449693604} PREDS {{259 0 0-649 {}}} SUCCS {{259 0 0-651 {}}} CYCLES {}}
set a(0-651) {NAME slc#2 TYPE READSLICE PAR 0-366 XREFS 98166 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{259 0 0-650 {}}} SUCCS {{259 0 0-652 {}} {258 0 0-679 {}} {258 0 0-681 {}}} CYCLES {}}
set a(0-652) {NAME sel#7 TYPE SELECT PAR 0-366 XREFS 98167 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{259 0 0-651 {}}} SUCCS {{146 0 0-653 {}} {146 0 0-654 {}} {146 0 0-655 {}} {146 0 0-656 {}} {146 0 0-657 {}} {146 0 0-658 {}} {146 0 0-659 {}} {146 0 0-660 {}} {146 0 0-661 {}} {146 0 0-662 {}} {146 0 0-663 {}} {146 0 0-664 {}} {146 0 0-665 {}} {146 0 0-666 {}} {146 0 0-667 {}} {146 0 0-668 {}} {146 0 0-669 {}} {146 0 0-670 {}} {146 0 0-671 {}} {146 0 0-672 {}} {130 0 0-673 {}} {130 0 0-674 {}}} CYCLES {}}
set a(0-653) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-366 XREFS 98168 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-654) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-366 XREFS 98169 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-655) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-366 XREFS 98170 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-656) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-366 XREFS 98171 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-657) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-366 XREFS 98172 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-658) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-366 XREFS 98173 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-659) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-366 XREFS 98174 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-660) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-366 XREFS 98175 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-661) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-366 XREFS 98176 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-662) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-366 XREFS 98177 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-591 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-663) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-366 XREFS 98178 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-664) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-366 XREFS 98179 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-665) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-366 XREFS 98180 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-666) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-366 XREFS 98181 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-667) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-366 XREFS 98182 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-668) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-366 XREFS 98183 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-669) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-366 XREFS 98184 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-670) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-366 XREFS 98185 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-671) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-366 XREFS 98186 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{258 0 0-673 {}}} CYCLES {}}
set a(0-672) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-366 XREFS 98187 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-652 {}} {258 0 0-587 {}}} SUCCS {{259 0 0-673 {}}} CYCLES {}}
set a(0-673) {NAME if#7:if:nor TYPE NOR PAR 0-366 XREFS 98188 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{130 0 0-652 {}} {258 0 0-671 {}} {258 0 0-670 {}} {258 0 0-669 {}} {258 0 0-668 {}} {258 0 0-667 {}} {258 0 0-666 {}} {258 0 0-665 {}} {258 0 0-664 {}} {258 0 0-663 {}} {258 0 0-662 {}} {258 0 0-661 {}} {258 0 0-660 {}} {258 0 0-659 {}} {258 0 0-658 {}} {258 0 0-657 {}} {258 0 0-656 {}} {258 0 0-655 {}} {258 0 0-654 {}} {258 0 0-653 {}} {259 0 0-672 {}}} SUCCS {{259 0 0-674 {}} {258 0 0-679 {}} {258 0 0-681 {}}} CYCLES {}}
set a(0-674) {NAME if#7:sel TYPE SELECT PAR 0-366 XREFS 98189 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{130 0 0-652 {}} {259 0 0-673 {}}} SUCCS {{146 0 0-675 {}} {146 0 0-676 {}} {146 0 0-677 {}} {146 0 0-678 {}}} CYCLES {}}
set a(0-675) {NAME asn#289 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98190 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-674 {}}} SUCCS {{259 0 0-676 {}}} CYCLES {}}
set a(0-676) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-366 XREFS 98191 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-674 {}} {259 0 0-675 {}}} SUCCS {{258 0 0-680 {}}} CYCLES {}}
set a(0-677) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98192 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-674 {}}} SUCCS {{259 0 0-678 {}}} CYCLES {}}
set a(0-678) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-366 XREFS 98193 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{146 0 0-674 {}} {259 0 0-677 {}}} SUCCS {{258 0 0-682 {}}} CYCLES {}}
set a(0-679) {NAME and#7 TYPE AND PAR 0-366 XREFS 98194 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.577167425} PREDS {{258 0 0-651 {}} {258 0 0-673 {}}} SUCCS {{259 0 0-680 {}}} CYCLES {}}
set a(0-680) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-366 XREFS 98195 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-587 {}} {258 0 0-676 {}} {258 0 0-379 {}} {259 0 0-679 {}}} SUCCS {{258 0 0-721 {}} {258 0 0-1027 {}}} CYCLES {}}
set a(0-681) {NAME and#8 TYPE AND PAR 0-366 XREFS 98196 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 2 0.302379275} PREDS {{258 0 0-651 {}} {258 0 0-673 {}}} SUCCS {{259 0 0-682 {}}} CYCLES {}}
set a(0-682) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-366 XREFS 98197 LOC {1 0.67202905 1 0.6891261249999999 1 0.6891261249999999 1 0.7121866874999999 2 0.3254398375} PREDS {{258 0 0-591 {}} {258 0 0-678 {}} {258 0 0-378 {}} {259 0 0-681 {}}} SUCCS {{258 0 0-747 {}} {258 0 0-792 {}} {258 0 0-891 {}} {258 0 0-892 {}} {258 0 0-893 {}} {258 0 0-894 {}} {258 0 0-895 {}} {258 0 0-896 {}} {258 0 0-897 {}} {258 0 0-898 {}} {258 0 0-899 {}} {258 0 0-900 {}} {258 0 0-1028 {}}} CYCLES {}}
set a(0-683) {NAME not#3 TYPE NOT PAR 0-366 XREFS 98198 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-647 {}}} SUCCS {{259 0 0-684 {}}} CYCLES {}}
set a(0-684) {NAME conc#1 TYPE CONCATENATE PAR 0-366 XREFS 98199 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-683 {}}} SUCCS {{259 0 0-685 {}}} CYCLES {}}
set a(0-685) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-366 XREFS 98200 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-684 {}}} SUCCS {{259 0 0-686 {}}} CYCLES {}}
set a(0-686) {NAME slc#3 TYPE READSLICE PAR 0-366 XREFS 98201 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-685 {}}} SUCCS {{259 0 0-687 {}} {258 0 0-714 {}} {258 0 0-716 {}}} CYCLES {}}
set a(0-687) {NAME sel#9 TYPE SELECT PAR 0-366 XREFS 98202 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-686 {}}} SUCCS {{146 0 0-688 {}} {146 0 0-689 {}} {146 0 0-690 {}} {146 0 0-691 {}} {146 0 0-692 {}} {146 0 0-693 {}} {146 0 0-694 {}} {146 0 0-695 {}} {146 0 0-696 {}} {146 0 0-697 {}} {146 0 0-698 {}} {146 0 0-699 {}} {146 0 0-700 {}} {146 0 0-701 {}} {146 0 0-702 {}} {146 0 0-703 {}} {146 0 0-704 {}} {146 0 0-705 {}} {146 0 0-706 {}} {146 0 0-707 {}} {130 0 0-708 {}} {130 0 0-709 {}}} CYCLES {}}
set a(0-688) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-366 XREFS 98203 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-689) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-366 XREFS 98204 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-690) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-366 XREFS 98205 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-691) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-366 XREFS 98206 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-692) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-366 XREFS 98207 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-693) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-366 XREFS 98208 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-694) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-366 XREFS 98209 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-695) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-366 XREFS 98210 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-696) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-366 XREFS 98211 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-697) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-366 XREFS 98212 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-599 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-698) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-366 XREFS 98213 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-699) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-366 XREFS 98214 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-700) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-366 XREFS 98215 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-701) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-366 XREFS 98216 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-702) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-366 XREFS 98217 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-703) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-366 XREFS 98218 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-704) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-366 XREFS 98219 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-705) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-366 XREFS 98220 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-706) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-366 XREFS 98221 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{258 0 0-708 {}}} CYCLES {}}
set a(0-707) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-366 XREFS 98222 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-687 {}} {258 0 0-595 {}}} SUCCS {{259 0 0-708 {}}} CYCLES {}}
set a(0-708) {NAME if#9:if:nor TYPE NOR PAR 0-366 XREFS 98223 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-687 {}} {258 0 0-706 {}} {258 0 0-705 {}} {258 0 0-704 {}} {258 0 0-703 {}} {258 0 0-702 {}} {258 0 0-701 {}} {258 0 0-700 {}} {258 0 0-699 {}} {258 0 0-698 {}} {258 0 0-697 {}} {258 0 0-696 {}} {258 0 0-695 {}} {258 0 0-694 {}} {258 0 0-693 {}} {258 0 0-692 {}} {258 0 0-691 {}} {258 0 0-690 {}} {258 0 0-689 {}} {258 0 0-688 {}} {259 0 0-707 {}}} SUCCS {{259 0 0-709 {}} {258 0 0-714 {}} {258 0 0-716 {}}} CYCLES {}}
set a(0-709) {NAME if#9:sel TYPE SELECT PAR 0-366 XREFS 98224 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-687 {}} {259 0 0-708 {}}} SUCCS {{146 0 0-710 {}} {146 0 0-711 {}} {146 0 0-712 {}} {146 0 0-713 {}}} CYCLES {}}
set a(0-710) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98225 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-709 {}}} SUCCS {{259 0 0-711 {}}} CYCLES {}}
set a(0-711) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-366 XREFS 98226 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-709 {}} {259 0 0-710 {}}} SUCCS {{258 0 0-715 {}}} CYCLES {}}
set a(0-712) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98227 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-709 {}}} SUCCS {{259 0 0-713 {}}} CYCLES {}}
set a(0-713) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-366 XREFS 98228 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-709 {}} {259 0 0-712 {}}} SUCCS {{258 0 0-717 {}}} CYCLES {}}
set a(0-714) {NAME and#9 TYPE AND PAR 0-366 XREFS 98229 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-686 {}} {258 0 0-708 {}}} SUCCS {{259 0 0-715 {}}} CYCLES {}}
set a(0-715) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-366 XREFS 98230 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-595 {}} {258 0 0-711 {}} {258 0 0-377 {}} {259 0 0-714 {}}} SUCCS {{258 0 0-728 {}} {258 0 0-1029 {}}} CYCLES {}}
set a(0-716) {NAME and#10 TYPE AND PAR 0-366 XREFS 98231 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-686 {}} {258 0 0-708 {}}} SUCCS {{259 0 0-717 {}}} CYCLES {}}
set a(0-717) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-366 XREFS 98232 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-599 {}} {258 0 0-713 {}} {258 0 0-376 {}} {259 0 0-716 {}}} SUCCS {{258 0 0-777 {}} {258 0 0-1030 {}}} CYCLES {}}
set a(0-718) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98233 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-719 {}}} CYCLES {}}
set a(0-719) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-366 XREFS 98234 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-718 {}}} SUCCS {{259 0 0-720 {}}} CYCLES {}}
set a(0-720) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-366 XREFS 98235 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-719 {}}} SUCCS {{258 0 0-723 {}}} CYCLES {}}
set a(0-721) {NAME deltax_square_red:not TYPE NOT PAR 0-366 XREFS 98236 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-680 {}}} SUCCS {{259 0 0-722 {}}} CYCLES {}}
set a(0-722) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-366 XREFS 98237 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-721 {}}} SUCCS {{259 0 0-723 {}}} CYCLES {}}
set a(0-723) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 98238 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-720 {}} {259 0 0-722 {}}} SUCCS {{259 0 0-724 {}}} CYCLES {}}
set a(0-724) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-366 XREFS 98239 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-723 {}}} SUCCS {{258 0 0-732 {}} {258 0 0-734 {}} {258 0 0-740 {}}} CYCLES {}}
set a(0-725) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98240 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-726 {}}} CYCLES {}}
set a(0-726) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-366 XREFS 98241 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-725 {}}} SUCCS {{259 0 0-727 {}}} CYCLES {}}
set a(0-727) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-366 XREFS 98242 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-726 {}}} SUCCS {{258 0 0-730 {}}} CYCLES {}}
set a(0-728) {NAME deltax_square_blue:not TYPE NOT PAR 0-366 XREFS 98243 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-715 {}}} SUCCS {{259 0 0-729 {}}} CYCLES {}}
set a(0-729) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-366 XREFS 98244 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-728 {}}} SUCCS {{259 0 0-730 {}}} CYCLES {}}
set a(0-730) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 98245 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-727 {}} {259 0 0-729 {}}} SUCCS {{259 0 0-731 {}}} CYCLES {}}
set a(0-731) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-366 XREFS 98246 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-730 {}}} SUCCS {{258 0 0-762 {}} {258 0 0-764 {}} {258 0 0-770 {}}} CYCLES {}}
set a(0-732) {NAME slc#10 TYPE READSLICE PAR 0-366 XREFS 98247 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-724 {}}} SUCCS {{259 0 0-733 {}}} CYCLES {}}
set a(0-733) {NAME asel#39 TYPE SELECT PAR 0-366 XREFS 98248 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-732 {}}} SUCCS {{146 0 0-734 {}} {146 0 0-735 {}} {146 0 0-736 {}} {146 0 0-737 {}} {146 0 0-738 {}} {146 0 0-739 {}}} CYCLES {}}
set a(0-734) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-366 XREFS 98249 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-733 {}} {258 0 0-724 {}}} SUCCS {{259 0 0-735 {}}} CYCLES {}}
set a(0-735) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-366 XREFS 98250 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-733 {}} {259 0 0-734 {}}} SUCCS {{259 0 0-736 {}}} CYCLES {}}
set a(0-736) {NAME if#15:conc TYPE CONCATENATE PAR 0-366 XREFS 98251 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-733 {}} {259 0 0-735 {}}} SUCCS {{259 0 0-737 {}}} CYCLES {}}
set a(0-737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98252 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-733 {}} {259 0 0-736 {}}} SUCCS {{259 0 0-738 {}}} CYCLES {}}
set a(0-738) {NAME aif#39:slc TYPE READSLICE PAR 0-366 XREFS 98253 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-733 {}} {259 0 0-737 {}}} SUCCS {{259 0 0-739 {}}} CYCLES {}}
set a(0-739) {NAME if#15:not TYPE NOT PAR 0-366 XREFS 98254 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-733 {}} {259 0 0-738 {}}} SUCCS {{258 0 0-742 {}}} CYCLES {}}
set a(0-740) {NAME slc#6 TYPE READSLICE PAR 0-366 XREFS 98255 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-724 {}}} SUCCS {{259 0 0-741 {}}} CYCLES {}}
set a(0-741) {NAME if#15:not#2 TYPE NOT PAR 0-366 XREFS 98256 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-740 {}}} SUCCS {{259 0 0-742 {}}} CYCLES {}}
set a(0-742) {NAME if#15:and TYPE AND PAR 0-366 XREFS 98257 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-739 {}} {258 0 0-375 {}} {259 0 0-741 {}}} SUCCS {{259 0 0-743 {}} {258 0 0-761 {}}} CYCLES {}}
set a(0-743) {NAME asel#41 TYPE SELECT PAR 0-366 XREFS 98258 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-742 {}}} SUCCS {{146 0 0-744 {}} {146 0 0-745 {}} {146 0 0-746 {}} {146 0 0-747 {}} {146 0 0-748 {}} {146 0 0-749 {}} {130 0 0-750 {}} {146 0 0-751 {}} {130 0 0-752 {}}} CYCLES {}}
set a(0-744) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98259 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-743 {}}} SUCCS {{259 0 0-745 {}}} CYCLES {}}
set a(0-745) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-366 XREFS 98260 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-743 {}} {259 0 0-744 {}}} SUCCS {{259 0 0-746 {}}} CYCLES {}}
set a(0-746) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-366 XREFS 98261 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-743 {}} {259 0 0-745 {}}} SUCCS {{258 0 0-749 {}}} CYCLES {}}
set a(0-747) {NAME deltay_square_red:not TYPE NOT PAR 0-366 XREFS 98262 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-743 {}} {258 0 0-682 {}}} SUCCS {{259 0 0-748 {}}} CYCLES {}}
set a(0-748) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-366 XREFS 98263 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-743 {}} {259 0 0-747 {}}} SUCCS {{259 0 0-749 {}}} CYCLES {}}
set a(0-749) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 98264 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-743 {}} {258 0 0-746 {}} {259 0 0-748 {}}} SUCCS {{259 0 0-750 {}}} CYCLES {}}
set a(0-750) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-366 XREFS 98265 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-743 {}} {259 0 0-749 {}}} SUCCS {{259 0 0-751 {}} {258 0 0-753 {}} {258 0 0-759 {}}} CYCLES {}}
set a(0-751) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-366 XREFS 98266 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-743 {}} {259 0 0-750 {}}} SUCCS {{259 0 0-752 {}}} CYCLES {}}
set a(0-752) {NAME aif#41:asel TYPE SELECT PAR 0-366 XREFS 98267 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-743 {}} {259 0 0-751 {}}} SUCCS {{146 0 0-753 {}} {146 0 0-754 {}} {146 0 0-755 {}} {146 0 0-756 {}} {146 0 0-757 {}} {146 0 0-758 {}}} CYCLES {}}
set a(0-753) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-366 XREFS 98268 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-752 {}} {258 0 0-750 {}}} SUCCS {{259 0 0-754 {}}} CYCLES {}}
set a(0-754) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-366 XREFS 98269 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-752 {}} {259 0 0-753 {}}} SUCCS {{259 0 0-755 {}}} CYCLES {}}
set a(0-755) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-366 XREFS 98270 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-752 {}} {259 0 0-754 {}}} SUCCS {{259 0 0-756 {}}} CYCLES {}}
set a(0-756) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98271 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-752 {}} {259 0 0-755 {}}} SUCCS {{259 0 0-757 {}}} CYCLES {}}
set a(0-757) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-366 XREFS 98272 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-752 {}} {259 0 0-756 {}}} SUCCS {{259 0 0-758 {}}} CYCLES {}}
set a(0-758) {NAME if#15:not#1 TYPE NOT PAR 0-366 XREFS 98273 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-752 {}} {259 0 0-757 {}}} SUCCS {{258 0 0-761 {}}} CYCLES {}}
set a(0-759) {NAME aif#41:slc TYPE READSLICE PAR 0-366 XREFS 98274 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-750 {}}} SUCCS {{259 0 0-760 {}}} CYCLES {}}
set a(0-760) {NAME if#15:not#3 TYPE NOT PAR 0-366 XREFS 98275 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-759 {}}} SUCCS {{259 0 0-761 {}}} CYCLES {}}
set a(0-761) {NAME if#15:and#2 TYPE AND PAR 0-366 XREFS 98276 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-742 {}} {258 0 0-758 {}} {258 0 0-374 {}} {259 0 0-760 {}}} SUCCS {{258 0 0-1001 {}} {258 0 0-1006 {}} {258 0 0-1013 {}}} CYCLES {}}
set a(0-762) {NAME slc#11 TYPE READSLICE PAR 0-366 XREFS 98277 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-731 {}}} SUCCS {{259 0 0-763 {}}} CYCLES {}}
set a(0-763) {NAME asel#45 TYPE SELECT PAR 0-366 XREFS 98278 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-762 {}}} SUCCS {{146 0 0-764 {}} {146 0 0-765 {}} {146 0 0-766 {}} {146 0 0-767 {}} {146 0 0-768 {}} {146 0 0-769 {}}} CYCLES {}}
set a(0-764) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-366 XREFS 98279 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-763 {}} {258 0 0-731 {}}} SUCCS {{259 0 0-765 {}}} CYCLES {}}
set a(0-765) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-366 XREFS 98280 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-763 {}} {259 0 0-764 {}}} SUCCS {{259 0 0-766 {}}} CYCLES {}}
set a(0-766) {NAME if#16:conc TYPE CONCATENATE PAR 0-366 XREFS 98281 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-763 {}} {259 0 0-765 {}}} SUCCS {{259 0 0-767 {}}} CYCLES {}}
set a(0-767) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98282 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-763 {}} {259 0 0-766 {}}} SUCCS {{259 0 0-768 {}}} CYCLES {}}
set a(0-768) {NAME aif#45:slc TYPE READSLICE PAR 0-366 XREFS 98283 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-763 {}} {259 0 0-767 {}}} SUCCS {{259 0 0-769 {}}} CYCLES {}}
set a(0-769) {NAME if#16:not TYPE NOT PAR 0-366 XREFS 98284 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-763 {}} {259 0 0-768 {}}} SUCCS {{258 0 0-772 {}}} CYCLES {}}
set a(0-770) {NAME slc#7 TYPE READSLICE PAR 0-366 XREFS 98285 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-731 {}}} SUCCS {{259 0 0-771 {}}} CYCLES {}}
set a(0-771) {NAME if#16:not#2 TYPE NOT PAR 0-366 XREFS 98286 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-770 {}}} SUCCS {{259 0 0-772 {}}} CYCLES {}}
set a(0-772) {NAME if#16:and TYPE AND PAR 0-366 XREFS 98287 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-769 {}} {258 0 0-373 {}} {259 0 0-771 {}}} SUCCS {{259 0 0-773 {}} {258 0 0-791 {}}} CYCLES {}}
set a(0-773) {NAME asel#47 TYPE SELECT PAR 0-366 XREFS 98288 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-772 {}}} SUCCS {{146 0 0-774 {}} {146 0 0-775 {}} {146 0 0-776 {}} {146 0 0-777 {}} {146 0 0-778 {}} {146 0 0-779 {}} {130 0 0-780 {}} {146 0 0-781 {}} {130 0 0-782 {}}} CYCLES {}}
set a(0-774) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98289 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-773 {}}} SUCCS {{259 0 0-775 {}}} CYCLES {}}
set a(0-775) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-366 XREFS 98290 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-773 {}} {259 0 0-774 {}}} SUCCS {{259 0 0-776 {}}} CYCLES {}}
set a(0-776) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-366 XREFS 98291 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-773 {}} {259 0 0-775 {}}} SUCCS {{258 0 0-779 {}}} CYCLES {}}
set a(0-777) {NAME deltay_square_blue:not TYPE NOT PAR 0-366 XREFS 98292 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-773 {}} {258 0 0-717 {}}} SUCCS {{259 0 0-778 {}}} CYCLES {}}
set a(0-778) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-366 XREFS 98293 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-773 {}} {259 0 0-777 {}}} SUCCS {{259 0 0-779 {}}} CYCLES {}}
set a(0-779) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-366 XREFS 98294 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-773 {}} {258 0 0-776 {}} {259 0 0-778 {}}} SUCCS {{259 0 0-780 {}}} CYCLES {}}
set a(0-780) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-366 XREFS 98295 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-773 {}} {259 0 0-779 {}}} SUCCS {{259 0 0-781 {}} {258 0 0-783 {}} {258 0 0-789 {}}} CYCLES {}}
set a(0-781) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-366 XREFS 98296 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-773 {}} {259 0 0-780 {}}} SUCCS {{259 0 0-782 {}}} CYCLES {}}
set a(0-782) {NAME aif#47:asel TYPE SELECT PAR 0-366 XREFS 98297 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-773 {}} {259 0 0-781 {}}} SUCCS {{146 0 0-783 {}} {146 0 0-784 {}} {146 0 0-785 {}} {146 0 0-786 {}} {146 0 0-787 {}} {146 0 0-788 {}}} CYCLES {}}
set a(0-783) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-366 XREFS 98298 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-782 {}} {258 0 0-780 {}}} SUCCS {{259 0 0-784 {}}} CYCLES {}}
set a(0-784) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-366 XREFS 98299 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-782 {}} {259 0 0-783 {}}} SUCCS {{259 0 0-785 {}}} CYCLES {}}
set a(0-785) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-366 XREFS 98300 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-782 {}} {259 0 0-784 {}}} SUCCS {{259 0 0-786 {}}} CYCLES {}}
set a(0-786) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98301 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-782 {}} {259 0 0-785 {}}} SUCCS {{259 0 0-787 {}}} CYCLES {}}
set a(0-787) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-366 XREFS 98302 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-782 {}} {259 0 0-786 {}}} SUCCS {{259 0 0-788 {}}} CYCLES {}}
set a(0-788) {NAME if#16:not#1 TYPE NOT PAR 0-366 XREFS 98303 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-782 {}} {259 0 0-787 {}}} SUCCS {{258 0 0-791 {}}} CYCLES {}}
set a(0-789) {NAME aif#47:slc TYPE READSLICE PAR 0-366 XREFS 98304 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-780 {}}} SUCCS {{259 0 0-790 {}}} CYCLES {}}
set a(0-790) {NAME if#16:not#3 TYPE NOT PAR 0-366 XREFS 98305 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-789 {}}} SUCCS {{259 0 0-791 {}}} CYCLES {}}
set a(0-791) {NAME if#16:and#2 TYPE AND PAR 0-366 XREFS 98306 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-772 {}} {258 0 0-788 {}} {258 0 0-372 {}} {259 0 0-790 {}}} SUCCS {{258 0 0-1003 {}} {258 0 0-1008 {}} {258 0 0-1016 {}}} CYCLES {}}
set a(0-792) {NAME volume_current:not TYPE NOT PAR 0-366 XREFS 98307 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.325439875} PREDS {{258 0 0-682 {}}} SUCCS {{259 0 0-793 {}}} CYCLES {}}
set a(0-793) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-366 XREFS 98308 LOC {1 0.69508965 1 0.712186725 1 0.712186725 1 0.7977126063734283 2 0.41096575637342836} PREDS {{259 0 0-792 {}}} SUCCS {{259 0 0-794 {}} {258 0 0-796 {}} {258 0 0-797 {}} {258 0 0-800 {}} {258 0 0-803 {}} {258 0 0-807 {}} {258 0 0-809 {}} {258 0 0-815 {}} {258 0 0-816 {}} {258 0 0-833 {}} {258 0 0-834 {}} {258 0 0-837 {}} {258 0 0-838 {}} {258 0 0-840 {}} {258 0 0-848 {}} {258 0 0-854 {}} {258 0 0-864 {}} {258 0 0-866 {}}} CYCLES {}}
set a(0-794) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-366 XREFS 98309 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.469938725} PREDS {{259 0 0-793 {}}} SUCCS {{259 0 0-795 {}}} CYCLES {}}
set a(0-795) {NAME volume_current:conc TYPE CONCATENATE PAR 0-366 XREFS 98310 LOC {1 0.780615575 1 0.856685575 1 0.856685575 2 0.469938725} PREDS {{259 0 0-794 {}}} SUCCS {{258 0 0-802 {}}} CYCLES {}}
set a(0-796) {NAME slc(acc.idiv)#4 TYPE READSLICE PAR 0-366 XREFS 98311 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-793 {}}} SUCCS {{258 0 0-799 {}}} CYCLES {}}
set a(0-797) {NAME slc(acc.idiv)#1 TYPE READSLICE PAR 0-366 XREFS 98312 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-798 {}}} CYCLES {}}
set a(0-798) {NAME volume_current:exs#1 TYPE SIGNEXTEND PAR 0-366 XREFS 98313 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 2 0.411338975} PREDS {{259 0 0-797 {}}} SUCCS {{259 0 0-799 {}}} CYCLES {}}
set a(0-799) {NAME volume_current:conc#2 TYPE CONCATENATE PAR 0-366 XREFS 98314 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 2 0.411338975} PREDS {{258 0 0-796 {}} {259 0 0-798 {}}} SUCCS {{258 0 0-801 {}}} CYCLES {}}
set a(0-800) {NAME volume_current:slc(acc.idiv)#1 TYPE READSLICE PAR 0-366 XREFS 98315 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.411338975} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-801 {}}} CYCLES {}}
set a(0-801) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 2 NAME volume_current:acc#4 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-366 XREFS 98316 LOC {1 0.780615575 1 0.7980858249999999 1 0.7980858249999999 1 0.856685534496936 2 0.46993868449693604} PREDS {{258 0 0-799 {}} {259 0 0-800 {}}} SUCCS {{259 0 0-802 {}}} CYCLES {}}
set a(0-802) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME volume_current:acc#6 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-366 XREFS 98317 LOC {1 0.839215325 1 0.856685575 1 0.856685575 1 0.9147197629329679 2 0.5279729129329679} PREDS {{258 0 0-795 {}} {259 0 0-801 {}}} SUCCS {{258 0 0-820 {}}} CYCLES {}}
set a(0-803) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-366 XREFS 98318 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-804 {}}} CYCLES {}}
set a(0-804) {NAME volume_current:not#1 TYPE NOT PAR 0-366 XREFS 98319 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-803 {}}} SUCCS {{259 0 0-805 {}}} CYCLES {}}
set a(0-805) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-366 XREFS 98320 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-804 {}}} SUCCS {{259 0 0-806 {}}} CYCLES {}}
set a(0-806) {NAME volume_current:conc#9 TYPE CONCATENATE PAR 0-366 XREFS 98321 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-805 {}}} SUCCS {{258 0 0-813 {}}} CYCLES {}}
set a(0-807) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-366 XREFS 98322 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-808 {}}} CYCLES {}}
set a(0-808) {NAME volume_current:not#2 TYPE NOT PAR 0-366 XREFS 98323 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-807 {}}} SUCCS {{258 0 0-811 {}}} CYCLES {}}
set a(0-809) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-366 XREFS 98324 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-810 {}}} CYCLES {}}
set a(0-810) {NAME volume_current:not#3 TYPE NOT PAR 0-366 XREFS 98325 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-809 {}}} SUCCS {{259 0 0-811 {}}} CYCLES {}}
set a(0-811) {NAME volume_current:conc#4 TYPE CONCATENATE PAR 0-366 XREFS 98326 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{258 0 0-808 {}} {259 0 0-810 {}}} SUCCS {{259 0 0-812 {}}} CYCLES {}}
set a(0-812) {NAME volume_current:conc#10 TYPE CONCATENATE PAR 0-366 XREFS 98327 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.4109658} PREDS {{259 0 0-811 {}}} SUCCS {{259 0 0-813 {}}} CYCLES {}}
set a(0-813) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME volume_current:acc#5 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-366 XREFS 98328 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 1 0.8612246234103024 2 0.4744777734103024} PREDS {{258 0 0-806 {}} {259 0 0-812 {}}} SUCCS {{259 0 0-814 {}}} CYCLES {}}
set a(0-814) {NAME volume_current:slc TYPE READSLICE PAR 0-366 XREFS 98329 LOC {1 0.8441276 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{259 0 0-813 {}}} SUCCS {{258 0 0-819 {}}} CYCLES {}}
set a(0-815) {NAME slc(acc.idiv)#3 TYPE READSLICE PAR 0-366 XREFS 98330 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.47447782499999996} PREDS {{258 0 0-793 {}}} SUCCS {{258 0 0-818 {}}} CYCLES {}}
set a(0-816) {NAME slc(acc.idiv) TYPE READSLICE PAR 0-366 XREFS 98331 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.47447782499999996} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-817 {}}} CYCLES {}}
set a(0-817) {NAME volume_current:exs TYPE SIGNEXTEND PAR 0-366 XREFS 98332 LOC {1 0.780615575 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{259 0 0-816 {}}} SUCCS {{259 0 0-818 {}}} CYCLES {}}
set a(0-818) {NAME volume_current:conc#1 TYPE CONCATENATE PAR 0-366 XREFS 98333 LOC {1 0.780615575 1 0.861224675 1 0.861224675 2 0.47447782499999996} PREDS {{258 0 0-815 {}} {259 0 0-817 {}}} SUCCS {{259 0 0-819 {}}} CYCLES {}}
set a(0-819) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME volume_current:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-366 XREFS 98334 LOC {1 0.8441276 1 0.861224675 1 0.861224675 1 0.9147197657468814 2 0.5279729157468814} PREDS {{258 0 0-814 {}} {259 0 0-818 {}}} SUCCS {{259 0 0-820 {}}} CYCLES {}}
set a(0-820) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 3 NAME volume_current:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-366 XREFS 98335 LOC {1 0.8976227499999999 1 0.9147198249999999 1 0.9147198249999999 1 0.9727540129329678 2 0.5860071629329678} PREDS {{258 0 0-802 {}} {259 0 0-819 {}}} SUCCS {{259 0 0-821 {}} {258 0 0-822 {}} {258 0 0-825 {}} {258 0 0-827 {}} {258 0 0-828 {}} {258 0 0-830 {}} {258 0 0-857 {}} {258 0 0-858 {}}} CYCLES {}}
set a(0-821) {NAME volume_current:slc(conc.imod.sg1)#5 TYPE READSLICE PAR 0-366 XREFS 98336 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{259 0 0-820 {}}} SUCCS {{258 0 0-824 {}}} CYCLES {}}
set a(0-822) {NAME volume_current:slc(conc.imod.sg1) TYPE READSLICE PAR 0-366 XREFS 98337 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{258 0 0-820 {}}} SUCCS {{259 0 0-823 {}}} CYCLES {}}
set a(0-823) {NAME volume_current:exs#2 TYPE SIGNEXTEND PAR 0-366 XREFS 98338 LOC {1 0.955657 2 0.586007225 2 0.586007225 2 0.586007225} PREDS {{259 0 0-822 {}}} SUCCS {{259 0 0-824 {}}} CYCLES {}}
set a(0-824) {NAME volume_current:conc#5 TYPE CONCATENATE PAR 0-366 XREFS 98339 LOC {1 0.955657 2 0.586007225 2 0.586007225 2 0.586007225} PREDS {{258 0 0-821 {}} {259 0 0-823 {}}} SUCCS {{258 0 0-826 {}}} CYCLES {}}
set a(0-825) {NAME volume_current:slc(conc.imod.sg1)#2 TYPE READSLICE PAR 0-366 XREFS 98340 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.586007225} PREDS {{258 0 0-820 {}}} SUCCS {{259 0 0-826 {}}} CYCLES {}}
set a(0-826) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 6 NAME volume_current:acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-366 XREFS 98341 LOC {2 0.0 2 0.586007225 2 0.586007225 2 0.634451809496936 2 0.634451809496936} PREDS {{258 0 0-824 {}} {259 0 0-825 {}}} SUCCS {{258 0 0-832 {}}} CYCLES {}}
set a(0-827) {NAME volume_current:slc(conc.imod.sg1)#6 TYPE READSLICE PAR 0-366 XREFS 98342 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-820 {}}} SUCCS {{258 0 0-831 {}}} CYCLES {}}
set a(0-828) {NAME volume_current:slc(conc.imod.sg1)#7 TYPE READSLICE PAR 0-366 XREFS 98343 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-820 {}}} SUCCS {{259 0 0-829 {}}} CYCLES {}}
set a(0-829) {NAME volume_current:exs#3 TYPE SIGNEXTEND PAR 0-366 XREFS 98344 LOC {1 0.955657 2 0.6344518499999999 2 0.6344518499999999 2 0.6344518499999999} PREDS {{259 0 0-828 {}}} SUCCS {{258 0 0-831 {}}} CYCLES {}}
set a(0-830) {NAME volume_current:slc(conc.imod.sg1)#1 TYPE READSLICE PAR 0-366 XREFS 98345 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6344518499999999} PREDS {{258 0 0-820 {}}} SUCCS {{259 0 0-831 {}}} CYCLES {}}
set a(0-831) {NAME volume_current:conc#6 TYPE CONCATENATE PAR 0-366 XREFS 98346 LOC {1 0.955657 2 0.6344518499999999 2 0.6344518499999999 2 0.6344518499999999} PREDS {{258 0 0-829 {}} {258 0 0-827 {}} {259 0 0-830 {}}} SUCCS {{259 0 0-832 {}}} CYCLES {}}
set a(0-832) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME volume_current:acc#2 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-366 XREFS 98347 LOC {2 0.048444625 2 0.6344518499999999 2 0.6344518499999999 2 0.6979638234103024 2 0.6979638234103024} PREDS {{258 0 0-826 {}} {259 0 0-831 {}}} SUCCS {{258 0 0-841 {}} {258 0 0-843 {}} {258 0 0-844 {}} {258 0 0-845 {}} {258 0 0-846 {}} {258 0 0-847 {}} {258 0 0-865 {}}} CYCLES {}}
set a(0-833) {NAME slc(acc.idiv)#5 TYPE READSLICE PAR 0-366 XREFS 98348 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-793 {}}} SUCCS {{258 0 0-835 {}}} CYCLES {}}
set a(0-834) {NAME slc(acc.idiv)#2 TYPE READSLICE PAR 0-366 XREFS 98349 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-835 {}}} CYCLES {}}
set a(0-835) {NAME volume_current:conc#7 TYPE CONCATENATE PAR 0-366 XREFS 98350 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-833 {}} {259 0 0-834 {}}} SUCCS {{259 0 0-836 {}}} CYCLES {}}
set a(0-836) {NAME volume_current:conc#16 TYPE CONCATENATE PAR 0-366 XREFS 98351 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{259 0 0-835 {}}} SUCCS {{258 0 0-852 {}}} CYCLES {}}
set a(0-837) {NAME volume_current:slc(acc.idiv)#10 TYPE READSLICE PAR 0-366 XREFS 98352 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-793 {}}} SUCCS {{258 0 0-839 {}}} CYCLES {}}
set a(0-838) {NAME volume_current:slc(acc.idiv)#11 TYPE READSLICE PAR 0-366 XREFS 98353 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-839 {}}} CYCLES {}}
set a(0-839) {NAME volume_current:conc#8 TYPE CONCATENATE PAR 0-366 XREFS 98354 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-837 {}} {259 0 0-838 {}}} SUCCS {{258 0 0-851 {}}} CYCLES {}}
set a(0-840) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-366 XREFS 98355 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-793 {}}} SUCCS {{258 0 0-850 {}}} CYCLES {}}
set a(0-841) {NAME volume_current:slc(conc.imod#1.sg1)#1 TYPE READSLICE PAR 0-366 XREFS 98356 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-832 {}}} SUCCS {{259 0 0-842 {}}} CYCLES {}}
set a(0-842) {NAME volume_current:not#5 TYPE NOT PAR 0-366 XREFS 98357 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{259 0 0-841 {}}} SUCCS {{258 0 0-850 {}}} CYCLES {}}
set a(0-843) {NAME volume_current:slc(conc.imod#1.sg1)#2 TYPE READSLICE PAR 0-366 XREFS 98358 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-832 {}}} SUCCS {{258 0 0-849 {}}} CYCLES {}}
set a(0-844) {NAME volume_current:slc(conc.imod#1.sg1)#3 TYPE READSLICE PAR 0-366 XREFS 98359 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-832 {}}} SUCCS {{258 0 0-849 {}}} CYCLES {}}
set a(0-845) {NAME volume_current:slc(conc.imod#1.sg1)#4 TYPE READSLICE PAR 0-366 XREFS 98360 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-832 {}}} SUCCS {{258 0 0-849 {}}} CYCLES {}}
set a(0-846) {NAME volume_current:slc(conc.imod#1.sg1)#5 TYPE READSLICE PAR 0-366 XREFS 98361 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-832 {}}} SUCCS {{258 0 0-849 {}}} CYCLES {}}
set a(0-847) {NAME volume_current:slc(conc.imod#1.sg1)#6 TYPE READSLICE PAR 0-366 XREFS 98362 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-832 {}}} SUCCS {{258 0 0-849 {}}} CYCLES {}}
set a(0-848) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-366 XREFS 98363 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.697963875} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-849 {}}} CYCLES {}}
set a(0-849) {NAME volume_current:or TYPE OR PAR 0-366 XREFS 98364 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-847 {}} {258 0 0-846 {}} {258 0 0-845 {}} {258 0 0-844 {}} {258 0 0-843 {}} {259 0 0-848 {}}} SUCCS {{259 0 0-850 {}}} CYCLES {}}
set a(0-850) {NAME and#1 TYPE AND PAR 0-366 XREFS 98365 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-842 {}} {258 0 0-840 {}} {259 0 0-849 {}}} SUCCS {{259 0 0-851 {}}} CYCLES {}}
set a(0-851) {NAME volume_current:conc#17 TYPE CONCATENATE PAR 0-366 XREFS 98366 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.697963875} PREDS {{258 0 0-839 {}} {259 0 0-850 {}}} SUCCS {{259 0 0-852 {}}} CYCLES {}}
set a(0-852) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#10 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-366 XREFS 98367 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7513108951789504 2 0.7513108951789504} PREDS {{258 0 0-836 {}} {259 0 0-851 {}}} SUCCS {{259 0 0-853 {}}} CYCLES {}}
set a(0-853) {NAME volume_current:slc#3 TYPE READSLICE PAR 0-366 XREFS 98368 LOC {2 0.16530372499999998 2 0.7513109499999999 2 0.7513109499999999 2 0.7513109499999999} PREDS {{259 0 0-852 {}}} SUCCS {{258 0 0-872 {}}} CYCLES {}}
set a(0-854) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-366 XREFS 98369 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.6968190999999999} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-855 {}}} CYCLES {}}
set a(0-855) {NAME volume_current:conc#11 TYPE CONCATENATE PAR 0-366 XREFS 98370 LOC {1 0.780615575 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-854 {}}} SUCCS {{259 0 0-856 {}}} CYCLES {}}
set a(0-856) {NAME volume_current:conc#12 TYPE CONCATENATE PAR 0-366 XREFS 98371 LOC {1 0.780615575 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-855 {}}} SUCCS {{258 0 0-861 {}}} CYCLES {}}
set a(0-857) {NAME volume_current:slc(conc.imod.sg1)#3 TYPE READSLICE PAR 0-366 XREFS 98372 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-820 {}}} SUCCS {{258 0 0-860 {}}} CYCLES {}}
set a(0-858) {NAME volume_current:slc(conc.imod.sg1)#4 TYPE READSLICE PAR 0-366 XREFS 98373 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-820 {}}} SUCCS {{259 0 0-859 {}}} CYCLES {}}
set a(0-859) {NAME volume_current:not#6 TYPE NOT PAR 0-366 XREFS 98374 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{259 0 0-858 {}}} SUCCS {{259 0 0-860 {}}} CYCLES {}}
set a(0-860) {NAME volume_current:conc#13 TYPE CONCATENATE PAR 0-366 XREFS 98375 LOC {1 0.955657 1 0.972754075 1 0.972754075 2 0.6968190999999999} PREDS {{258 0 0-857 {}} {259 0 0-859 {}}} SUCCS {{259 0 0-861 {}}} CYCLES {}}
set a(0-861) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,5) AREA_SCORE 4.00 QUANTITY 2 NAME volume_current:acc#8 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-366 XREFS 98376 LOC {1 0.955657 1 0.972754075 1 0.972754075 1 0.9999999520708271 2 0.7240649770708271} PREDS {{258 0 0-856 {}} {259 0 0-860 {}}} SUCCS {{259 0 0-862 {}}} CYCLES {}}
set a(0-862) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-366 XREFS 98377 LOC {1 0.982902925 1 1.0 1 1.0 2 0.7240650249999999} PREDS {{259 0 0-861 {}}} SUCCS {{259 0 0-863 {}}} CYCLES {}}
set a(0-863) {NAME volume_current:conc#14 TYPE CONCATENATE PAR 0-366 XREFS 98378 LOC {1 0.982902925 2 0.7240650249999999 2 0.7240650249999999 2 0.7240650249999999} PREDS {{259 0 0-862 {}}} SUCCS {{258 0 0-870 {}}} CYCLES {}}
set a(0-864) {NAME volume_current:slc(acc.idiv)#9 TYPE READSLICE PAR 0-366 XREFS 98379 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.7240650249999999} PREDS {{258 0 0-793 {}}} SUCCS {{258 0 0-869 {}}} CYCLES {}}
set a(0-865) {NAME volume_current:slc(conc.imod#1.sg1) TYPE READSLICE PAR 0-366 XREFS 98380 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{258 0 0-832 {}}} SUCCS {{258 0 0-868 {}}} CYCLES {}}
set a(0-866) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-366 XREFS 98381 LOC {1 0.780615575 1 0.7977126499999999 1 0.7977126499999999 2 0.7240650249999999} PREDS {{258 0 0-793 {}}} SUCCS {{259 0 0-867 {}}} CYCLES {}}
set a(0-867) {NAME volume_current:not#4 TYPE NOT PAR 0-366 XREFS 98382 LOC {1 0.780615575 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{259 0 0-866 {}}} SUCCS {{259 0 0-868 {}}} CYCLES {}}
set a(0-868) {NAME volume_current:nand TYPE NAND PAR 0-366 XREFS 98383 LOC {2 0.11195664999999999 2 0.697963875 2 0.697963875 2 0.7240650249999999} PREDS {{258 0 0-865 {}} {259 0 0-867 {}}} SUCCS {{259 0 0-869 {}}} CYCLES {}}
set a(0-869) {NAME volume_current:conc#15 TYPE CONCATENATE PAR 0-366 XREFS 98384 LOC {2 0.11195664999999999 2 0.7240650249999999 2 0.7240650249999999 2 0.7240650249999999} PREDS {{258 0 0-864 {}} {259 0 0-868 {}}} SUCCS {{259 0 0-870 {}}} CYCLES {}}
set a(0-870) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,5) AREA_SCORE 4.00 QUANTITY 2 NAME volume_current:acc#9 TYPE ACCU DELAY {0.44 ns} LIBRARY_DELAY {0.44 ns} PAR 0-366 XREFS 98385 LOC {2 0.11195664999999999 2 0.7240650249999999 2 0.7240650249999999 2 0.7513109020708271 2 0.7513109020708271} PREDS {{258 0 0-863 {}} {259 0 0-869 {}}} SUCCS {{259 0 0-871 {}}} CYCLES {}}
set a(0-871) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-366 XREFS 98386 LOC {2 0.139202575 2 0.7513109499999999 2 0.7513109499999999 2 0.7513109499999999} PREDS {{259 0 0-870 {}}} SUCCS {{259 0 0-872 {}}} CYCLES {}}
set a(0-872) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-366 XREFS 98387 LOC {2 0.16530372499999998 2 0.7513109499999999 2 0.7513109499999999 2 0.8046579701789505 2 0.8046579701789505} PREDS {{258 0 0-853 {}} {259 0 0-871 {}}} SUCCS {{259 0 0-873 {}} {258 0 0-890 {}}} CYCLES {}}
set a(0-873) {NAME if#17:conc TYPE CONCATENATE PAR 0-366 XREFS 98388 LOC {2 0.21865079999999998 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-872 {}}} SUCCS {{258 0 0-877 {}}} CYCLES {}}
set a(0-874) {NAME if#17:asn TYPE ASSIGN PAR 0-366 XREFS 98389 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{262 0 0-1031 {}}} SUCCS {{259 0 0-875 {}} {256 0 0-1031 {}}} CYCLES {}}
set a(0-875) {NAME not#9 TYPE NOT PAR 0-366 XREFS 98390 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-874 {}}} SUCCS {{259 0 0-876 {}}} CYCLES {}}
set a(0-876) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-366 XREFS 98391 LOC {1 0.397586 2 0.8046580249999999 2 0.8046580249999999 2 0.8046580249999999} PREDS {{259 0 0-875 {}}} SUCCS {{259 0 0-877 {}}} CYCLES {}}
set a(0-877) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 3 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-366 XREFS 98392 LOC {2 0.21865079999999998 2 0.8046580249999999 2 0.8046580249999999 2 0.8681699984103024 2 0.8681699984103024} PREDS {{258 0 0-873 {}} {259 0 0-876 {}}} SUCCS {{259 0 0-878 {}}} CYCLES {}}
set a(0-878) {NAME if#17:slc TYPE READSLICE PAR 0-366 XREFS 98393 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-877 {}}} SUCCS {{259 0 0-879 {}} {258 0 0-883 {}}} CYCLES {}}
set a(0-879) {NAME if#17:slc(acc#10.cse) TYPE READSLICE PAR 0-366 XREFS 98394 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.8681700499999999} PREDS {{259 0 0-878 {}}} SUCCS {{259 0 0-880 {}}} CYCLES {}}
set a(0-880) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-366 XREFS 98395 LOC {2 0.282162825 2 0.8681700499999999 2 0.8681700499999999 2 0.9117581648622738 2 0.9117581648622738} PREDS {{259 0 0-879 {}}} SUCCS {{259 0 0-881 {}}} CYCLES {}}
set a(0-881) {NAME slc#8 TYPE READSLICE PAR 0-366 XREFS 98396 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-880 {}}} SUCCS {{259 0 0-882 {}} {258 0 0-888 {}}} CYCLES {}}
set a(0-882) {NAME asel#51 TYPE SELECT PAR 0-366 XREFS 98397 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{259 0 0-881 {}}} SUCCS {{146 0 0-883 {}} {146 0 0-884 {}} {146 0 0-885 {}} {146 0 0-886 {}}} CYCLES {}}
set a(0-883) {NAME aif#51:not#1 TYPE NOT PAR 0-366 XREFS 98398 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9117582249999999} PREDS {{146 0 0-882 {}} {258 0 0-878 {}}} SUCCS {{259 0 0-884 {}}} CYCLES {}}
set a(0-884) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-366 XREFS 98399 LOC {2 0.325751 2 0.9117582249999999 2 0.9117582249999999 2 0.9605325755936803 2 0.9605325755936803} PREDS {{146 0 0-882 {}} {259 0 0-883 {}}} SUCCS {{259 0 0-885 {}}} CYCLES {}}
set a(0-885) {NAME aif#51:slc TYPE READSLICE PAR 0-366 XREFS 98400 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-882 {}} {259 0 0-884 {}}} SUCCS {{259 0 0-886 {}}} CYCLES {}}
set a(0-886) {NAME if#17:not TYPE NOT PAR 0-366 XREFS 98401 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{146 0 0-882 {}} {259 0 0-885 {}}} SUCCS {{258 0 0-889 {}}} CYCLES {}}
set a(0-887) {NAME asn#297 TYPE ASSIGN PAR 0-366 XREFS 98402 LOC {1 0.397586 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{262 0 0-1031 {}}} SUCCS {{258 0 0-890 {}} {256 0 0-1031 {}}} CYCLES {}}
set a(0-888) {NAME if#17:not#1 TYPE NOT PAR 0-366 XREFS 98403 LOC {2 0.325751 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-881 {}}} SUCCS {{259 0 0-889 {}}} CYCLES {}}
set a(0-889) {NAME if#17:and TYPE AND PAR 0-366 XREFS 98404 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9605326249999999} PREDS {{258 0 0-886 {}} {258 0 0-371 {}} {259 0 0-888 {}}} SUCCS {{259 0 0-890 {}}} CYCLES {}}
set a(0-890) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-366 XREFS 98405 LOC {2 0.3745254 2 0.9605326249999999 2 0.9605326249999999 2 0.9835931874999999 2 0.9835931874999999} PREDS {{258 0 0-887 {}} {258 0 0-872 {}} {259 0 0-889 {}}} SUCCS {{258 0 0-903 {}} {258 0 0-1031 {}}} CYCLES {}}
set a(0-891) {NAME slc(red_xy(1).sva.dfm#2.svs) TYPE READSLICE PAR 0-366 XREFS 98406 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-892) {NAME slc(red_xy(1).sva.dfm#2.svs)#1 TYPE READSLICE PAR 0-366 XREFS 98407 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-893) {NAME slc(red_xy(1).sva.dfm#2.svs)#2 TYPE READSLICE PAR 0-366 XREFS 98408 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-894) {NAME slc(red_xy(1).sva.dfm#2.svs)#3 TYPE READSLICE PAR 0-366 XREFS 98409 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-895) {NAME slc(red_xy(1).sva.dfm#2.svs)#4 TYPE READSLICE PAR 0-366 XREFS 98410 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-896) {NAME slc(red_xy(1).sva.dfm#2.svs)#5 TYPE READSLICE PAR 0-366 XREFS 98411 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-897) {NAME slc(red_xy(1).sva.dfm#2.svs)#6 TYPE READSLICE PAR 0-366 XREFS 98412 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-898) {NAME slc(red_xy(1).sva.dfm#2.svs)#7 TYPE READSLICE PAR 0-366 XREFS 98413 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-899) {NAME slc(red_xy(1).sva.dfm#2.svs)#8 TYPE READSLICE PAR 0-366 XREFS 98414 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{258 0 0-901 {}}} CYCLES {}}
set a(0-900) {NAME slc(red_xy(1).sva.dfm#2.svs)#9 TYPE READSLICE PAR 0-366 XREFS 98415 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-682 {}}} SUCCS {{259 0 0-901 {}}} CYCLES {}}
set a(0-901) {NAME or#3 TYPE OR PAR 0-366 XREFS 98416 LOC {1 0.69508965 1 0.712186725 1 0.712186725 2 0.9835932249999999} PREDS {{258 0 0-899 {}} {258 0 0-898 {}} {258 0 0-897 {}} {258 0 0-896 {}} {258 0 0-895 {}} {258 0 0-894 {}} {258 0 0-893 {}} {258 0 0-892 {}} {258 0 0-891 {}} {259 0 0-900 {}}} SUCCS {{259 0 0-902 {}}} CYCLES {}}
set a(0-902) {NAME exs#14 TYPE SIGNEXTEND PAR 0-366 XREFS 98417 LOC {1 0.69508965 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{259 0 0-901 {}}} SUCCS {{259 0 0-903 {}}} CYCLES {}}
set a(0-903) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 3 NAME and#15 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98418 LOC {2 0.397586 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-890 {}} {259 0 0-902 {}}} SUCCS {{259 0 0-904 {}}} CYCLES {}}
set a(0-904) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME if#18:io_write(volume:rsc.d)#1 TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-366 XREFS 98419 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-904 {}} {80 0 0-1021 {}} {259 0 0-903 {}}} SUCCS {{260 0 0-904 {}} {80 0 0-1021 {}}} CYCLES {}}
set a(0-905) {NAME osel#2 TYPE SELECT PAR 0-366 XREFS 98420 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-560 {}}} SUCCS {{146 0 0-906 {}} {146 0 0-907 {}} {146 0 0-908 {}} {146 0 0-909 {}} {146 0 0-910 {}} {146 0 0-911 {}} {146 0 0-912 {}} {146 0 0-913 {}} {146 0 0-914 {}} {146 0 0-915 {}} {146 0 0-916 {}} {146 0 0-917 {}} {146 0 0-918 {}} {146 0 0-919 {}} {146 0 0-920 {}} {146 0 0-921 {}} {146 0 0-922 {}} {146 0 0-923 {}} {146 0 0-924 {}} {146 0 0-925 {}} {146 0 0-926 {}} {146 0 0-927 {}}} CYCLES {}}
set a(0-906) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98421 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-907 {}}} CYCLES {}}
set a(0-907) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-366 XREFS 98422 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-906 {}}} SUCCS {{258 0 0-927 {}}} CYCLES {}}
set a(0-908) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98423 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-909 {}}} CYCLES {}}
set a(0-909) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-366 XREFS 98424 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-908 {}}} SUCCS {{258 0 0-927 {}}} CYCLES {}}
set a(0-910) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98425 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-911 {}}} CYCLES {}}
set a(0-911) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-366 XREFS 98426 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-910 {}}} SUCCS {{258 0 0-927 {}}} CYCLES {}}
set a(0-912) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98427 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-913 {}}} CYCLES {}}
set a(0-913) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-366 XREFS 98428 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-912 {}}} SUCCS {{258 0 0-926 {}}} CYCLES {}}
set a(0-914) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98429 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-915 {}}} CYCLES {}}
set a(0-915) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-366 XREFS 98430 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-914 {}}} SUCCS {{258 0 0-926 {}}} CYCLES {}}
set a(0-916) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98431 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-917 {}}} CYCLES {}}
set a(0-917) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-366 XREFS 98432 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-916 {}}} SUCCS {{258 0 0-926 {}}} CYCLES {}}
set a(0-918) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98433 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-919 {}}} CYCLES {}}
set a(0-919) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-366 XREFS 98434 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-918 {}}} SUCCS {{258 0 0-926 {}}} CYCLES {}}
set a(0-920) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98435 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-921 {}}} CYCLES {}}
set a(0-921) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-366 XREFS 98436 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-920 {}}} SUCCS {{258 0 0-926 {}}} CYCLES {}}
set a(0-922) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98437 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-923 {}}} CYCLES {}}
set a(0-923) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-366 XREFS 98438 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-922 {}}} SUCCS {{258 0 0-926 {}}} CYCLES {}}
set a(0-924) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98439 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}}} SUCCS {{259 0 0-925 {}}} CYCLES {}}
set a(0-925) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-366 XREFS 98440 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {259 0 0-924 {}}} SUCCS {{259 0 0-926 {}}} CYCLES {}}
set a(0-926) {NAME oelse#2:nor TYPE NOR PAR 0-366 XREFS 98441 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {258 0 0-923 {}} {258 0 0-921 {}} {258 0 0-919 {}} {258 0 0-917 {}} {258 0 0-915 {}} {258 0 0-913 {}} {259 0 0-925 {}}} SUCCS {{259 0 0-927 {}}} CYCLES {}}
set a(0-927) {NAME oelse#2:and TYPE AND PAR 0-366 XREFS 98442 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-905 {}} {258 0 0-911 {}} {258 0 0-909 {}} {258 0 0-907 {}} {259 0 0-926 {}}} SUCCS {{259 0 0-928 {}}} CYCLES {}}
set a(0-928) {NAME if#19:or TYPE OR PAR 0-366 XREFS 98443 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-560 {}} {258 0 0-370 {}} {259 0 0-927 {}}} SUCCS {{259 0 0-929 {}} {258 0 0-952 {}}} CYCLES {}}
set a(0-929) {NAME osel#3 TYPE SELECT PAR 0-366 XREFS 98444 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-928 {}}} SUCCS {{146 0 0-930 {}} {146 0 0-931 {}} {146 0 0-932 {}} {146 0 0-933 {}} {146 0 0-934 {}} {146 0 0-935 {}} {146 0 0-936 {}} {146 0 0-937 {}} {146 0 0-938 {}} {146 0 0-939 {}} {146 0 0-940 {}} {146 0 0-941 {}} {146 0 0-942 {}} {146 0 0-943 {}} {146 0 0-944 {}} {146 0 0-945 {}} {146 0 0-946 {}} {146 0 0-947 {}} {146 0 0-948 {}} {146 0 0-949 {}} {146 0 0-950 {}} {146 0 0-951 {}}} CYCLES {}}
set a(0-930) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98445 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-931 {}}} CYCLES {}}
set a(0-931) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-366 XREFS 98446 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-930 {}}} SUCCS {{258 0 0-951 {}}} CYCLES {}}
set a(0-932) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98447 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-933 {}}} CYCLES {}}
set a(0-933) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-366 XREFS 98448 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-932 {}}} SUCCS {{258 0 0-951 {}}} CYCLES {}}
set a(0-934) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98449 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-935 {}}} CYCLES {}}
set a(0-935) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-366 XREFS 98450 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-934 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-936) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98451 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-937 {}}} CYCLES {}}
set a(0-937) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-366 XREFS 98452 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-936 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-938) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98453 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-939 {}}} CYCLES {}}
set a(0-939) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-366 XREFS 98454 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-938 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-940) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98455 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-941 {}}} CYCLES {}}
set a(0-941) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-366 XREFS 98456 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-940 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-942) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98457 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-943 {}}} CYCLES {}}
set a(0-943) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-366 XREFS 98458 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-942 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-944) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98459 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-945 {}}} CYCLES {}}
set a(0-945) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-366 XREFS 98460 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-944 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-946) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98461 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-947 {}}} CYCLES {}}
set a(0-947) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-366 XREFS 98462 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-946 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-948) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98463 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}}} SUCCS {{259 0 0-949 {}}} CYCLES {}}
set a(0-949) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-366 XREFS 98464 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {259 0 0-948 {}}} SUCCS {{259 0 0-950 {}}} CYCLES {}}
set a(0-950) {NAME oelse#3:nor TYPE NOR PAR 0-366 XREFS 98465 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {258 0 0-947 {}} {258 0 0-945 {}} {258 0 0-943 {}} {258 0 0-941 {}} {258 0 0-939 {}} {258 0 0-937 {}} {258 0 0-935 {}} {259 0 0-949 {}}} SUCCS {{259 0 0-951 {}}} CYCLES {}}
set a(0-951) {NAME oelse#3:and TYPE AND PAR 0-366 XREFS 98466 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-929 {}} {258 0 0-933 {}} {258 0 0-931 {}} {259 0 0-950 {}}} SUCCS {{259 0 0-952 {}}} CYCLES {}}
set a(0-952) {NAME if#19:or#1 TYPE OR PAR 0-366 XREFS 98467 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-928 {}} {258 0 0-369 {}} {259 0 0-951 {}}} SUCCS {{259 0 0-953 {}} {258 0 0-976 {}}} CYCLES {}}
set a(0-953) {NAME osel#4 TYPE SELECT PAR 0-366 XREFS 98468 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-952 {}}} SUCCS {{146 0 0-954 {}} {146 0 0-955 {}} {146 0 0-956 {}} {146 0 0-957 {}} {146 0 0-958 {}} {146 0 0-959 {}} {146 0 0-960 {}} {146 0 0-961 {}} {146 0 0-962 {}} {146 0 0-963 {}} {146 0 0-964 {}} {146 0 0-965 {}} {146 0 0-966 {}} {146 0 0-967 {}} {146 0 0-968 {}} {146 0 0-969 {}} {146 0 0-970 {}} {146 0 0-971 {}} {146 0 0-972 {}} {146 0 0-973 {}} {146 0 0-974 {}} {146 0 0-975 {}}} CYCLES {}}
set a(0-954) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98469 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-955 {}}} CYCLES {}}
set a(0-955) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-366 XREFS 98470 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-954 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-956) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98471 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-957 {}}} CYCLES {}}
set a(0-957) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-366 XREFS 98472 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-956 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-958) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98473 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-959 {}}} CYCLES {}}
set a(0-959) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-366 XREFS 98474 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-958 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-960) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98475 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-961 {}}} CYCLES {}}
set a(0-961) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-366 XREFS 98476 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-960 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-962) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98477 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-963 {}}} CYCLES {}}
set a(0-963) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-366 XREFS 98478 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-962 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-964) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98479 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-965 {}}} CYCLES {}}
set a(0-965) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-366 XREFS 98480 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-964 {}}} SUCCS {{258 0 0-975 {}}} CYCLES {}}
set a(0-966) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98481 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-967 {}}} CYCLES {}}
set a(0-967) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-366 XREFS 98482 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-966 {}}} SUCCS {{258 0 0-974 {}}} CYCLES {}}
set a(0-968) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98483 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-969 {}}} CYCLES {}}
set a(0-969) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-366 XREFS 98484 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-968 {}}} SUCCS {{258 0 0-974 {}}} CYCLES {}}
set a(0-970) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98485 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-971 {}}} CYCLES {}}
set a(0-971) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-366 XREFS 98486 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-970 {}}} SUCCS {{258 0 0-974 {}}} CYCLES {}}
set a(0-972) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98487 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}}} SUCCS {{259 0 0-973 {}}} CYCLES {}}
set a(0-973) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-366 XREFS 98488 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {259 0 0-972 {}}} SUCCS {{259 0 0-974 {}}} CYCLES {}}
set a(0-974) {NAME oelse#4:nor TYPE NOR PAR 0-366 XREFS 98489 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {258 0 0-971 {}} {258 0 0-969 {}} {258 0 0-967 {}} {259 0 0-973 {}}} SUCCS {{259 0 0-975 {}}} CYCLES {}}
set a(0-975) {NAME oelse#4:and TYPE AND PAR 0-366 XREFS 98490 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-953 {}} {258 0 0-965 {}} {258 0 0-963 {}} {258 0 0-961 {}} {258 0 0-959 {}} {258 0 0-957 {}} {258 0 0-955 {}} {259 0 0-974 {}}} SUCCS {{259 0 0-976 {}}} CYCLES {}}
set a(0-976) {NAME if#19:or#2 TYPE OR PAR 0-366 XREFS 98491 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-952 {}} {258 0 0-368 {}} {259 0 0-975 {}}} SUCCS {{259 0 0-977 {}} {258 0 0-1000 {}}} CYCLES {}}
set a(0-977) {NAME osel#5 TYPE SELECT PAR 0-366 XREFS 98492 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-976 {}}} SUCCS {{146 0 0-978 {}} {146 0 0-979 {}} {146 0 0-980 {}} {146 0 0-981 {}} {146 0 0-982 {}} {146 0 0-983 {}} {146 0 0-984 {}} {146 0 0-985 {}} {146 0 0-986 {}} {146 0 0-987 {}} {146 0 0-988 {}} {146 0 0-989 {}} {146 0 0-990 {}} {146 0 0-991 {}} {146 0 0-992 {}} {146 0 0-993 {}} {146 0 0-994 {}} {146 0 0-995 {}} {146 0 0-996 {}} {146 0 0-997 {}} {146 0 0-998 {}} {146 0 0-999 {}}} CYCLES {}}
set a(0-978) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98493 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-979 {}}} CYCLES {}}
set a(0-979) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-366 XREFS 98494 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-978 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-980) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98495 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-981 {}}} CYCLES {}}
set a(0-981) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-366 XREFS 98496 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-980 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-982) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98497 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-983 {}}} CYCLES {}}
set a(0-983) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-366 XREFS 98498 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-982 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-984) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98499 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-985 {}}} CYCLES {}}
set a(0-985) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-366 XREFS 98500 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-984 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-986) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98501 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-987 {}}} CYCLES {}}
set a(0-987) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-366 XREFS 98502 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-986 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-988) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98503 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-989 {}}} CYCLES {}}
set a(0-989) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-366 XREFS 98504 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-988 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-990) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98505 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-991 {}}} CYCLES {}}
set a(0-991) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-366 XREFS 98506 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-990 {}}} SUCCS {{258 0 0-998 {}}} CYCLES {}}
set a(0-992) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98507 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-993 {}}} CYCLES {}}
set a(0-993) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-366 XREFS 98508 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-992 {}}} SUCCS {{258 0 0-998 {}}} CYCLES {}}
set a(0-994) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98509 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-995 {}}} CYCLES {}}
set a(0-995) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-366 XREFS 98510 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-994 {}}} SUCCS {{258 0 0-998 {}}} CYCLES {}}
set a(0-996) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98511 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}}} SUCCS {{259 0 0-997 {}}} CYCLES {}}
set a(0-997) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-366 XREFS 98512 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {259 0 0-996 {}}} SUCCS {{259 0 0-998 {}}} CYCLES {}}
set a(0-998) {NAME oelse#5:nor TYPE NOR PAR 0-366 XREFS 98513 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {258 0 0-995 {}} {258 0 0-993 {}} {258 0 0-991 {}} {259 0 0-997 {}}} SUCCS {{259 0 0-999 {}}} CYCLES {}}
set a(0-999) {NAME oelse#5:and TYPE AND PAR 0-366 XREFS 98514 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-977 {}} {258 0 0-989 {}} {258 0 0-987 {}} {258 0 0-985 {}} {258 0 0-983 {}} {258 0 0-981 {}} {258 0 0-979 {}} {259 0 0-998 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {NAME if#19:or#3 TYPE OR PAR 0-366 XREFS 98515 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-976 {}} {258 0 0-367 {}} {259 0 0-999 {}}} SUCCS {{258 0 0-1004 {}} {258 0 0-1010 {}} {258 0 0-1018 {}}} CYCLES {}}
set a(0-1001) {NAME exs#8 TYPE SIGNEXTEND PAR 0-366 XREFS 98516 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-761 {}}} SUCCS {{259 0 0-1002 {}}} CYCLES {}}
set a(0-1002) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98517 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-419 {}} {259 0 0-1001 {}}} SUCCS {{258 0 0-1005 {}}} CYCLES {}}
set a(0-1003) {NAME exs#11 TYPE SIGNEXTEND PAR 0-366 XREFS 98518 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-791 {}}} SUCCS {{258 0 0-1005 {}}} CYCLES {}}
set a(0-1004) {NAME exs#15 TYPE SIGNEXTEND PAR 0-366 XREFS 98519 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-1000 {}}} SUCCS {{259 0 0-1005 {}}} CYCLES {}}
set a(0-1005) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-366 XREFS 98520 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-1003 {}} {258 0 0-1002 {}} {259 0 0-1004 {}}} SUCCS {{258 0 0-1020 {}}} CYCLES {}}
set a(0-1006) {NAME not#39 TYPE NOT PAR 0-366 XREFS 98521 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-761 {}}} SUCCS {{259 0 0-1007 {}}} CYCLES {}}
set a(0-1007) {NAME exs#9 TYPE SIGNEXTEND PAR 0-366 XREFS 98522 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1006 {}}} SUCCS {{258 0 0-1012 {}}} CYCLES {}}
set a(0-1008) {NAME not#41 TYPE NOT PAR 0-366 XREFS 98523 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-791 {}}} SUCCS {{259 0 0-1009 {}}} CYCLES {}}
set a(0-1009) {NAME exs#12 TYPE SIGNEXTEND PAR 0-366 XREFS 98524 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1008 {}}} SUCCS {{258 0 0-1012 {}}} CYCLES {}}
set a(0-1010) {NAME not#43 TYPE NOT PAR 0-366 XREFS 98525 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-1000 {}}} SUCCS {{259 0 0-1011 {}}} CYCLES {}}
set a(0-1011) {NAME exs#16 TYPE SIGNEXTEND PAR 0-366 XREFS 98526 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-1010 {}}} SUCCS {{259 0 0-1012 {}}} CYCLES {}}
set a(0-1012) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#17 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-366 XREFS 98527 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-1009 {}} {258 0 0-1007 {}} {258 0 0-451 {}} {259 0 0-1011 {}}} SUCCS {{258 0 0-1020 {}}} CYCLES {}}
set a(0-1013) {NAME not#20 TYPE NOT PAR 0-366 XREFS 98528 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-761 {}}} SUCCS {{259 0 0-1014 {}}} CYCLES {}}
set a(0-1014) {NAME exs#10 TYPE SIGNEXTEND PAR 0-366 XREFS 98529 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-1013 {}}} SUCCS {{259 0 0-1015 {}}} CYCLES {}}
set a(0-1015) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98530 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-483 {}} {259 0 0-1014 {}}} SUCCS {{258 0 0-1017 {}}} CYCLES {}}
set a(0-1016) {NAME exs#13 TYPE SIGNEXTEND PAR 0-366 XREFS 98531 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-791 {}}} SUCCS {{259 0 0-1017 {}}} CYCLES {}}
set a(0-1017) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98532 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-1015 {}} {259 0 0-1016 {}}} SUCCS {{258 0 0-1019 {}}} CYCLES {}}
set a(0-1018) {NAME exs#17 TYPE SIGNEXTEND PAR 0-366 XREFS 98533 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-1000 {}}} SUCCS {{259 0 0-1019 {}}} CYCLES {}}
set a(0-1019) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-366 XREFS 98534 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-1017 {}} {259 0 0-1018 {}}} SUCCS {{259 0 0-1020 {}}} CYCLES {}}
set a(0-1020) {NAME conc#13 TYPE CONCATENATE PAR 0-366 XREFS 98535 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-1012 {}} {258 0 0-1005 {}} {259 0 0-1019 {}}} SUCCS {{259 0 0-1021 {}}} CYCLES {}}
set a(0-1021) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-366 XREFS 98536 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-1021 {}} {80 0 0-904 {}} {259 0 0-1020 {}}} SUCCS {{80 0 0-904 {}} {260 0 0-1021 {}}} CYCLES {}}
set a(0-1022) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-366 XREFS 98537 LOC {1 0.0 2 0.09843634999999999 2 0.09843634999999999 2 0.677780925} PREDS {} SUCCS {{259 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {NAME vin:asn TYPE ASSIGN PAR 0-366 XREFS 98538 LOC {1 0.0 2 0.09843634999999999 2 0.09843634999999999 2 0.677780925} PREDS {{260 0 0-1023 {}} {256 0 0-387 {}} {256 0 0-402 {}} {256 0 0-407 {}} {256 0 0-414 {}} {256 0 0-434 {}} {256 0 0-439 {}} {256 0 0-446 {}} {256 0 0-466 {}} {256 0 0-471 {}} {256 0 0-478 {}} {259 0 0-1022 {}}} SUCCS {{262 0 0-387 {}} {262 0 0-402 {}} {262 0 0-407 {}} {262 0 0-414 {}} {262 0 0-434 {}} {262 0 0-439 {}} {262 0 0-446 {}} {262 0 0-466 {}} {262 0 0-471 {}} {262 0 0-478 {}} {260 0 0-1023 {}}} CYCLES {}}
set a(0-1024) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-366 XREFS 98539 LOC {0 1.0 1 0.09843634999999999 1 0.09843634999999999 2 0.5964416499999999} PREDS {{260 0 0-1024 {}} {256 0 0-388 {}} {256 0 0-390 {}} {256 0 0-399 {}} {256 0 0-420 {}} {256 0 0-422 {}} {256 0 0-431 {}} {256 0 0-452 {}} {256 0 0-454 {}} {256 0 0-463 {}} {258 0 0-387 {}}} SUCCS {{262 0 0-388 {}} {262 0 0-390 {}} {262 0 0-399 {}} {262 0 0-420 {}} {262 0 0-422 {}} {262 0 0-431 {}} {262 0 0-452 {}} {262 0 0-454 {}} {262 0 0-463 {}} {260 0 0-1024 {}}} CYCLES {}}
set a(0-1025) {NAME vin:asn(acc#12(0).sva) TYPE ASSIGN PAR 0-366 XREFS 98540 LOC {1 0.623584425 1 0.6406815 1 0.6406815 3 0.1708791} PREDS {{260 0 0-1025 {}} {256 0 0-534 {}} {258 0 0-620 {}}} SUCCS {{262 0 0-534 {}} {260 0 0-1025 {}}} CYCLES {}}
set a(0-1026) {NAME vin:asn(acc#12(1).sva) TYPE ASSIGN PAR 0-366 XREFS 98541 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-1026 {}} {256 0 0-537 {}} {258 0 0-647 {}}} SUCCS {{262 0 0-537 {}} {260 0 0-1026 {}}} CYCLES {}}
set a(0-1027) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-366 XREFS 98542 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.28597249999999996} PREDS {{260 0 0-1027 {}} {256 0 0-584 {}} {258 0 0-680 {}}} SUCCS {{262 0 0-584 {}} {260 0 0-1027 {}}} CYCLES {}}
set a(0-1028) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-366 XREFS 98543 LOC {1 0.69508965 1 0.712186725 1 0.712186725 3 0.28597249999999996} PREDS {{260 0 0-1028 {}} {256 0 0-588 {}} {258 0 0-682 {}}} SUCCS {{262 0 0-588 {}} {260 0 0-1028 {}}} CYCLES {}}
set a(0-1029) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-366 XREFS 98544 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-1029 {}} {256 0 0-592 {}} {258 0 0-715 {}}} SUCCS {{262 0 0-592 {}} {260 0 0-1029 {}}} CYCLES {}}
set a(0-1030) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-366 XREFS 98545 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-1030 {}} {256 0 0-596 {}} {258 0 0-717 {}}} SUCCS {{262 0 0-596 {}} {260 0 0-1030 {}}} CYCLES {}}
set a(0-1031) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-366 XREFS 98546 LOC {2 0.397586 2 0.9835932249999999 2 0.9835932249999999 3 0.8046580249999999} PREDS {{260 0 0-1031 {}} {256 0 0-874 {}} {256 0 0-887 {}} {258 0 0-890 {}}} SUCCS {{262 0 0-874 {}} {262 0 0-887 {}} {260 0 0-1031 {}}} CYCLES {}}
set a(0-366) {CHI {0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771 0-772 0-773 0-774 0-775 0-776 0-777 0-778 0-779 0-780 0-781 0-782 0-783 0-784 0-785 0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-797 0-798 0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-356 XREFS 98547 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-366 {}} {258 0 0-364 {}} {258 0 0-363 {}} {258 0 0-362 {}} {258 0 0-361 {}} {258 0 0-360 {}} {258 0 0-359 {}} {258 0 0-357 {}} {258 0 0-358 {}} {259 0 0-365 {}}} SUCCS {{772 0 0-357 {}} {772 0 0-358 {}} {772 0 0-359 {}} {772 0 0-360 {}} {772 0 0-361 {}} {772 0 0-362 {}} {772 0 0-363 {}} {772 0 0-364 {}} {772 0 0-365 {}} {774 0 0-366 {}}} CYCLES {}}
set a(0-356) {CHI {0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 98548 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-356-TOTALCYCLES) {3}
set a(0-356-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-392 0-397 0-424 0-429 0-456 0-461} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-398 0-405 0-413 0-430 0-437 0-445 0-462 0-469 0-477 0-640 0-793} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-406 0-417 0-438 0-449 0-470 0-481 0-723 0-730 0-749 0-779} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-418 0-450 0-482} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-495 0-524 0-601 0-852 0-872} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-497 0-512 0-520 0-650 0-685 0-826} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) {0-510 0-801} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-528 0-619 0-646 0-880} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-536 0-539 0-903} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-587 0-591 0-595 0-599 0-1015} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-606 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-614 0-623 0-628 0-737 0-756 0-767 0-786} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-620 0-647 0-890} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-635 0-802 0-820} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-680 0-682 0-715 0-717} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) {0-813 0-832 0-877} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,7) 0-819 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,5) {0-861 0-870} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-884 mgc_ioport.mgc_out_stdreg(4,4) 0-904 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-1002 0-1017 0-1019} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-1005 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-1012 mgc_ioport.mgc_out_stdreg(2,30) 0-1021}
set a(0-356-PROC_NAME) {core}
set a(0-356-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-356}

