Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 13 17:48:19 2024
| Host         : DESKTOP-SK26SJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.089        0.000                      0                  138        0.162        0.000                      0                  138        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.089        0.000                      0                  138        0.162        0.000                      0                  138        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.244%)  route 2.954ns (80.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.213     8.701    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431    14.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[25]/C
                         clock pessimism              0.271    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.790    myrec/tone440hz/phase_reg[25]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.244%)  route 2.954ns (80.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.213     8.701    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431    14.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[26]/C
                         clock pessimism              0.271    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.790    myrec/tone440hz/phase_reg[26]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.244%)  route 2.954ns (80.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.213     8.701    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431    14.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[27]/C
                         clock pessimism              0.271    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.790    myrec/tone440hz/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.244%)  route 2.954ns (80.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.213     8.701    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431    14.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[28]/C
                         clock pessimism              0.271    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.790    myrec/tone440hz/phase_reg[28]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.243%)  route 2.954ns (80.757%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.214     8.701    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.432    14.761    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[29]/C
                         clock pessimism              0.271    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.791    myrec/tone440hz/phase_reg[29]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.243%)  route 2.954ns (80.757%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.214     8.701    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.432    14.761    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[30]/C
                         clock pessimism              0.271    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.791    myrec/tone440hz/phase_reg[30]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.704ns (19.243%)  route 2.954ns (80.757%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.214     8.701    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.432    14.761    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[31]/C
                         clock pessimism              0.271    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X45Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.791    myrec/tone440hz/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.015%)  route 2.813ns (79.985%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.072     8.560    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y82         FDRE                                         r  myrec/tone440hz/phase_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    14.759    myrec/tone440hz/CLK
    SLICE_X45Y82         FDRE                                         r  myrec/tone440hz/phase_reg[21]/C
                         clock pessimism              0.271    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.789    myrec/tone440hz/phase_reg[21]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.015%)  route 2.813ns (79.985%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.072     8.560    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y82         FDRE                                         r  myrec/tone440hz/phase_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    14.759    myrec/tone440hz/CLK
    SLICE_X45Y82         FDRE                                         r  myrec/tone440hz/phase_reg[22]/C
                         clock pessimism              0.271    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.789    myrec/tone440hz/phase_reg[22]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/phase_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.704ns (20.015%)  route 2.813ns (79.985%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.043    clk_100mhz_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  sample_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.456     5.499 f  sample_counter_reg[4]/Q
                         net (fo=2, routed)           1.108     6.607    myrec/tone440hz/phase_reg[31]_0[4]
    SLICE_X45Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  myrec/tone440hz/sample_counter[15]_i_5/O
                         net (fo=1, routed)           0.633     7.364    myrec/tone440hz/sample_counter[15]_i_5_n_0
    SLICE_X45Y76         LUT4 (Prop_lut4_I2_O)        0.124     7.488 r  myrec/tone440hz/sample_counter[15]_i_1/O
                         net (fo=53, routed)          1.072     8.560    myrec/tone440hz/sample_counter_reg[8]
    SLICE_X45Y82         FDRE                                         r  myrec/tone440hz/phase_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430    14.759    myrec/tone440hz/CLK
    SLICE_X45Y82         FDRE                                         r  myrec/tone440hz/phase_reg[23]/C
                         clock pessimism              0.271    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.789    myrec/tone440hz/phase_reg[23]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 myrec/tone750hz/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone750hz/lut_1/amp_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.420    myrec/tone750hz/CLK
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  myrec/tone750hz/phase_reg[28]/Q
                         net (fo=9, routed)           0.110     1.672    myrec/tone750hz/lut_1/sel[2]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.717 r  myrec/tone750hz/lut_1/g0_b1/O
                         net (fo=1, routed)           0.000     1.717    myrec/tone750hz/lut_1/g0_b1_n_0
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone750hz/lut_1/CLK
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[1]/C
                         clock pessimism             -0.500     1.433    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121     1.554    myrec/tone750hz/lut_1/amp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 myrec/tone750hz/phase_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone750hz/lut_1/amp_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.420    myrec/tone750hz/CLK
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  myrec/tone750hz/phase_reg[28]/Q
                         net (fo=9, routed)           0.112     1.674    myrec/tone750hz/lut_1/sel[2]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.045     1.719 r  myrec/tone750hz/lut_1/g0_b0/O
                         net (fo=1, routed)           0.000     1.719    myrec/tone750hz/lut_1/g0_b0_n_0
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone750hz/lut_1/CLK
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[0]/C
                         clock pessimism             -0.500     1.433    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.120     1.553    myrec/tone750hz/lut_1/amp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 myrec/tone750hz/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone750hz/lut_1/amp_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.701%)  route 0.126ns (40.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.420    myrec/tone750hz/CLK
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  myrec/tone750hz/phase_reg[29]/Q
                         net (fo=9, routed)           0.126     1.687    myrec/tone750hz/lut_1/sel[3]
    SLICE_X42Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  myrec/tone750hz/lut_1/g0_b3/O
                         net (fo=1, routed)           0.000     1.732    myrec/tone750hz/lut_1/g0_b3_n_0
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone750hz/lut_1/CLK
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[3]/C
                         clock pessimism             -0.500     1.433    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121     1.554    myrec/tone750hz/lut_1/amp_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 myrec/tone750hz/phase_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone750hz/lut_1/amp_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.420    myrec/tone750hz/CLK
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  myrec/tone750hz/phase_reg[29]/Q
                         net (fo=9, routed)           0.135     1.696    myrec/tone750hz/lut_1/sel[3]
    SLICE_X42Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  myrec/tone750hz/lut_1/g0_b2/O
                         net (fo=1, routed)           0.000     1.741    myrec/tone750hz/lut_1/g0_b2_n_0
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone750hz/lut_1/CLK
    SLICE_X42Y79         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[2]/C
                         clock pessimism             -0.500     1.433    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121     1.554    myrec/tone750hz/lut_1/amp_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 myrec/tone440hz/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/lut_1/amp_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.035%)  route 0.114ns (37.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.426    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  myrec/tone440hz/phase_reg[31]/Q
                         net (fo=9, routed)           0.114     1.681    myrec/tone440hz/lut_1/phase_reg[5]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.726 r  myrec/tone440hz/lut_1/g0_b1__0/O
                         net (fo=1, routed)           0.000     1.726    myrec/tone440hz/lut_1/g0_b1__0_n_0
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.826     1.939    myrec/tone440hz/lut_1/CLK
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[1]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.092     1.531    myrec/tone440hz/lut_1/amp_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 myrec/tone440hz/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/lut_1/amp_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.829%)  route 0.115ns (38.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.426    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  myrec/tone440hz/phase_reg[31]/Q
                         net (fo=9, routed)           0.115     1.682    myrec/tone440hz/lut_1/phase_reg[5]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.727 r  myrec/tone440hz/lut_1/g0_b0__0/O
                         net (fo=1, routed)           0.000     1.727    myrec/tone440hz/lut_1/g0_b0__0_n_0
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.826     1.939    myrec/tone440hz/lut_1/CLK
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[0]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.091     1.530    myrec/tone440hz/lut_1/amp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 myrec/tone440hz/phase_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/lut_1/amp_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.426    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  myrec/tone440hz/phase_reg[30]/Q
                         net (fo=9, routed)           0.116     1.683    myrec/tone440hz/lut_1/phase_reg[4]
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  myrec/tone440hz/lut_1/g0_b2__0/O
                         net (fo=1, routed)           0.000     1.728    myrec/tone440hz/lut_1/g0_b2__0_n_0
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.826     1.939    myrec/tone440hz/lut_1/CLK
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[2]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.092     1.531    myrec/tone440hz/lut_1/amp_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 myrec/tone440hz/phase_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone440hz/lut_1/amp_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.373%)  route 0.117ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.426    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  myrec/tone440hz/phase_reg[30]/Q
                         net (fo=9, routed)           0.117     1.684    myrec/tone440hz/lut_1/phase_reg[4]
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  myrec/tone440hz/lut_1/g0_b3__0/O
                         net (fo=1, routed)           0.000     1.729    myrec/tone440hz/lut_1/g0_b3__0_n_0
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.826     1.939    myrec/tone440hz/lut_1/CLK
    SLICE_X44Y84         FDRE                                         r  myrec/tone440hz/lut_1/amp_out_reg[3]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.092     1.531    myrec/tone440hz/lut_1/amp_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 myrec/tone750hz/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone750hz/lut_1/amp_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.705%)  route 0.148ns (44.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.553     1.421    myrec/tone750hz/CLK
    SLICE_X43Y80         FDRE                                         r  myrec/tone750hz/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  myrec/tone750hz/phase_reg[31]/Q
                         net (fo=9, routed)           0.148     1.710    myrec/tone750hz/lut_1/sel[5]
    SLICE_X42Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  myrec/tone750hz/lut_1/g0_b5/O
                         net (fo=1, routed)           0.000     1.755    myrec/tone750hz/lut_1/g0_b5_n_0
    SLICE_X42Y78         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.932    myrec/tone750hz/lut_1/CLK
    SLICE_X42Y78         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[5]/C
                         clock pessimism             -0.499     1.433    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.121     1.554    myrec/tone750hz/lut_1/amp_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 myrec/tone750hz/phase_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myrec/tone750hz/lut_1/amp_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.374%)  route 0.150ns (44.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.553     1.421    myrec/tone750hz/CLK
    SLICE_X43Y80         FDRE                                         r  myrec/tone750hz/phase_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  myrec/tone750hz/phase_reg[31]/Q
                         net (fo=9, routed)           0.150     1.712    myrec/tone750hz/lut_1/sel[5]
    SLICE_X42Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  myrec/tone750hz/lut_1/g0_b4/O
                         net (fo=1, routed)           0.000     1.757    myrec/tone750hz/lut_1/g0_b4_n_0
    SLICE_X42Y78         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.932    myrec/tone750hz/lut_1/CLK
    SLICE_X42Y78         FDRE                                         r  myrec/tone750hz/lut_1/amp_out_reg[4]/C
                         clock pessimism             -0.499     1.433    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.120     1.553    myrec/tone750hz/lut_1/amp_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y75   sample_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y77   sample_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y77   sample_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y77   sample_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y78   sample_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y78   sample_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y78   sample_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y75   sample_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y75   sample_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y75   sample_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y75   sample_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   sample_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   sample_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y75   sample_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y75   sample_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y77   sample_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   sample_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y78   sample_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            aud_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.833ns  (logic 6.302ns (45.555%)  route 7.531ns (54.445%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_IBUF[15]_inst/O
                         net (fo=9, routed)           2.587     3.927    myrec/led_OBUF[3]
    SLICE_X43Y81         LUT4 (Prop_lut4_I1_O)        0.152     4.079 r  myrec/pwm_out_carry_i_10/O
                         net (fo=2, routed)           0.950     5.029    myrec/pwm_out_carry_i_10_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.326     5.355 r  myrec/pwm_out_carry_i_2/O
                         net (fo=1, routed)           0.568     5.923    nolabel_line58/DI[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.321 r  nolabel_line58/pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.321    nolabel_line58/pwm_val
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.543 r  nolabel_line58/pwm_out_carry__0/O[0]
                         net (fo=1, routed)           0.455     6.998    nolabel_line58/pwm_out_carry__0_n_7
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.299     7.297 f  nolabel_line58/aud_pwm_OBUFT_inst_i_1/O
                         net (fo=1, routed)           2.971    10.268    aud_pwm_TRI
    B14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.565    13.833 r  aud_pwm_OBUFT_inst/O
                         net (fo=0)                   0.000    13.833    aud_pwm
    B14                                                               r  aud_pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.128ns  (logic 4.845ns (47.837%)  route 5.283ns (52.163%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           5.283     6.608    led_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         3.519    10.128 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.128    led[0]
    C13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.953ns  (logic 4.868ns (48.912%)  route 5.085ns (51.088%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_IBUF[14]_inst/O
                         net (fo=9, routed)           5.085     6.430    led_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         3.523     9.953 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.953    led[14]
    E18                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.610ns  (logic 4.864ns (50.610%)  route 4.747ns (49.390%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_IBUF[13]_inst/O
                         net (fo=9, routed)           4.747     6.087    led_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         3.524     9.610 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.610    led[13]
    D18                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.602ns  (logic 4.841ns (50.411%)  route 4.762ns (49.589%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           4.762     6.089    led_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         3.514     9.602 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.602    led[1]
    C14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.571ns  (logic 4.860ns (50.776%)  route 4.711ns (49.224%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_IBUF[15]_inst/O
                         net (fo=9, routed)           4.711     6.051    led_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         3.520     9.571 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.571    led[15]
    G17                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 4.845ns (51.190%)  route 4.620ns (48.810%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           4.620     5.948    led_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         3.517     9.465 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.465    led[2]
    D14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 4.862ns (51.793%)  route 4.526ns (48.207%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           4.526     5.858    led_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         3.530     9.388 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.388    led[12]
    C18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.239ns  (logic 4.875ns (52.763%)  route 4.364ns (47.237%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           4.364     5.715    led_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         3.525     9.239 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.239    led[3]
    D15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.857ns (53.428%)  route 4.234ns (46.572%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           4.234     5.559    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         3.532     9.091 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.091    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.649ns (54.147%)  route 1.397ns (45.853%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.397     1.823    led_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.046 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.046    led[5]
    F18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.668ns (53.665%)  route 1.440ns (46.335%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.440     1.860    led_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.108 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.108    led[11]
    B17                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.669ns (53.229%)  route 1.467ns (46.771%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           1.467     1.891    led_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.136 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.136    led[9]
    B18                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.660ns (52.893%)  route 1.478ns (47.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.478     1.891    led_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.138 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.138    led[7]
    D17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.662ns (52.911%)  route 1.479ns (47.089%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           1.479     1.895    led_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.142 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.142    led[8]
    C17                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.673ns (53.089%)  route 1.478ns (46.911%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           1.478     1.903    led_OBUF[10]
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.151 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.151    led[10]
    A17                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.190ns  (logic 1.650ns (51.720%)  route 1.540ns (48.280%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.540     1.942    led_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.190 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.190    led[4]
    D16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.217ns  (logic 1.635ns (50.825%)  route 1.582ns (49.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.582     1.984    led_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.217 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.217    led[6]
    E17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.640ns (49.539%)  route 1.671ns (50.461%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.671     2.080    led_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.311 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.311    led[12]
    C18                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.652ns (49.523%)  route 1.684ns (50.477%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.684     2.111    led_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.337 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.337    led[3]
    D15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myrec/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.390ns  (logic 5.611ns (49.264%)  route 5.779ns (50.736%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.546     5.054    myrec/CLK
    SLICE_X42Y83         FDRE                                         r  myrec/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.478     5.532 r  myrec/data_out_reg[5]/Q
                         net (fo=4, routed)           0.835     6.367    myrec/data_out[5]
    SLICE_X43Y81         LUT4 (Prop_lut4_I0_O)        0.323     6.690 r  myrec/pwm_out_carry_i_10/O
                         net (fo=2, routed)           0.950     7.640    myrec/pwm_out_carry_i_10_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.326     7.966 r  myrec/pwm_out_carry_i_2/O
                         net (fo=1, routed)           0.568     8.534    nolabel_line58/DI[2]
    SLICE_X43Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.932 r  nolabel_line58/pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.932    nolabel_line58/pwm_val
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.154 r  nolabel_line58/pwm_out_carry__0/O[0]
                         net (fo=1, routed)           0.455     9.609    nolabel_line58/pwm_out_carry__0_n_7
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.299     9.908 f  nolabel_line58/aud_pwm_OBUFT_inst_i_1/O
                         net (fo=1, routed)           2.971    12.879    aud_pwm_TRI
    B14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.565    16.444 r  aud_pwm_OBUFT_inst/O
                         net (fo=0)                   0.000    16.444    aud_pwm
    B14                                                               r  aud_pwm (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line58/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.323ns (45.940%)  route 1.557ns (54.060%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.554     1.422    nolabel_line58/CLK
    SLICE_X43Y81         FDRE                                         r  nolabel_line58/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  nolabel_line58/count_reg[0]/Q
                         net (fo=9, routed)           0.199     1.762    myrec/Q[0]
    SLICE_X43Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  myrec/pwm_out_carry_i_8/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line58/S[0]
    SLICE_X43Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.959 r  nolabel_line58/pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000     1.959    nolabel_line58/pwm_val
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 f  nolabel_line58/pwm_out_carry__0/O[0]
                         net (fo=1, routed)           0.180     2.194    nolabel_line58/pwm_out_carry__0_n_7
    SLICE_X42Y87         LUT1 (Prop_lut1_I0_O)        0.107     2.301 r  nolabel_line58/aud_pwm_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.178     3.478    aud_pwm_TRI
    B14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.302 r  aud_pwm_OBUFT_inst/O
                         net (fo=0)                   0.000     4.302    aud_pwm
    B14                                                               r  aud_pwm (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 1.316ns (28.737%)  route 3.265ns (71.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          3.265     4.581    myrec/tone440hz/btnd
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.432     4.761    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[29]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 1.316ns (28.737%)  route 3.265ns (71.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          3.265     4.581    myrec/tone440hz/btnd
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.432     4.761    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[30]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 1.316ns (28.737%)  route 3.265ns (71.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          3.265     4.581    myrec/tone440hz/btnd
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.432     4.761    myrec/tone440hz/CLK
    SLICE_X45Y84         FDRE                                         r  myrec/tone440hz/phase_reg[31]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            myrec/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.403ns  (logic 1.479ns (33.598%)  route 2.924ns (66.402%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           2.924     4.249    myrec/led_OBUF[0]
    SLICE_X44Y82         LUT3 (Prop_lut3_I2_O)        0.154     4.403 r  myrec/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     4.403    myrec/data_out[7]_i_1_n_0
    SLICE_X44Y82         FDRE                                         r  myrec/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430     4.759    myrec/CLK
    SLICE_X44Y82         FDRE                                         r  myrec/data_out_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            myrec/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.449ns (33.142%)  route 2.924ns (66.858%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_IBUF[0]_inst/O
                         net (fo=9, routed)           2.924     4.249    myrec/led_OBUF[0]
    SLICE_X44Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.373 r  myrec/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     4.373    myrec/data_out[6]_i_1_n_0
    SLICE_X44Y82         FDRE                                         r  myrec/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.430     4.759    myrec/CLK
    SLICE_X44Y82         FDRE                                         r  myrec/data_out_reg[6]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.316ns (30.682%)  route 2.974ns (69.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          2.974     4.291    myrec/tone440hz/btnd
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431     4.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[25]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.316ns (30.682%)  route 2.974ns (69.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          2.974     4.291    myrec/tone440hz/btnd
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431     4.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[26]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.316ns (30.682%)  route 2.974ns (69.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          2.974     4.291    myrec/tone440hz/btnd
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431     4.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[27]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.316ns (30.682%)  route 2.974ns (69.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          2.974     4.291    myrec/tone440hz/btnd
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431     4.760    myrec/tone440hz/CLK
    SLICE_X45Y83         FDRE                                         r  myrec/tone440hz/phase_reg[28]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            nolabel_line58/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.287ns  (logic 1.316ns (30.712%)  route 2.970ns (69.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          2.970     4.287    nolabel_line58/SR[0]
    SLICE_X43Y81         FDRE                                         r  nolabel_line58/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.427     4.756    nolabel_line58/CLK
    SLICE_X43Y81         FDRE                                         r  nolabel_line58/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.394ns (28.233%)  route 1.000ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.000     1.394    myrec/tone440hz/btnd
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.932    myrec/tone440hz/CLK
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[1]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.394ns (28.233%)  route 1.000ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.000     1.394    myrec/tone440hz/btnd
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.932    myrec/tone440hz/CLK
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[2]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.394ns (28.233%)  route 1.000ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.000     1.394    myrec/tone440hz/btnd
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.932    myrec/tone440hz/CLK
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[3]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.394ns (28.233%)  route 1.000ns (71.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.000     1.394    myrec/tone440hz/btnd
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.932    myrec/tone440hz/CLK
    SLICE_X45Y77         FDRE                                         r  myrec/tone440hz/phase_reg[4]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.394ns (26.929%)  route 1.068ns (73.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.068     1.462    myrec/tone440hz/btnd
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone440hz/CLK
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[5]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.394ns (26.929%)  route 1.068ns (73.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.068     1.462    myrec/tone440hz/btnd
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone440hz/CLK
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[6]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.394ns (26.929%)  route 1.068ns (73.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.068     1.462    myrec/tone440hz/btnd
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone440hz/CLK
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[7]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone440hz/phase_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.394ns (26.929%)  route 1.068ns (73.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.068     1.462    myrec/tone440hz/btnd
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone440hz/CLK
    SLICE_X45Y78         FDRE                                         r  myrec/tone440hz/phase_reg[8]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone750hz/phase_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.394ns (25.896%)  route 1.126ns (74.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.126     1.520    myrec/tone750hz/btnd
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone750hz/CLK
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[26]/C

Slack:                    inf
  Source:                 btnd
                            (input port)
  Destination:            myrec/tone750hz/phase_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.394ns (25.896%)  route 1.126ns (74.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btnd_IBUF_inst/O
                         net (fo=45, routed)          1.126     1.520    myrec/tone750hz/btnd
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.933    myrec/tone750hz/CLK
    SLICE_X43Y79         FDRE                                         r  myrec/tone750hz/phase_reg[27]/C





