$date
  Mon Jun 28 17:34:58 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module syncresff $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # stallf $end
$var reg 32 $ d[31:0] $end
$var reg 32 % q[31:0] $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
