$date
	Wed Aug 28 16:05:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_bcdToSeven $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 4 ( data [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
1'
1&
1%
1$
1#
1"
0!
$end
#10
0$
0"
0'
0#
b1 (
#20
1!
0%
1$
1'
1#
b10 (
#30
0#
1%
b11 (
#40
0$
1"
0'
b100 (
#50
1'
0&
1$
b101 (
#60
1#
b110 (
#70
0$
0"
0#
0!
1&
b111 (
#80
1#
1&
1%
1!
1$
1"
b1000 (
#90
0#
b1001 (
#100
