
*** Running vivado
    with args -log XADCdemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1443.711 ; gain = 80.875 ; free physical = 2873 ; free virtual = 21188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:19]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_FRAME_WAIT bound to: 1 - type: integer 
	Parameter S_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_2' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.runs/synth_1/.Xil/Vivado-11080-hpl-fedora/realtime/xadc_wiz_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_2' (1#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.runs/synth_1/.Xil/Vivado-11080-hpl-fedora/realtime/xadc_wiz_2_stub.v:5]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_2' requires 22 connections, but only 21 given [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:110]
INFO: [Synth 8-6157] synthesizing module 'bin2dec' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:21]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_DONE bound to: 1 - type: integer 
	Parameter S_DIVIDE bound to: 2 - type: integer 
	Parameter S_NEXT_DIGIT bound to: 3 - type: integer 
	Parameter S_CONVERT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin2dec' (2#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/bin2dec.v:21]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (9#1) [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:19]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.336 ; gain = 125.500 ; free physical = 2883 ; free virtual = 21199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin XLXI_47:rst to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:67]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[3] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[2] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[1] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in5[0] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[3] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[2] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[1] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in6[0] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[3] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[2] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[1] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in7[0] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[3] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[2] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[1] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
WARNING: [Synth 8-3295] tying undriven pin segment1:in8[0] to constant 0 [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/imports/hdl/XADCdemo.v:155]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.336 ; gain = 125.500 ; free physical = 2883 ; free virtual = 21198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.336 ; gain = 125.500 ; free physical = 2883 ; free virtual = 21198
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2/xadc_wiz_2_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2/xadc_wiz_2_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.672 ; gain = 0.000 ; free physical = 2635 ; free virtual = 20951
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1812.672 ; gain = 449.836 ; free physical = 2712 ; free virtual = 21028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1812.672 ; gain = 449.836 ; free physical = 2712 ; free virtual = 21028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1812.672 ; gain = 449.836 ; free physical = 2714 ; free virtual = 21029
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1812.672 ; gain = 449.836 ; free physical = 2703 ; free virtual = 21020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADCdemo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module bin2dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module segClkDevider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[29]' (FDE) to 'm_b2d/data_reg[30]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[30]' (FDE) to 'm_b2d/data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[31] )
INFO: [Synth 8-3886] merging instance 'Address_in_reg[1]' (FD) to 'Address_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'Address_in_reg[2]' (FD) to 'Address_in_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Address_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_reg[0] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[27]' (FDE) to 'm_b2d/div_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[28] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[27]' (FDE) to 'm_b2d/data_reg[28]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[31]' (FDE) to 'm_b2d/data_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[28] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[25]' (FDE) to 'm_b2d/div_reg[26]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[28]' (FDE) to 'm_b2d/div_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[26] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[25]' (FDE) to 'm_b2d/data_reg[26]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[28]' (FDE) to 'm_b2d/data_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[26] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[23]' (FDE) to 'm_b2d/div_reg[24]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[26]' (FDE) to 'm_b2d/div_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[24] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[23]' (FDE) to 'm_b2d/data_reg[24]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[26]' (FDE) to 'm_b2d/data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[24] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[21]' (FDE) to 'm_b2d/div_reg[22]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[24]' (FDE) to 'm_b2d/div_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[22] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[21]' (FDE) to 'm_b2d/data_reg[22]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[24]' (FDE) to 'm_b2d/data_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[22] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[19]' (FDE) to 'm_b2d/div_reg[20]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[22]' (FDE) to 'm_b2d/div_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[20] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[19]' (FDE) to 'm_b2d/data_reg[20]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[22]' (FDE) to 'm_b2d/data_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[20] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[17]' (FDE) to 'm_b2d/div_reg[18]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[20]' (FDE) to 'm_b2d/div_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[18] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[17]' (FDE) to 'm_b2d/data_reg[18]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[20]' (FDE) to 'm_b2d/data_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[18] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[15]' (FDE) to 'm_b2d/div_reg[16]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[18]' (FDE) to 'm_b2d/div_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[16] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[15]' (FDE) to 'm_b2d/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[18]' (FDE) to 'm_b2d/data_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[16] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[13]' (FDE) to 'm_b2d/div_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[16]' (FDE) to 'm_b2d/div_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[14] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[13]' (FDE) to 'm_b2d/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[16]' (FDE) to 'm_b2d/data_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[14] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[11]' (FDE) to 'm_b2d/div_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[14]' (FDE) to 'm_b2d/div_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[12] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[11]' (FDE) to 'm_b2d/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[14]' (FDE) to 'm_b2d/data_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[12] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[9]' (FDE) to 'm_b2d/div_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[12]' (FDE) to 'm_b2d/div_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[10] )
INFO: [Synth 8-3886] merging instance 'm_b2d/data_reg[12]' (FDE) to 'm_b2d/data_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\data_reg[10] )
INFO: [Synth 8-3886] merging instance 'm_b2d/div_reg[10]' (FDE) to 'm_b2d/div_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[8] )
WARNING: [Synth 8-3332] Sequential element (div_reg[8]) is unused and will be removed from module bin2dec.
WARNING: [Synth 8-3332] Sequential element (data_reg[10]) is unused and will be removed from module bin2dec.
WARNING: [Synth 8-3332] Sequential element (led_reg[0]) is unused and will be removed from module XADCdemo.
WARNING: [Synth 8-3332] Sequential element (Address_in_reg[4]) is unused and will be removed from module XADCdemo.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_b2d/\div_reg[7] )
WARNING: [Synth 8-3332] Sequential element (div_reg[7]) is unused and will be removed from module bin2dec.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1812.672 ; gain = 449.836 ; free physical = 2689 ; free virtual = 21007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1814.672 ; gain = 451.836 ; free physical = 2535 ; free virtual = 20853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1835.719 ; gain = 472.883 ; free physical = 2532 ; free virtual = 20850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1835.719 ; gain = 472.883 ; free physical = 2532 ; free virtual = 20850
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1835.719 ; gain = 472.883 ; free physical = 2532 ; free virtual = 20850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1835.719 ; gain = 472.883 ; free physical = 2532 ; free virtual = 20850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_2    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_2 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    16|
|4     |DSP48E1    |     1|
|5     |LUT1       |     3|
|6     |LUT2       |    18|
|7     |LUT3       |    29|
|8     |LUT4       |    20|
|9     |LUT5       |    39|
|10    |LUT6       |    28|
|11    |FDRE       |   163|
|12    |IBUF       |    13|
|13    |OBUF       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |   385|
|2     |  m_b2d     |bin2dec         |    75|
|3     |  segment1  |DigitToSeg      |   107|
|4     |    XLXI_6  |sevensegdecoder |     7|
|5     |    XLXI_45 |mux4_4bus       |     8|
|6     |    XLXI_47 |segClkDevider   |    82|
|7     |    XLXI_49 |counter3bit     |     6|
|8     |    XLXI_50 |decoder_3_8     |     4|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1835.719 ; gain = 472.883 ; free physical = 2532 ; free virtual = 20850
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1835.719 ; gain = 148.547 ; free physical = 2609 ; free virtual = 20926
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1835.727 ; gain = 472.883 ; free physical = 2609 ; free virtual = 20926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1835.727 ; gain = 484.469 ; free physical = 2609 ; free virtual = 20927
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_9/XADC/Basys-3-XADC.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1859.730 ; gain = 0.000 ; free physical = 2608 ; free virtual = 20927
INFO: [Common 17-206] Exiting Vivado at Thu Nov  1 15:31:57 2018...
