
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.114108                       # Number of seconds simulated
sim_ticks                                1114107690500                       # Number of ticks simulated
final_tick                               1114107690500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82570                       # Simulator instruction rate (inst/s)
host_op_rate                                   120626                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              183983413                       # Simulator tick rate (ticks/s)
host_mem_usage                                 825984                       # Number of bytes of host memory used
host_seconds                                  6055.48                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        89558208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           89622336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39457216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39457216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1399347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1400349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        616519                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             616519                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              57560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           80385594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80443154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         57560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        35415980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35415980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        35415980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             57560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          80385594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115859134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1400349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     616519                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1400349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   616519                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               89531712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   90624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39454976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                89622336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39457216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1416                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       778457                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             89996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             90047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             88478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             86349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             86275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             86721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             89206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             85664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             79687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             79371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            86033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            89477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            89411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            90929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            91274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40528                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1114075096500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1400349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               616519                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1389978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1161613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.041016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.710833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.582669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       834121     71.81%     71.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       241892     20.82%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35785      3.08%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12844      1.11%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20570      1.77%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2923      0.25%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1695      0.15%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1188      0.10%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10595      0.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1161613                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.207007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    203.806207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        35565     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           77      0.22%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35651                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.292194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.259381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13240     37.14%     37.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1719      4.82%     41.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17884     50.16%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2675      7.50%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              115      0.32%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35651                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  22353884500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             48583878250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6994665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15979.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34729.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        80.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   603457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     552378.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4358612160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2378211000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5481340800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1963128960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          72767816160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         328847835960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         379999154250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           795796099290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.292719                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 630216863250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37202360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  446684404250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4423182120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2413442625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              5430336600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2031687360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          72767816160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         329464104570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         379458567750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           795989137185                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            714.465986                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 629294423750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   37202360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  447606843750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2228215381                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2228215381                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2347655                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.510750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293636766                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.022094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3491387500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.510750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          875                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1186290459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1186290459                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224233519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224233519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69403247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69403247                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293636766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293636766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293636766                       # number of overall hits
system.cpu.dcache.overall_hits::total       293636766                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1696839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1696839                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       635456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       635456                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2332295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2332295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2348679                       # number of overall misses
system.cpu.dcache.overall_misses::total       2348679                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  87055064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  87055064500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  45765649000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45765649000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 132820713500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 132820713500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 132820713500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 132820713500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007510                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009073                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007935                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007935                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51304.257210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51304.257210                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72020.169768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72020.169768                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56948.505013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56948.505013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56551.241570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56551.241570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       332968                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5279                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.074067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1007430                       # number of writebacks
system.cpu.dcache.writebacks::total           1007430                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1696839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1696839                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       635456                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       635456                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2332295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2332295                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2348679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348679                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  85358225500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85358225500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  45130193000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45130193000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1439027986                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1439027986                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 130488418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 130488418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 131927446486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 131927446486                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007935                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007935                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50304.257210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50304.257210                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71020.169768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71020.169768                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 87831.297974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87831.297974                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55948.505013                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55948.505013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56170.914155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56170.914155                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               137                       # number of replacements
system.cpu.icache.tags.tagsinuse           652.313909                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1003                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          685340.834497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   652.313909                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.637025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          834                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749592443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749592443                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396857                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396857                       # number of overall hits
system.cpu.icache.overall_hits::total       687396857                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1003                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1003                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1003                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1003                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1003                       # number of overall misses
system.cpu.icache.overall_misses::total          1003                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78147500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78147500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78147500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78147500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78147500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78147500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77913.758724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77913.758724                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77913.758724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77913.758724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77913.758724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77913.758724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          137                       # number of writebacks
system.cpu.icache.writebacks::total               137                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1003                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1003                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1003                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1003                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1003                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1003                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77144500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77144500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77144500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77144500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76913.758724                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76913.758724                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76913.758724                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76913.758724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76913.758724                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76913.758724                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1397916                       # number of replacements
system.l2.tags.tagsinuse                  4094.920344                       # Cycle average of tags in use
system.l2.tags.total_refs                     2658743                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1402012                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.896377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 448060000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1223.968908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          4.947531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2866.003905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.298821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.699708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2617                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               19242886876                       # Number of tag accesses
system.l2.tags.data_accesses              19242886876                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1007430                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1007430                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              137                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             142117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                142117                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         807215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            807215                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                949332                       # number of demand (read+write) hits
system.l2.demand_hits::total                   949333                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               949332                       # number of overall hits
system.l2.overall_hits::total                  949333                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           493339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              493339                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1002                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       906008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          906008                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1002                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1399347                       # number of demand (read+write) misses
system.l2.demand_misses::total                1400349                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1002                       # number of overall misses
system.l2.overall_misses::cpu.data            1399347                       # number of overall misses
system.l2.overall_misses::total               1400349                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  42684779500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42684779500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75627500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75627500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  75751624500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75751624500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  118436404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     118512031500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75627500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 118436404000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    118512031500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1007430                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1007430                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          137                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         635456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            635456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1713223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1713223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1003                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2348679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2349682                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1003                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2348679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2349682                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.776354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776354                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999003                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.528832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.528832                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999003                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.595802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.595974                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999003                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.595802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.595974                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86522.207853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86522.207853                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75476.546906                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75476.546906                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83610.326289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83610.326289                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75476.546906                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84636.908501                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84630.353933                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75476.546906                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84636.908501                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84630.353933                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               616519                       # number of writebacks
system.l2.writebacks::total                    616519                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1262                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1262                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       493339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         493339                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       906008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       906008                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1399347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1400349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1399347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1400349                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  37751389500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37751389500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  66691544500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  66691544500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 104442934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 104508541500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 104442934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 104508541500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.776354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.528832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.528832                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.595802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.595974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.595802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.595974                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76522.207853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76522.207853                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65476.546906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65476.546906                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73610.326289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73610.326289                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65476.546906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74636.908501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74630.353933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65476.546906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74636.908501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74630.353933                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             907010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       616519                       # Transaction distribution
system.membus.trans_dist::CleanEvict           778457                       # Transaction distribution
system.membus.trans_dist::ReadExReq            493339                       # Transaction distribution
system.membus.trans_dist::ReadExResp           493339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        907010                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4195674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4195674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4195674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    129079552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    129079552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               129079552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2795325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2795325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2795325                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5269363000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7615356250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4697474                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2347792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4202                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4201                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1714226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1623949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2121621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           635456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          635456                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1003                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1713223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7045012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7047155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    214790976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              214863936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1397916                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3747598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033482                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3743395     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4202      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3747598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3356304000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1504500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3523018500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
