
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F5)
	S8= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                   Premise(F6)
	S9= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F7)
	S10= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F8)
	S11= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S12= FU.Halt_IF=>CU_IF.Halt                                 Premise(F10)
	S13= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F12)
	S15= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F13)
	S16= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F19)
	S22= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F22)
	S25= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F23)
	S26= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F24)
	S27= IR_WB.Out=>FU.IR_WB                                    Premise(F25)
	S28= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F26)
	S29= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F27)
	S30= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F28)
	S31= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F29)
	S32= ALUOut_WB.Out=>FU.InWB                                 Premise(F30)
	S33= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F31)
	S34= ALUOut_WB.Out=>GPR.WData                               Premise(F32)
	S35= IR_WB.Out15_11=>GPR.WReg                               Premise(F33)
	S36= IMMU.Addr=>IAddrReg.In                                 Premise(F34)
	S37= PC.Out=>ICache.IEA                                     Premise(F35)
	S38= ICache.IEA=addr                                        Path(S4,S37)
	S39= ICache.Hit=ICacheHit(addr)                             ICache-Search(S38)
	S40= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S39,S13)
	S41= FU.ICacheHit=ICacheHit(addr)                           Path(S39,S23)
	S42= PC.Out=>ICache.IEA                                     Premise(F36)
	S43= IMem.MEM8WordOut=>ICache.WData                         Premise(F37)
	S44= ICache.Out=>ICacheReg.In                               Premise(F38)
	S45= PC.Out=>IMMU.IEA                                       Premise(F39)
	S46= IMMU.IEA=addr                                          Path(S4,S45)
	S47= CP0.ASID=>IMMU.PID                                     Premise(F40)
	S48= IMMU.PID=pid                                           Path(S3,S47)
	S49= IMMU.Addr={pid,addr}                                   IMMU-Search(S48,S46)
	S50= IAddrReg.In={pid,addr}                                 Path(S49,S36)
	S51= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S48,S46)
	S52= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S51,S14)
	S53= IAddrReg.Out=>IMem.RAddr                               Premise(F41)
	S54= ICacheReg.Out=>IRMux.CacheData                         Premise(F42)
	S55= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F43)
	S56= IMem.Out=>IRMux.MemData                                Premise(F44)
	S57= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F45)
	S58= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F46)
	S59= ICache.Out=>IR_ID.In                                   Premise(F47)
	S60= IRMux.Out=>IR_ID.In                                    Premise(F48)
	S61= ICache.Out=>IR_IMMU.In                                 Premise(F49)
	S62= IR_DMMU2.Out=>IR_WB.In                                 Premise(F50)
	S63= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F51)
	S64= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F52)
	S65= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F53)
	S66= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F54)
	S67= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F55)
	S68= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F56)
	S69= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F57)
	S70= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F58)
	S71= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F59)
	S72= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F60)
	S73= IR_EX.Out31_26=>CU_EX.Op                               Premise(F61)
	S74= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F62)
	S75= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F63)
	S76= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F64)
	S77= IR_ID.Out31_26=>CU_ID.Op                               Premise(F65)
	S78= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F66)
	S79= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F67)
	S80= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F68)
	S81= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F69)
	S82= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F70)
	S83= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F71)
	S84= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F72)
	S85= IR_WB.Out31_26=>CU_WB.Op                               Premise(F73)
	S86= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F74)
	S87= CtrlA_EX=0                                             Premise(F75)
	S88= CtrlB_EX=0                                             Premise(F76)
	S89= CtrlALUOut_MEM=0                                       Premise(F77)
	S90= CtrlALUOut_DMMU1=0                                     Premise(F78)
	S91= CtrlALUOut_DMMU2=0                                     Premise(F79)
	S92= CtrlALUOut_WB=0                                        Premise(F80)
	S93= CtrlA_MEM=0                                            Premise(F81)
	S94= CtrlA_WB=0                                             Premise(F82)
	S95= CtrlB_MEM=0                                            Premise(F83)
	S96= CtrlB_WB=0                                             Premise(F84)
	S97= CtrlICache=0                                           Premise(F85)
	S98= CtrlIMMU=0                                             Premise(F86)
	S99= CtrlIR_DMMU1=0                                         Premise(F87)
	S100= CtrlIR_DMMU2=0                                        Premise(F88)
	S101= CtrlIR_EX=0                                           Premise(F89)
	S102= CtrlIR_ID=0                                           Premise(F90)
	S103= CtrlIR_IMMU=1                                         Premise(F91)
	S104= CtrlIR_MEM=0                                          Premise(F92)
	S105= CtrlIR_WB=0                                           Premise(F93)
	S106= CtrlGPR=0                                             Premise(F94)
	S107= CtrlIAddrReg=1                                        Premise(F95)
	S108= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S50,S107)
	S109= CtrlPC=0                                              Premise(F96)
	S110= CtrlPCInc=0                                           Premise(F97)
	S111= PC[Out]=addr                                          PC-Hold(S1,S109,S110)
	S112= CtrlIMem=0                                            Premise(F98)
	S113= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S112)
	S114= CtrlICacheReg=1                                       Premise(F99)
	S115= CtrlASIDIn=0                                          Premise(F100)
	S116= CtrlCP0=0                                             Premise(F101)
	S117= CP0[ASID]=pid                                         CP0-Hold(S0,S116)
	S118= CtrlEPCIn=0                                           Premise(F102)
	S119= CtrlExCodeIn=0                                        Premise(F103)
	S120= CtrlIRMux=0                                           Premise(F104)
	S121= GPR[rS]=a                                             Premise(F105)
	S122= GPR[rT]=b                                             Premise(F106)

IMMU	S123= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S108)
	S124= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S108)
	S125= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S108)
	S126= PC.Out=addr                                           PC-Out(S111)
	S127= CP0.ASID=pid                                          CP0-Read-ASID(S117)
	S128= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F107)
	S129= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F108)
	S130= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F109)
	S131= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F110)
	S132= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F111)
	S133= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F112)
	S134= FU.Bub_IF=>CU_IF.Bub                                  Premise(F113)
	S135= FU.Halt_IF=>CU_IF.Halt                                Premise(F114)
	S136= ICache.Hit=>CU_IF.ICacheHit                           Premise(F115)
	S137= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F116)
	S138= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F117)
	S139= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F118)
	S140= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F119)
	S141= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F120)
	S142= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F121)
	S143= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F122)
	S144= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F123)
	S145= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F124)
	S146= ICache.Hit=>FU.ICacheHit                              Premise(F125)
	S147= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F126)
	S148= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F127)
	S149= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F128)
	S150= IR_WB.Out=>FU.IR_WB                                   Premise(F129)
	S151= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F130)
	S152= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F131)
	S153= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F132)
	S154= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F133)
	S155= ALUOut_WB.Out=>FU.InWB                                Premise(F134)
	S156= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F135)
	S157= ALUOut_WB.Out=>GPR.WData                              Premise(F136)
	S158= IR_WB.Out15_11=>GPR.WReg                              Premise(F137)
	S159= IMMU.Addr=>IAddrReg.In                                Premise(F138)
	S160= PC.Out=>ICache.IEA                                    Premise(F139)
	S161= ICache.IEA=addr                                       Path(S126,S160)
	S162= ICache.Hit=ICacheHit(addr)                            ICache-Search(S161)
	S163= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S162,S136)
	S164= FU.ICacheHit=ICacheHit(addr)                          Path(S162,S146)
	S165= PC.Out=>ICache.IEA                                    Premise(F140)
	S166= IMem.MEM8WordOut=>ICache.WData                        Premise(F141)
	S167= ICache.Out=>ICacheReg.In                              Premise(F142)
	S168= PC.Out=>IMMU.IEA                                      Premise(F143)
	S169= IMMU.IEA=addr                                         Path(S126,S168)
	S170= CP0.ASID=>IMMU.PID                                    Premise(F144)
	S171= IMMU.PID=pid                                          Path(S127,S170)
	S172= IMMU.Addr={pid,addr}                                  IMMU-Search(S171,S169)
	S173= IAddrReg.In={pid,addr}                                Path(S172,S159)
	S174= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S171,S169)
	S175= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S174,S137)
	S176= IAddrReg.Out=>IMem.RAddr                              Premise(F145)
	S177= IMem.RAddr={pid,addr}                                 Path(S123,S176)
	S178= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S177,S113)
	S179= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S177,S113)
	S180= ICache.WData=IMemGet8Word({pid,addr})                 Path(S179,S166)
	S181= ICacheReg.Out=>IRMux.CacheData                        Premise(F146)
	S182= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F147)
	S183= IMem.Out=>IRMux.MemData                               Premise(F148)
	S184= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S178,S183)
	S185= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S184)
	S186= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F149)
	S187= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F150)
	S188= ICache.Out=>IR_ID.In                                  Premise(F151)
	S189= IRMux.Out=>IR_ID.In                                   Premise(F152)
	S190= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S185,S189)
	S191= ICache.Out=>IR_IMMU.In                                Premise(F153)
	S192= IR_DMMU2.Out=>IR_WB.In                                Premise(F154)
	S193= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F155)
	S194= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F156)
	S195= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F157)
	S196= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F158)
	S197= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F159)
	S198= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F160)
	S199= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F161)
	S200= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F162)
	S201= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F163)
	S202= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F164)
	S203= IR_EX.Out31_26=>CU_EX.Op                              Premise(F165)
	S204= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F166)
	S205= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F167)
	S206= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F168)
	S207= IR_ID.Out31_26=>CU_ID.Op                              Premise(F169)
	S208= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F170)
	S209= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F171)
	S210= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F172)
	S211= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F173)
	S212= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F174)
	S213= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F175)
	S214= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F176)
	S215= IR_WB.Out31_26=>CU_WB.Op                              Premise(F177)
	S216= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F178)
	S217= CtrlA_EX=0                                            Premise(F179)
	S218= CtrlB_EX=0                                            Premise(F180)
	S219= CtrlALUOut_MEM=0                                      Premise(F181)
	S220= CtrlALUOut_DMMU1=0                                    Premise(F182)
	S221= CtrlALUOut_DMMU2=0                                    Premise(F183)
	S222= CtrlALUOut_WB=0                                       Premise(F184)
	S223= CtrlA_MEM=0                                           Premise(F185)
	S224= CtrlA_WB=0                                            Premise(F186)
	S225= CtrlB_MEM=0                                           Premise(F187)
	S226= CtrlB_WB=0                                            Premise(F188)
	S227= CtrlICache=1                                          Premise(F189)
	S228= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S161,S180,S227)
	S229= CtrlIMMU=0                                            Premise(F190)
	S230= CtrlIR_DMMU1=0                                        Premise(F191)
	S231= CtrlIR_DMMU2=0                                        Premise(F192)
	S232= CtrlIR_EX=0                                           Premise(F193)
	S233= CtrlIR_ID=1                                           Premise(F194)
	S234= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S190,S233)
	S235= CtrlIR_IMMU=0                                         Premise(F195)
	S236= CtrlIR_MEM=0                                          Premise(F196)
	S237= CtrlIR_WB=0                                           Premise(F197)
	S238= CtrlGPR=0                                             Premise(F198)
	S239= GPR[rS]=a                                             GPR-Hold(S121,S238)
	S240= GPR[rT]=b                                             GPR-Hold(S122,S238)
	S241= CtrlIAddrReg=0                                        Premise(F199)
	S242= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S108,S241)
	S243= CtrlPC=0                                              Premise(F200)
	S244= CtrlPCInc=1                                           Premise(F201)
	S245= PC[Out]=addr+4                                        PC-Inc(S111,S243,S244)
	S246= PC[CIA]=addr                                          PC-Inc(S111,S243,S244)
	S247= CtrlIMem=0                                            Premise(F202)
	S248= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S113,S247)
	S249= CtrlICacheReg=0                                       Premise(F203)
	S250= CtrlASIDIn=0                                          Premise(F204)
	S251= CtrlCP0=0                                             Premise(F205)
	S252= CP0[ASID]=pid                                         CP0-Hold(S117,S251)
	S253= CtrlEPCIn=0                                           Premise(F206)
	S254= CtrlExCodeIn=0                                        Premise(F207)
	S255= CtrlIRMux=0                                           Premise(F208)

ID	S256= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S234)
	S257= IR_ID.Out31_26=0                                      IR-Out(S234)
	S258= IR_ID.Out25_21=rS                                     IR-Out(S234)
	S259= IR_ID.Out20_16=rT                                     IR-Out(S234)
	S260= IR_ID.Out15_11=rD                                     IR-Out(S234)
	S261= IR_ID.Out10_6=0                                       IR-Out(S234)
	S262= IR_ID.Out5_0=37                                       IR-Out(S234)
	S263= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S242)
	S264= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S242)
	S265= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S242)
	S266= PC.Out=addr+4                                         PC-Out(S245)
	S267= PC.CIA=addr                                           PC-Out(S246)
	S268= PC.CIA31_28=addr[31:28]                               PC-Out(S246)
	S269= CP0.ASID=pid                                          CP0-Read-ASID(S252)
	S270= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F209)
	S271= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F210)
	S272= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F211)
	S273= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F212)
	S274= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F213)
	S275= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F214)
	S276= FU.Bub_IF=>CU_IF.Bub                                  Premise(F215)
	S277= FU.Halt_IF=>CU_IF.Halt                                Premise(F216)
	S278= ICache.Hit=>CU_IF.ICacheHit                           Premise(F217)
	S279= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F218)
	S280= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F219)
	S281= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F220)
	S282= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F221)
	S283= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F222)
	S284= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F223)
	S285= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F224)
	S286= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F225)
	S287= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F226)
	S288= ICache.Hit=>FU.ICacheHit                              Premise(F227)
	S289= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F228)
	S290= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F229)
	S291= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F230)
	S292= IR_WB.Out=>FU.IR_WB                                   Premise(F231)
	S293= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F232)
	S294= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F233)
	S295= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F234)
	S296= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F235)
	S297= ALUOut_WB.Out=>FU.InWB                                Premise(F236)
	S298= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F237)
	S299= ALUOut_WB.Out=>GPR.WData                              Premise(F238)
	S300= IR_WB.Out15_11=>GPR.WReg                              Premise(F239)
	S301= IMMU.Addr=>IAddrReg.In                                Premise(F240)
	S302= PC.Out=>ICache.IEA                                    Premise(F241)
	S303= ICache.IEA=addr+4                                     Path(S266,S302)
	S304= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S303)
	S305= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S304,S278)
	S306= FU.ICacheHit=ICacheHit(addr+4)                        Path(S304,S288)
	S307= PC.Out=>ICache.IEA                                    Premise(F242)
	S308= IMem.MEM8WordOut=>ICache.WData                        Premise(F243)
	S309= ICache.Out=>ICacheReg.In                              Premise(F244)
	S310= PC.Out=>IMMU.IEA                                      Premise(F245)
	S311= IMMU.IEA=addr+4                                       Path(S266,S310)
	S312= CP0.ASID=>IMMU.PID                                    Premise(F246)
	S313= IMMU.PID=pid                                          Path(S269,S312)
	S314= IMMU.Addr={pid,addr+4}                                IMMU-Search(S313,S311)
	S315= IAddrReg.In={pid,addr+4}                              Path(S314,S301)
	S316= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S313,S311)
	S317= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S316,S279)
	S318= IAddrReg.Out=>IMem.RAddr                              Premise(F247)
	S319= IMem.RAddr={pid,addr}                                 Path(S263,S318)
	S320= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S319,S248)
	S321= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S319,S248)
	S322= ICache.WData=IMemGet8Word({pid,addr})                 Path(S321,S308)
	S323= ICacheReg.Out=>IRMux.CacheData                        Premise(F248)
	S324= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F249)
	S325= IMem.Out=>IRMux.MemData                               Premise(F250)
	S326= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S320,S325)
	S327= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S326)
	S328= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F251)
	S329= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F252)
	S330= ICache.Out=>IR_ID.In                                  Premise(F253)
	S331= IRMux.Out=>IR_ID.In                                   Premise(F254)
	S332= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S327,S331)
	S333= ICache.Out=>IR_IMMU.In                                Premise(F255)
	S334= IR_DMMU2.Out=>IR_WB.In                                Premise(F256)
	S335= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F257)
	S336= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F258)
	S337= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F259)
	S338= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F260)
	S339= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F261)
	S340= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F262)
	S341= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F263)
	S342= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F264)
	S343= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F265)
	S344= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F266)
	S345= IR_EX.Out31_26=>CU_EX.Op                              Premise(F267)
	S346= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F268)
	S347= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F269)
	S348= CU_ID.IRFunc1=rT                                      Path(S259,S347)
	S349= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F270)
	S350= CU_ID.IRFunc2=rS                                      Path(S258,S349)
	S351= IR_ID.Out31_26=>CU_ID.Op                              Premise(F271)
	S352= CU_ID.Op=0                                            Path(S257,S351)
	S353= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F272)
	S354= CU_ID.IRFunc=37                                       Path(S262,S353)
	S355= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F273)
	S356= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F274)
	S357= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F275)
	S358= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F276)
	S359= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F277)
	S360= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F278)
	S361= IR_WB.Out31_26=>CU_WB.Op                              Premise(F279)
	S362= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F280)
	S363= CtrlA_EX=1                                            Premise(F281)
	S364= CtrlB_EX=1                                            Premise(F282)
	S365= CtrlALUOut_MEM=0                                      Premise(F283)
	S366= CtrlALUOut_DMMU1=0                                    Premise(F284)
	S367= CtrlALUOut_DMMU2=0                                    Premise(F285)
	S368= CtrlALUOut_WB=0                                       Premise(F286)
	S369= CtrlA_MEM=0                                           Premise(F287)
	S370= CtrlA_WB=0                                            Premise(F288)
	S371= CtrlB_MEM=0                                           Premise(F289)
	S372= CtrlB_WB=0                                            Premise(F290)
	S373= CtrlICache=0                                          Premise(F291)
	S374= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S228,S373)
	S375= CtrlIMMU=0                                            Premise(F292)
	S376= CtrlIR_DMMU1=0                                        Premise(F293)
	S377= CtrlIR_DMMU2=0                                        Premise(F294)
	S378= CtrlIR_EX=1                                           Premise(F295)
	S379= CtrlIR_ID=0                                           Premise(F296)
	S380= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S234,S379)
	S381= CtrlIR_IMMU=0                                         Premise(F297)
	S382= CtrlIR_MEM=0                                          Premise(F298)
	S383= CtrlIR_WB=0                                           Premise(F299)
	S384= CtrlGPR=0                                             Premise(F300)
	S385= GPR[rS]=a                                             GPR-Hold(S239,S384)
	S386= GPR[rT]=b                                             GPR-Hold(S240,S384)
	S387= CtrlIAddrReg=0                                        Premise(F301)
	S388= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S242,S387)
	S389= CtrlPC=0                                              Premise(F302)
	S390= CtrlPCInc=0                                           Premise(F303)
	S391= PC[CIA]=addr                                          PC-Hold(S246,S390)
	S392= PC[Out]=addr+4                                        PC-Hold(S245,S389,S390)
	S393= CtrlIMem=0                                            Premise(F304)
	S394= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S248,S393)
	S395= CtrlICacheReg=0                                       Premise(F305)
	S396= CtrlASIDIn=0                                          Premise(F306)
	S397= CtrlCP0=0                                             Premise(F307)
	S398= CP0[ASID]=pid                                         CP0-Hold(S252,S397)
	S399= CtrlEPCIn=0                                           Premise(F308)
	S400= CtrlExCodeIn=0                                        Premise(F309)
	S401= CtrlIRMux=0                                           Premise(F310)

EX	S402= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S380)
	S403= IR_ID.Out31_26=0                                      IR-Out(S380)
	S404= IR_ID.Out25_21=rS                                     IR-Out(S380)
	S405= IR_ID.Out20_16=rT                                     IR-Out(S380)
	S406= IR_ID.Out15_11=rD                                     IR-Out(S380)
	S407= IR_ID.Out10_6=0                                       IR-Out(S380)
	S408= IR_ID.Out5_0=37                                       IR-Out(S380)
	S409= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S388)
	S410= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S388)
	S411= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S388)
	S412= PC.CIA=addr                                           PC-Out(S391)
	S413= PC.CIA31_28=addr[31:28]                               PC-Out(S391)
	S414= PC.Out=addr+4                                         PC-Out(S392)
	S415= CP0.ASID=pid                                          CP0-Read-ASID(S398)
	S416= ALU.Func=6'b000001                                    Premise(F311)
	S417= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F312)
	S418= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F313)
	S419= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F314)
	S420= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F315)
	S421= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F316)
	S422= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F317)
	S423= FU.Bub_IF=>CU_IF.Bub                                  Premise(F318)
	S424= FU.Halt_IF=>CU_IF.Halt                                Premise(F319)
	S425= ICache.Hit=>CU_IF.ICacheHit                           Premise(F320)
	S426= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F321)
	S427= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F322)
	S428= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F323)
	S429= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F324)
	S430= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F325)
	S431= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F326)
	S432= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F327)
	S433= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F328)
	S434= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F329)
	S435= ICache.Hit=>FU.ICacheHit                              Premise(F330)
	S436= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F331)
	S437= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F332)
	S438= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F333)
	S439= IR_WB.Out=>FU.IR_WB                                   Premise(F334)
	S440= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F335)
	S441= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F336)
	S442= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F337)
	S443= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F338)
	S444= ALUOut_WB.Out=>FU.InWB                                Premise(F339)
	S445= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F340)
	S446= ALUOut_WB.Out=>GPR.WData                              Premise(F341)
	S447= IR_WB.Out15_11=>GPR.WReg                              Premise(F342)
	S448= IMMU.Addr=>IAddrReg.In                                Premise(F343)
	S449= PC.Out=>ICache.IEA                                    Premise(F344)
	S450= ICache.IEA=addr+4                                     Path(S414,S449)
	S451= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S450)
	S452= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S451,S425)
	S453= FU.ICacheHit=ICacheHit(addr+4)                        Path(S451,S435)
	S454= PC.Out=>ICache.IEA                                    Premise(F345)
	S455= IMem.MEM8WordOut=>ICache.WData                        Premise(F346)
	S456= ICache.Out=>ICacheReg.In                              Premise(F347)
	S457= PC.Out=>IMMU.IEA                                      Premise(F348)
	S458= IMMU.IEA=addr+4                                       Path(S414,S457)
	S459= CP0.ASID=>IMMU.PID                                    Premise(F349)
	S460= IMMU.PID=pid                                          Path(S415,S459)
	S461= IMMU.Addr={pid,addr+4}                                IMMU-Search(S460,S458)
	S462= IAddrReg.In={pid,addr+4}                              Path(S461,S448)
	S463= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S460,S458)
	S464= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S463,S426)
	S465= IAddrReg.Out=>IMem.RAddr                              Premise(F350)
	S466= IMem.RAddr={pid,addr}                                 Path(S409,S465)
	S467= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S466,S394)
	S468= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S466,S394)
	S469= ICache.WData=IMemGet8Word({pid,addr})                 Path(S468,S455)
	S470= ICacheReg.Out=>IRMux.CacheData                        Premise(F351)
	S471= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F352)
	S472= IMem.Out=>IRMux.MemData                               Premise(F353)
	S473= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S467,S472)
	S474= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S473)
	S475= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F354)
	S476= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F355)
	S477= ICache.Out=>IR_ID.In                                  Premise(F356)
	S478= IRMux.Out=>IR_ID.In                                   Premise(F357)
	S479= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S474,S478)
	S480= ICache.Out=>IR_IMMU.In                                Premise(F358)
	S481= IR_DMMU2.Out=>IR_WB.In                                Premise(F359)
	S482= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F360)
	S483= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F361)
	S484= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F362)
	S485= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F363)
	S486= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F364)
	S487= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F365)
	S488= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F366)
	S489= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F367)
	S490= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F368)
	S491= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F369)
	S492= IR_EX.Out31_26=>CU_EX.Op                              Premise(F370)
	S493= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F371)
	S494= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F372)
	S495= CU_ID.IRFunc1=rT                                      Path(S405,S494)
	S496= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F373)
	S497= CU_ID.IRFunc2=rS                                      Path(S404,S496)
	S498= IR_ID.Out31_26=>CU_ID.Op                              Premise(F374)
	S499= CU_ID.Op=0                                            Path(S403,S498)
	S500= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F375)
	S501= CU_ID.IRFunc=37                                       Path(S408,S500)
	S502= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F376)
	S503= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F377)
	S504= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F378)
	S505= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F379)
	S506= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F380)
	S507= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F381)
	S508= IR_WB.Out31_26=>CU_WB.Op                              Premise(F382)
	S509= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F383)
	S510= CtrlA_EX=0                                            Premise(F384)
	S511= CtrlB_EX=0                                            Premise(F385)
	S512= CtrlALUOut_MEM=1                                      Premise(F386)
	S513= CtrlALUOut_DMMU1=0                                    Premise(F387)
	S514= CtrlALUOut_DMMU2=0                                    Premise(F388)
	S515= CtrlALUOut_WB=0                                       Premise(F389)
	S516= CtrlA_MEM=0                                           Premise(F390)
	S517= CtrlA_WB=0                                            Premise(F391)
	S518= CtrlB_MEM=0                                           Premise(F392)
	S519= CtrlB_WB=0                                            Premise(F393)
	S520= CtrlICache=0                                          Premise(F394)
	S521= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S374,S520)
	S522= CtrlIMMU=0                                            Premise(F395)
	S523= CtrlIR_DMMU1=0                                        Premise(F396)
	S524= CtrlIR_DMMU2=0                                        Premise(F397)
	S525= CtrlIR_EX=0                                           Premise(F398)
	S526= CtrlIR_ID=0                                           Premise(F399)
	S527= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S380,S526)
	S528= CtrlIR_IMMU=0                                         Premise(F400)
	S529= CtrlIR_MEM=1                                          Premise(F401)
	S530= CtrlIR_WB=0                                           Premise(F402)
	S531= CtrlGPR=0                                             Premise(F403)
	S532= GPR[rS]=a                                             GPR-Hold(S385,S531)
	S533= GPR[rT]=b                                             GPR-Hold(S386,S531)
	S534= CtrlIAddrReg=0                                        Premise(F404)
	S535= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S388,S534)
	S536= CtrlPC=0                                              Premise(F405)
	S537= CtrlPCInc=0                                           Premise(F406)
	S538= PC[CIA]=addr                                          PC-Hold(S391,S537)
	S539= PC[Out]=addr+4                                        PC-Hold(S392,S536,S537)
	S540= CtrlIMem=0                                            Premise(F407)
	S541= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S394,S540)
	S542= CtrlICacheReg=0                                       Premise(F408)
	S543= CtrlASIDIn=0                                          Premise(F409)
	S544= CtrlCP0=0                                             Premise(F410)
	S545= CP0[ASID]=pid                                         CP0-Hold(S398,S544)
	S546= CtrlEPCIn=0                                           Premise(F411)
	S547= CtrlExCodeIn=0                                        Premise(F412)
	S548= CtrlIRMux=0                                           Premise(F413)

MEM	S549= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S527)
	S550= IR_ID.Out31_26=0                                      IR-Out(S527)
	S551= IR_ID.Out25_21=rS                                     IR-Out(S527)
	S552= IR_ID.Out20_16=rT                                     IR-Out(S527)
	S553= IR_ID.Out15_11=rD                                     IR-Out(S527)
	S554= IR_ID.Out10_6=0                                       IR-Out(S527)
	S555= IR_ID.Out5_0=37                                       IR-Out(S527)
	S556= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S535)
	S557= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S535)
	S558= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S535)
	S559= PC.CIA=addr                                           PC-Out(S538)
	S560= PC.CIA31_28=addr[31:28]                               PC-Out(S538)
	S561= PC.Out=addr+4                                         PC-Out(S539)
	S562= CP0.ASID=pid                                          CP0-Read-ASID(S545)
	S563= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F414)
	S564= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F415)
	S565= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F416)
	S566= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F417)
	S567= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F418)
	S568= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F419)
	S569= FU.Bub_IF=>CU_IF.Bub                                  Premise(F420)
	S570= FU.Halt_IF=>CU_IF.Halt                                Premise(F421)
	S571= ICache.Hit=>CU_IF.ICacheHit                           Premise(F422)
	S572= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F423)
	S573= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F424)
	S574= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F425)
	S575= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F426)
	S576= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F427)
	S577= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F428)
	S578= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F429)
	S579= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F430)
	S580= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F431)
	S581= ICache.Hit=>FU.ICacheHit                              Premise(F432)
	S582= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F433)
	S583= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F434)
	S584= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F435)
	S585= IR_WB.Out=>FU.IR_WB                                   Premise(F436)
	S586= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F437)
	S587= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F438)
	S588= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F439)
	S589= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F440)
	S590= ALUOut_WB.Out=>FU.InWB                                Premise(F441)
	S591= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F442)
	S592= ALUOut_WB.Out=>GPR.WData                              Premise(F443)
	S593= IR_WB.Out15_11=>GPR.WReg                              Premise(F444)
	S594= IMMU.Addr=>IAddrReg.In                                Premise(F445)
	S595= PC.Out=>ICache.IEA                                    Premise(F446)
	S596= ICache.IEA=addr+4                                     Path(S561,S595)
	S597= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S596)
	S598= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S597,S571)
	S599= FU.ICacheHit=ICacheHit(addr+4)                        Path(S597,S581)
	S600= PC.Out=>ICache.IEA                                    Premise(F447)
	S601= IMem.MEM8WordOut=>ICache.WData                        Premise(F448)
	S602= ICache.Out=>ICacheReg.In                              Premise(F449)
	S603= PC.Out=>IMMU.IEA                                      Premise(F450)
	S604= IMMU.IEA=addr+4                                       Path(S561,S603)
	S605= CP0.ASID=>IMMU.PID                                    Premise(F451)
	S606= IMMU.PID=pid                                          Path(S562,S605)
	S607= IMMU.Addr={pid,addr+4}                                IMMU-Search(S606,S604)
	S608= IAddrReg.In={pid,addr+4}                              Path(S607,S594)
	S609= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S606,S604)
	S610= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S609,S572)
	S611= IAddrReg.Out=>IMem.RAddr                              Premise(F452)
	S612= IMem.RAddr={pid,addr}                                 Path(S556,S611)
	S613= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S612,S541)
	S614= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S612,S541)
	S615= ICache.WData=IMemGet8Word({pid,addr})                 Path(S614,S601)
	S616= ICacheReg.Out=>IRMux.CacheData                        Premise(F453)
	S617= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F454)
	S618= IMem.Out=>IRMux.MemData                               Premise(F455)
	S619= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S613,S618)
	S620= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S619)
	S621= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F456)
	S622= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F457)
	S623= ICache.Out=>IR_ID.In                                  Premise(F458)
	S624= IRMux.Out=>IR_ID.In                                   Premise(F459)
	S625= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S620,S624)
	S626= ICache.Out=>IR_IMMU.In                                Premise(F460)
	S627= IR_DMMU2.Out=>IR_WB.In                                Premise(F461)
	S628= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F462)
	S629= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F463)
	S630= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F464)
	S631= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F465)
	S632= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F466)
	S633= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F467)
	S634= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F468)
	S635= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F469)
	S636= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F470)
	S637= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F471)
	S638= IR_EX.Out31_26=>CU_EX.Op                              Premise(F472)
	S639= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F473)
	S640= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F474)
	S641= CU_ID.IRFunc1=rT                                      Path(S552,S640)
	S642= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F475)
	S643= CU_ID.IRFunc2=rS                                      Path(S551,S642)
	S644= IR_ID.Out31_26=>CU_ID.Op                              Premise(F476)
	S645= CU_ID.Op=0                                            Path(S550,S644)
	S646= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F477)
	S647= CU_ID.IRFunc=37                                       Path(S555,S646)
	S648= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F478)
	S649= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F479)
	S650= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F480)
	S651= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F481)
	S652= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F482)
	S653= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F483)
	S654= IR_WB.Out31_26=>CU_WB.Op                              Premise(F484)
	S655= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F485)
	S656= CtrlA_EX=0                                            Premise(F486)
	S657= CtrlB_EX=0                                            Premise(F487)
	S658= CtrlALUOut_MEM=0                                      Premise(F488)
	S659= CtrlALUOut_DMMU1=1                                    Premise(F489)
	S660= CtrlALUOut_DMMU2=0                                    Premise(F490)
	S661= CtrlALUOut_WB=1                                       Premise(F491)
	S662= CtrlA_MEM=0                                           Premise(F492)
	S663= CtrlA_WB=1                                            Premise(F493)
	S664= CtrlB_MEM=0                                           Premise(F494)
	S665= CtrlB_WB=1                                            Premise(F495)
	S666= CtrlICache=0                                          Premise(F496)
	S667= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S521,S666)
	S668= CtrlIMMU=0                                            Premise(F497)
	S669= CtrlIR_DMMU1=1                                        Premise(F498)
	S670= CtrlIR_DMMU2=0                                        Premise(F499)
	S671= CtrlIR_EX=0                                           Premise(F500)
	S672= CtrlIR_ID=0                                           Premise(F501)
	S673= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S527,S672)
	S674= CtrlIR_IMMU=0                                         Premise(F502)
	S675= CtrlIR_MEM=0                                          Premise(F503)
	S676= CtrlIR_WB=1                                           Premise(F504)
	S677= CtrlGPR=0                                             Premise(F505)
	S678= GPR[rS]=a                                             GPR-Hold(S532,S677)
	S679= GPR[rT]=b                                             GPR-Hold(S533,S677)
	S680= CtrlIAddrReg=0                                        Premise(F506)
	S681= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S535,S680)
	S682= CtrlPC=0                                              Premise(F507)
	S683= CtrlPCInc=0                                           Premise(F508)
	S684= PC[CIA]=addr                                          PC-Hold(S538,S683)
	S685= PC[Out]=addr+4                                        PC-Hold(S539,S682,S683)
	S686= CtrlIMem=0                                            Premise(F509)
	S687= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S541,S686)
	S688= CtrlICacheReg=0                                       Premise(F510)
	S689= CtrlASIDIn=0                                          Premise(F511)
	S690= CtrlCP0=0                                             Premise(F512)
	S691= CP0[ASID]=pid                                         CP0-Hold(S545,S690)
	S692= CtrlEPCIn=0                                           Premise(F513)
	S693= CtrlExCodeIn=0                                        Premise(F514)
	S694= CtrlIRMux=0                                           Premise(F515)

WB	S695= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S673)
	S696= IR_ID.Out31_26=0                                      IR-Out(S673)
	S697= IR_ID.Out25_21=rS                                     IR-Out(S673)
	S698= IR_ID.Out20_16=rT                                     IR-Out(S673)
	S699= IR_ID.Out15_11=rD                                     IR-Out(S673)
	S700= IR_ID.Out10_6=0                                       IR-Out(S673)
	S701= IR_ID.Out5_0=37                                       IR-Out(S673)
	S702= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S681)
	S703= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S681)
	S704= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S681)
	S705= PC.CIA=addr                                           PC-Out(S684)
	S706= PC.CIA31_28=addr[31:28]                               PC-Out(S684)
	S707= PC.Out=addr+4                                         PC-Out(S685)
	S708= CP0.ASID=pid                                          CP0-Read-ASID(S691)
	S709= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F720)
	S710= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F721)
	S711= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F722)
	S712= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F723)
	S713= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F724)
	S714= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F725)
	S715= FU.Bub_IF=>CU_IF.Bub                                  Premise(F726)
	S716= FU.Halt_IF=>CU_IF.Halt                                Premise(F727)
	S717= ICache.Hit=>CU_IF.ICacheHit                           Premise(F728)
	S718= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F729)
	S719= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F730)
	S720= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F731)
	S721= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F732)
	S722= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F733)
	S723= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F734)
	S724= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F735)
	S725= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F736)
	S726= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F737)
	S727= ICache.Hit=>FU.ICacheHit                              Premise(F738)
	S728= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F739)
	S729= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F740)
	S730= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F741)
	S731= IR_WB.Out=>FU.IR_WB                                   Premise(F742)
	S732= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F743)
	S733= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F744)
	S734= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F745)
	S735= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F746)
	S736= ALUOut_WB.Out=>FU.InWB                                Premise(F747)
	S737= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F748)
	S738= ALUOut_WB.Out=>GPR.WData                              Premise(F749)
	S739= IR_WB.Out15_11=>GPR.WReg                              Premise(F750)
	S740= IMMU.Addr=>IAddrReg.In                                Premise(F751)
	S741= PC.Out=>ICache.IEA                                    Premise(F752)
	S742= ICache.IEA=addr+4                                     Path(S707,S741)
	S743= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S742)
	S744= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S743,S717)
	S745= FU.ICacheHit=ICacheHit(addr+4)                        Path(S743,S727)
	S746= PC.Out=>ICache.IEA                                    Premise(F753)
	S747= IMem.MEM8WordOut=>ICache.WData                        Premise(F754)
	S748= ICache.Out=>ICacheReg.In                              Premise(F755)
	S749= PC.Out=>IMMU.IEA                                      Premise(F756)
	S750= IMMU.IEA=addr+4                                       Path(S707,S749)
	S751= CP0.ASID=>IMMU.PID                                    Premise(F757)
	S752= IMMU.PID=pid                                          Path(S708,S751)
	S753= IMMU.Addr={pid,addr+4}                                IMMU-Search(S752,S750)
	S754= IAddrReg.In={pid,addr+4}                              Path(S753,S740)
	S755= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S752,S750)
	S756= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S755,S718)
	S757= IAddrReg.Out=>IMem.RAddr                              Premise(F758)
	S758= IMem.RAddr={pid,addr}                                 Path(S702,S757)
	S759= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S758,S687)
	S760= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S758,S687)
	S761= ICache.WData=IMemGet8Word({pid,addr})                 Path(S760,S747)
	S762= ICacheReg.Out=>IRMux.CacheData                        Premise(F759)
	S763= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F760)
	S764= IMem.Out=>IRMux.MemData                               Premise(F761)
	S765= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S759,S764)
	S766= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S765)
	S767= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F762)
	S768= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F763)
	S769= ICache.Out=>IR_ID.In                                  Premise(F764)
	S770= IRMux.Out=>IR_ID.In                                   Premise(F765)
	S771= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S766,S770)
	S772= ICache.Out=>IR_IMMU.In                                Premise(F766)
	S773= IR_DMMU2.Out=>IR_WB.In                                Premise(F767)
	S774= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F768)
	S775= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F769)
	S776= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F770)
	S777= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F771)
	S778= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F772)
	S779= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F773)
	S780= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F774)
	S781= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F775)
	S782= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F776)
	S783= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F777)
	S784= IR_EX.Out31_26=>CU_EX.Op                              Premise(F778)
	S785= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F779)
	S786= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F780)
	S787= CU_ID.IRFunc1=rT                                      Path(S698,S786)
	S788= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F781)
	S789= CU_ID.IRFunc2=rS                                      Path(S697,S788)
	S790= IR_ID.Out31_26=>CU_ID.Op                              Premise(F782)
	S791= CU_ID.Op=0                                            Path(S696,S790)
	S792= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F783)
	S793= CU_ID.IRFunc=37                                       Path(S701,S792)
	S794= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F784)
	S795= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F785)
	S796= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F786)
	S797= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F787)
	S798= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F788)
	S799= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F789)
	S800= IR_WB.Out31_26=>CU_WB.Op                              Premise(F790)
	S801= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F791)
	S802= CtrlA_EX=0                                            Premise(F792)
	S803= CtrlB_EX=0                                            Premise(F793)
	S804= CtrlALUOut_MEM=0                                      Premise(F794)
	S805= CtrlALUOut_DMMU1=0                                    Premise(F795)
	S806= CtrlALUOut_DMMU2=0                                    Premise(F796)
	S807= CtrlALUOut_WB=0                                       Premise(F797)
	S808= CtrlA_MEM=0                                           Premise(F798)
	S809= CtrlA_WB=0                                            Premise(F799)
	S810= CtrlB_MEM=0                                           Premise(F800)
	S811= CtrlB_WB=0                                            Premise(F801)
	S812= CtrlICache=0                                          Premise(F802)
	S813= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S667,S812)
	S814= CtrlIMMU=0                                            Premise(F803)
	S815= CtrlIR_DMMU1=0                                        Premise(F804)
	S816= CtrlIR_DMMU2=0                                        Premise(F805)
	S817= CtrlIR_EX=0                                           Premise(F806)
	S818= CtrlIR_ID=0                                           Premise(F807)
	S819= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S673,S818)
	S820= CtrlIR_IMMU=0                                         Premise(F808)
	S821= CtrlIR_MEM=0                                          Premise(F809)
	S822= CtrlIR_WB=0                                           Premise(F810)
	S823= CtrlGPR=1                                             Premise(F811)
	S824= CtrlIAddrReg=0                                        Premise(F812)
	S825= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S681,S824)
	S826= CtrlPC=0                                              Premise(F813)
	S827= CtrlPCInc=0                                           Premise(F814)
	S828= PC[CIA]=addr                                          PC-Hold(S684,S827)
	S829= PC[Out]=addr+4                                        PC-Hold(S685,S826,S827)
	S830= CtrlIMem=0                                            Premise(F815)
	S831= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S687,S830)
	S832= CtrlICacheReg=0                                       Premise(F816)
	S833= CtrlASIDIn=0                                          Premise(F817)
	S834= CtrlCP0=0                                             Premise(F818)
	S835= CP0[ASID]=pid                                         CP0-Hold(S691,S834)
	S836= CtrlEPCIn=0                                           Premise(F819)
	S837= CtrlExCodeIn=0                                        Premise(F820)
	S838= CtrlIRMux=0                                           Premise(F821)

POST	S813= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S667,S812)
	S819= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S673,S818)
	S825= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S681,S824)
	S828= PC[CIA]=addr                                          PC-Hold(S684,S827)
	S829= PC[Out]=addr+4                                        PC-Hold(S685,S826,S827)
	S831= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S687,S830)
	S835= CP0[ASID]=pid                                         CP0-Hold(S691,S834)

