Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Mar 23 16:23:03 2016
| Host         : vir-Lenovo-Z580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgadisplaydriver_timing_summary_routed.rpt -rpx vgadisplaydriver_timing_summary_routed.rpx
| Design       : vgadisplaydriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.293        0.000                      0                   52        0.250        0.000                      0                   52        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.293        0.000                      0                   52        0.250        0.000                      0                   52        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.090ns (25.835%)  route 3.129ns (74.165%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.647     9.291    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y142        FDRE                                         r  myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X87Y142        FDRE                                         r  myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.090ns (26.682%)  route 2.995ns (73.318%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.513     9.157    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.090ns (26.682%)  route 2.995ns (73.318%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.513     9.157    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.090ns (26.682%)  route 2.995ns (73.318%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.513     9.157    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.090ns (26.682%)  route 2.995ns (73.318%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.513     9.157    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    14.780    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X89Y142        FDRE (Setup_fdre_C_R)       -0.429    14.584    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 1.090ns (27.603%)  route 2.859ns (72.397%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.376     9.021    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X86Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X86Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X86Y143        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.090ns (27.633%)  route 2.855ns (72.367%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.372     9.017    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.090ns (27.633%)  route 2.855ns (72.367%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.372     9.017    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.090ns (27.633%)  route 2.855ns (72.367%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.372     9.017    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.090ns (27.633%)  route 2.855ns (72.367%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.714     5.072    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.419     5.491 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=13, routed)          1.350     6.842    myvgatimer/xy/x_reg_n_0_[3]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.299     7.141 f  myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           0.508     7.649    myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.311     8.083    myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.124     8.207 r  myvgatimer/xy/y[9]_i_2/O
                         net (fo=11, routed)          0.313     8.521    myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124     8.645 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.372     9.017    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    14.781    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.268    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    14.585    myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/CLK
    SLICE_X88Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164     1.597 r  myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.174     1.771    myvgatimer/clk_count[0]
    SLICE_X88Y142        LUT2 (Prop_lut2_I1_O)        0.043     1.814 r  myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    myvgatimer/p_0_in[1]
    SLICE_X88Y142        FDRE                                         r  myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/CLK
    SLICE_X88Y142        FDRE                                         r  myvgatimer/clk_count_reg[1]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.131     1.564    myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/CLK
    SLICE_X88Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164     1.597 f  myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.174     1.771    myvgatimer/clk_count[0]
    SLICE_X88Y142        LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  myvgatimer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    myvgatimer/p_0_in[0]
    SLICE_X88Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/CLK
    SLICE_X88Y142        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.120     1.553    myvgatimer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.207%)  route 0.195ns (50.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/x_reg[2]/Q
                         net (fo=12, routed)          0.195     1.770    myvgatimer/xy/x_reg_n_0_[2]
    SLICE_X86Y142        LUT5 (Prop_lut5_I3_O)        0.048     1.818 r  myvgatimer/xy/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    myvgatimer/xy/x[4]_i_1_n_0
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
                         clock pessimism             -0.491     1.449    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.105     1.554    myvgatimer/xy/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.713%)  route 0.129ns (36.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.128     1.561 r  myvgatimer/xy/x_reg[7]/Q
                         net (fo=15, routed)          0.129     1.691    myvgatimer/xy/x_reg_n_0_[7]
    SLICE_X87Y141        LUT6 (Prop_lut6_I4_O)        0.099     1.790 r  myvgatimer/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.790    myvgatimer/xy/x[8]_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[8]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.092     1.525    myvgatimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.434    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.128     1.562 r  myvgatimer/xy/y_reg[8]/Q
                         net (fo=7, routed)           0.130     1.693    myvgatimer/xy/y[8]
    SLICE_X87Y143        LUT6 (Prop_lut6_I1_O)        0.098     1.791 r  myvgatimer/xy/y[9]_i_3/O
                         net (fo=1, routed)           0.000     1.791    myvgatimer/xy/p_0_in__0[9]
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     1.942    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092     1.526    myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/x_reg[6]/Q
                         net (fo=14, routed)          0.190     1.765    myvgatimer/xy/x_reg_n_0_[6]
    SLICE_X87Y141        LUT4 (Prop_lut4_I3_O)        0.042     1.807 r  myvgatimer/xy/x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.807    myvgatimer/xy/x[7]_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[7]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.107     1.540    myvgatimer/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.739%)  route 0.188ns (50.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.434    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.575 r  myvgatimer/xy/y_reg[4]/Q
                         net (fo=12, routed)          0.188     1.763    myvgatimer/xy/y[4]
    SLICE_X89Y142        LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    myvgatimer/xy/y[5]_i_1_n_0
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.491     1.449    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.092     1.541    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/y_reg[1]/Q
                         net (fo=14, routed)          0.204     1.778    myvgatimer/xy/y[1]
    SLICE_X89Y142        LUT3 (Prop_lut3_I2_O)        0.042     1.820 r  myvgatimer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    myvgatimer/xy/p_0_in__0[2]
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/y_reg[2]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.107     1.540    myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y140        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/x_reg[2]/Q
                         net (fo=12, routed)          0.208     1.782    myvgatimer/xy/x_reg_n_0_[2]
    SLICE_X86Y140        LUT4 (Prop_lut4_I2_O)        0.042     1.824 r  myvgatimer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    myvgatimer/xy/x[3]_i_1_n_0
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X86Y140        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.107     1.540    myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.433    myvgatimer/xy/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     1.574 r  myvgatimer/xy/x_reg[6]/Q
                         net (fo=14, routed)          0.190     1.765    myvgatimer/xy/x_reg_n_0_[6]
    SLICE_X87Y141        LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  myvgatimer/xy/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.810    myvgatimer/xy/x[6]_i_1_n_0
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     1.941    myvgatimer/xy/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.091     1.524    myvgatimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y142   myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y142   myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140   myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y141   myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140   myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y140   myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y142   myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y141   myvgatimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y141   myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y141   myvgatimer/xy/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y141   myvgatimer/xy/x_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y143   myvgatimer/xy/y_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y143   myvgatimer/xy/y_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y143   myvgatimer/xy/y_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y143   myvgatimer/xy/y_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y143   myvgatimer/xy/y_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y142   myvgatimer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y142   myvgatimer/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   myvgatimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y142   myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y142   myvgatimer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   myvgatimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   myvgatimer/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y140   myvgatimer/xy/x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   myvgatimer/xy/x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   myvgatimer/xy/x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   myvgatimer/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   myvgatimer/xy/x_reg[8]/C



