// Seed: 1602077618
module module_0;
  always id_1 <= id_1;
  assign module_2.type_18 = 0;
endmodule
module module_1;
  assign id_1 = -1;
  wire id_2, id_3;
  integer id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    output tri id_7,
    output tri id_8,
    input tri1 id_9,
    input tri id_10,
    output wire id_11,
    output tri1 id_12,
    output uwire id_13,
    output tri0 id_14,
    output tri1 id_15
);
  always id_8 = 1 ^ id_1;
  module_0 modCall_1 ();
endmodule
