$date
  Mon Jun 28 17:32:56 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module pipeline_register_d $end
$var reg 1 ! clk $end
$var reg 1 " stalld $end
$var reg 32 # instr[31:0] $end
$var reg 32 $ pcplus4[31:0] $end
$var reg 32 % instrd[31:0] $end
$var reg 32 & pcplus4d[31:0] $end
$comment mem is not handled $end
$upscope $end
$enddefinitions $end
#0
U!
U"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
