Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: State_reg[0]/Q
    (Clocked by sysclk F)
Endpoint: display_reg[0]/D
    (Clocked by sysclk F)
Path Group: default
Data required time: 1958.7
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 41.3)
Data arrival time: 397.8
Slack: 1560.9
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      1     0,   35                       
i_0_0_0/A->ZN            INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     13    36,   36  /PD_TOP        (1.10)
State_reg[0]/CK->Q       DFF_X1*                 rr    145.6    145.6    145.6      0.0      0.0      4.9     30.3      7    36,   36  /PD_TOP        (1.10)
i_0_1_20/B->Z            XOR2_X2*                rr    257.2    111.6    111.5      0.1     15.3      1.4     29.3      2    36,   36  /PD_TOP        (1.10)
i_0_1_9/C1->ZN           OAI222_X2               rf    294.5     37.3     37.3      0.0     15.3      0.8      3.0      1    36,   36  /PD_TOP        (1.10)
i_0_1_8/A2->ZN           AND2_X4                 ff    328.9     34.4     34.4      0.0     20.1      1.4      4.7      2    36,   36  /PD_TOP        (1.10)
i_0_1_7/A3->ZN           OR3_X4                  ff    397.8     68.9     68.9      0.0      5.7      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
display_reg[0]/D         DFF_X1                   f    397.8      0.0               0.0     11.1                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[2]
    (Clocked by rtDefaultClock R)
Endpoint: display_reg[2]/D
    (Clocked by sysclk F)
Path Group: I2R
Data required time: 969.3
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.7)
Data arrival time: 951.7
Slack: 17.6
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[2]                    {set_input_delay}        f    700.0    700.0    700.0                        5.4      9.6      2     0,   36                       
i_0_1_28/A2->ZN          OR3_X4                  ff    800.0    100.0     99.6      0.4    100.0      0.7      3.0      1    36,   36  /PD_TOP        (1.10)
i_0_1_27/A3->ZN          AND3_X4                 ff    833.9     33.9     33.9      0.0     11.4      0.8      4.6      1    36,   36  /PD_TOP        (1.10)
i_0_1_26/A4->ZN          NOR4_X4                 fr    923.4     89.5     89.5      0.0      6.2      2.3      7.8      3    36,   36  /PD_TOP        (1.10)
i_0_1_21/A1->ZN          OR3_X4                  rr    951.7     28.3     28.3      0.0     51.1      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
display_reg[2]/D         DFF_X1                   r    951.7      0.0               0.0      5.8                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: out_reg[4]/Q
    (Clocked by sysclk F)
Endpoint: rdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 114.7
Slack: 585.3
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      1     0,   35                       
i_0_0_0/A->ZN            INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     13    36,   36  /PD_TOP        (1.10)
out_reg[4]/CK->Q         DFF_X1                  rr    114.3    114.3    114.3      0.0      0.0      4.8     14.8      1    36,   36  /PD_TOP        (1.10)
rdoor                                             r    114.7      0.4               0.4     36.6                              0,   35                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
