TODO LIST:
./doc/sim update simulations


DONE:
* change write pointer and read pointer --> to signals
* Why empty signal is asserted in wrong situations
* IMPORTANT: FIFO lenght change (at this point is a 63 length FIFO)
