// Seed: 753921557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_16 = ~-1'd0 - (-1'b0);
endmodule
module module_1 #(
    parameter id_0 = 32'd16
) (
    output tri1 _id_0,
    input  wire id_1,
    output tri0 id_2
);
  logic id_4 = -1'h0;
  logic id_5;
  assign id_4 = -1;
  logic [id_0 : 1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5,
      id_6,
      id_4,
      id_6,
      id_5,
      id_5,
      id_5
  );
endmodule
