Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Aug  9 08:39:36 2020
| Host         : hp running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file axis_dma_96mhz_wrapper_control_sets_placed.rpt
| Design       : axis_dma_96mhz_wrapper
| Device       : xc7s25
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   467 |
|    Minimum number of control sets                        |   467 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1352 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   467 |
| >= 0 to < 4        |    49 |
| >= 4 to < 6        |    79 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |    23 |
| >= 16              |   168 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1090 |          303 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |            1085 |          423 |
| Yes          | No                    | No                     |            1577 |          414 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            4444 |         1266 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                                                      Enable Signal                                                                                                                     |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                       |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                              | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                 |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                              | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                              |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                              | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                              |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                       |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                       |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                           |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                             | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                 |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                              |                1 |              1 |         1.00 |
| ~axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                          |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                              | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                              |                1 |              1 |         1.00 |
| ~axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                       |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                         |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                              | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                      |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                        |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                     |                1 |              3 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                2 |              3 |         1.50 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i     |                1 |              3 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i   |                2 |              3 |         1.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                     | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              4 |         1.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                               | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                             | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              4 |         1.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | axis_dma_96mhz_i/axi_uartlite_freertos/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                               | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                   |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                           | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0]                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                             |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                             | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                  | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                 |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                  | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                    |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                             | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                 | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                 | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                         | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                           | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                         | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                     |                4 |              4 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                         |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                    |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                       |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                2 |              4 |         2.00 |
| ~axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                          | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                2 |              4 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                4 |              4 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                  |                4 |              4 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                      | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                 | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/rst_clk_wiz_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                              |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                1 |              5 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                  | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/bt_ex_jump_held                                                                                                               |                3 |              5 |         1.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                       | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/uart_axis_0/inst/tx/o_TX_Serial_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                    |                1 |              6 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                      |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                     | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/rst_clk_wiz_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | axis_dma_96mhz_i/rst_clk_wiz_0_96M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                    |                1 |              6 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                             |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                        |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                       |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                         |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                 |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                 |                2 |              6 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                2 |              7 |         3.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                 |                1 |              7 |         7.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                    | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                            |                2 |              7 |         3.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                           | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                3 |              7 |         2.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                2 |              7 |         3.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                           | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                4 |              7 |         1.75 |
| ~axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/uart_axis_0/inst/tx/r_TX_Data[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_dup_reg[0]                                                                 |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                          |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                               |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                             | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                         | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                         | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[1]                                                                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                        |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                   | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                           |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                         |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                      | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                  |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                     | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                  |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                 |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                   | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                        |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                       |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                 |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[7].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[6].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                      | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |              8 |         1.60 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[5].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[4].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                       |                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/uart_axis_0/inst/tx/SR[0]                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                              | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | axis_dma_96mhz_i/axi_uartlite_freertos/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                         | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                2 |              9 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                             | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                       |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                         | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                       |                2 |              9 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en         | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                2 |              9 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf       | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                4 |              9 |         2.25 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                     | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                6 |              9 |         1.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                  | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |              9 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                 | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                              |                4 |              9 |         2.25 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                  |                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                        |                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |             10 |         3.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                5 |             10 |         2.00 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                          | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0]                                                                  |                4 |             10 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                4 |             10 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                5 |             10 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                4 |             10 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                      | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                         |                4 |             10 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                3 |             10 |         3.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                4 |             10 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                3 |             10 |         3.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                  | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/SR[0]                                                                                                   |                2 |             10 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                 |                5 |             10 |         2.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                4 |             11 |         2.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                5 |             11 |         2.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                 |                2 |             11 |         5.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                     | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |             11 |         3.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                     | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                4 |             11 |         2.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                4 |             11 |         2.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |             11 |         3.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                4 |             11 |         2.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                4 |             11 |         2.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                 |                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                4 |             12 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                    | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             12 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                4 |             12 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                5 |             12 |         2.40 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                                                                                |                3 |             12 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                                              |                4 |             12 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |             13 |         2.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |             13 |         2.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             13 |         2.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             14 |         3.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                               | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                6 |             14 |         2.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                2 |             14 |         7.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                    | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                6 |             14 |         2.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf         | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                5 |             14 |         2.80 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                         | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                      |                4 |             15 |         3.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                            | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             15 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                 | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             15 |         2.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                 |                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                3 |             15 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                      | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                4 |             16 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                          | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf       |                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                 | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                4 |             16 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_1[0]                                                                                                                    | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                         |                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                           |                3 |             17 |         5.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                     | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |             18 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                 |                                                                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                           | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                  |                3 |             19 |         6.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                4 |             19 |         4.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                5 |             19 |         3.80 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                   |                7 |             19 |         2.71 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                                   |                5 |             19 |         3.80 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                |                                                                                                                                                                                                                                                   |                5 |             19 |         3.80 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                           | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                4 |             20 |         5.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                         | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                            |                3 |             20 |         6.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                6 |             20 |         3.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                      |                3 |             20 |         6.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                        | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                7 |             20 |         2.86 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                9 |             21 |         2.33 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                            |                5 |             23 |         4.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                        |                7 |             23 |         3.29 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                     | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                7 |             25 |         3.57 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |               10 |             26 |         2.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                4 |             26 |         6.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                6 |             26 |         4.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                      |               11 |             26 |         2.36 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                  | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |             26 |         5.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                    | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                6 |             26 |         4.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                          | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                4 |             26 |         6.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |             26 |         5.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                4 |             26 |         6.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                      |                4 |             26 |         6.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                4 |             26 |         6.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                 | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |             26 |         5.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                         | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                4 |             26 |         6.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                        |                                                                                                                                                                                                                                                   |                4 |             26 |         6.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                  |                9 |             26 |         2.89 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                9 |             26 |         2.89 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                8 |             27 |         3.38 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                7 |             27 |         3.86 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                               | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                 |                6 |             27 |         4.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                9 |             27 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                           |                7 |             28 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                 |                6 |             28 |         4.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_last_reg_out_reg                                                              |                6 |             28 |         4.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                           | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |             28 |         5.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                                                       | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |               14 |             30 |         2.14 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                       |               10 |             30 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                         | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               10 |             30 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                      |                5 |             30 |         6.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                    | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                8 |             30 |         3.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/E[0]                                                                              | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                8 |             30 |         3.75 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                               |                4 |             30 |         7.50 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                              | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                               |                6 |             31 |         5.17 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                      | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                     |                7 |             31 |         4.43 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_uartlite_freertos/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                           |               10 |             31 |         3.10 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                               | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                6 |             31 |         5.17 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                         | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                6 |             31 |         5.17 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                      | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                              | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                    |                6 |             32 |         5.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                 |               11 |             32 |         2.91 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                      |               11 |             32 |         2.91 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                  | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                7 |             32 |         4.57 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                           |                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |               32 |             32 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                           | axis_dma_96mhz_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |                5 |             32 |         6.40 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                5 |             32 |         6.40 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                             |                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                            | axis_dma_96mhz_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                  |                6 |             32 |         5.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |               11 |             32 |         2.91 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                       | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                5 |             32 |         6.40 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                    | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                9 |             32 |         3.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                  | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                9 |             32 |         3.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | axis_dma_96mhz_i/axi_timer_freertos/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |               32 |             32 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                       | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                5 |             32 |         6.40 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                    | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |               10 |             32 |         3.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                  | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                9 |             32 |         3.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | axis_dma_96mhz_i/axi_timer_ping/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |               32 |             32 |         1.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/TIMER_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4                                                                                                                   | axis_dma_96mhz_i/axi_timer_ping/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                |                5 |             32 |         6.40 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                 | axis_dma_96mhz_i/axi_timer_freertos/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                4 |             32 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                           | axis_dma_96mhz_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                          |                8 |             32 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                         |                8 |             32 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                  |                7 |             32 |         4.57 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                  |                9 |             32 |         3.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                                                                  | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                    |               14 |             32 |         2.29 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                                                                                |                9 |             32 |         3.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                              |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                             |                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                 | axis_dma_96mhz_i/axi_pwm_decode_1_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                           |                5 |             32 |         6.40 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                 |                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               13 |             33 |         2.54 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |               10 |             33 |         3.30 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                          | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                    |                9 |             33 |         3.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                     |                7 |             33 |         4.71 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               13 |             34 |         2.62 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                       | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_2[0]                                                                                                                   |                8 |             34 |         4.25 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                               |                                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                         |                                                                                                                                                                                                                                                   |                8 |             35 |         4.38 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                           | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                   |                9 |             36 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                |               10 |             36 |         3.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                  |               11 |             38 |         3.45 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                   | axis_dma_96mhz_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |               15 |             39 |         2.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                   |                5 |             39 |         7.80 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                      |                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               11 |             41 |         3.73 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                            | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                8 |             41 |         5.12 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                       |                9 |             41 |         4.56 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                  |                6 |             42 |         7.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                  | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                    |                7 |             43 |         6.14 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                             | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               10 |             47 |         4.70 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               11 |             48 |         4.36 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | axis_dma_96mhz_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                   |               15 |             54 |         3.60 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/E[0]                                                                                                                | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               16 |             54 |         3.38 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                               |               27 |             63 |         2.33 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                  |                                                                                                                                                                                                                                                   |                8 |             64 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                               | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               21 |             65 |         3.10 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               26 |             69 |         2.65 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/queue_rden2_new                                                                                                                                               | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                           |               20 |             73 |         3.65 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                           |               19 |             73 |         3.84 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7/IReady_0                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             79 |         7.18 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |               26 |             80 |         3.08 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                           | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                      |               17 |             87 |         5.12 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                   | axis_dma_96mhz_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                      |               20 |             87 |         4.35 |
|  axis_dma_96mhz_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |               22 |             88 |         4.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[29]                                                                                                                                                                     |                                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                 | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               48 |            175 |         3.65 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               76 |            181 |         2.38 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                       | axis_dma_96mhz_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               96 |            263 |         2.74 |
|  axis_dma_96mhz_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |              284 |           1020 |         3.59 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


