--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 42622720 paths analyzed, 20193 endpoints analyzed, 2376 failing endpoints
 2376 timing errors detected. (2376 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.742ns.
--------------------------------------------------------------------------------

Paths for end point CPU0/UF_GPR/STREG/data_out_10 (SLICE_X69Y48.CE), 10868 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.390ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (1.244 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lut<0>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X51Y49.C6      net (fanout=56)       0.267   uMM/selector<1>
    SLICE_X51Y49.C       Tilo                  0.094   uMM/selector<1>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW0
    SLICE_X52Y40.B3      net (fanout=2)        0.975   N1040
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CE      net (fanout=13)       0.486   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<9>
                                                       CPU0/UF_GPR/STREG/data_out_10
    -------------------------------------------------  ---------------------------
    Total                                     11.390ns (2.243ns logic, 9.147ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.371ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (1.244 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lutdi
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X51Y49.C6      net (fanout=56)       0.267   uMM/selector<1>
    SLICE_X51Y49.C       Tilo                  0.094   uMM/selector<1>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW0
    SLICE_X52Y40.B3      net (fanout=2)        0.975   N1040
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CE      net (fanout=13)       0.486   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<9>
                                                       CPU0/UF_GPR/STREG/data_out_10
    -------------------------------------------------  ---------------------------
    Total                                     11.371ns (2.224ns logic, 9.147ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.360ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (1.244 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lut<0>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X55Y49.C6      net (fanout=56)       0.444   uMM/selector<1>
    SLICE_X55Y49.C       Tilo                  0.094   Mtrien_datadbi_ports<4><7>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW1
    SLICE_X52Y40.B5      net (fanout=2)        0.768   N1041
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CE      net (fanout=13)       0.486   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<9>
                                                       CPU0/UF_GPR/STREG/data_out_10
    -------------------------------------------------  ---------------------------
    Total                                     11.360ns (2.243ns logic, 9.117ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_GPR/STREG/data_out_9 (SLICE_X69Y48.CE), 10868 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.390ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (1.244 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lut<0>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X51Y49.C6      net (fanout=56)       0.267   uMM/selector<1>
    SLICE_X51Y49.C       Tilo                  0.094   uMM/selector<1>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW0
    SLICE_X52Y40.B3      net (fanout=2)        0.975   N1040
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CE      net (fanout=13)       0.486   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<9>
                                                       CPU0/UF_GPR/STREG/data_out_9
    -------------------------------------------------  ---------------------------
    Total                                     11.390ns (2.243ns logic, 9.147ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.371ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (1.244 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lutdi
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X51Y49.C6      net (fanout=56)       0.267   uMM/selector<1>
    SLICE_X51Y49.C       Tilo                  0.094   uMM/selector<1>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW0
    SLICE_X52Y40.B3      net (fanout=2)        0.975   N1040
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CE      net (fanout=13)       0.486   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<9>
                                                       CPU0/UF_GPR/STREG/data_out_9
    -------------------------------------------------  ---------------------------
    Total                                     11.371ns (2.224ns logic, 9.147ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.360ns (Levels of Logic = 10)
  Clock Path Skew:      -0.196ns (1.244 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lut<0>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X55Y49.C6      net (fanout=56)       0.444   uMM/selector<1>
    SLICE_X55Y49.C       Tilo                  0.094   Mtrien_datadbi_ports<4><7>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW1
    SLICE_X52Y40.B5      net (fanout=2)        0.768   N1041
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CE      net (fanout=13)       0.486   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y48.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<9>
                                                       CPU0/UF_GPR/STREG/data_out_9
    -------------------------------------------------  ---------------------------
    Total                                     11.360ns (2.243ns logic, 9.117ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UF_GPR/STREG/data_out_23 (SLICE_X69Y44.CE), 10868 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.387ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (1.263 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lut<0>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X51Y49.C6      net (fanout=56)       0.267   uMM/selector<1>
    SLICE_X51Y49.C       Tilo                  0.094   uMM/selector<1>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW0
    SLICE_X52Y40.B3      net (fanout=2)        0.975   N1040
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y44.CE      net (fanout=13)       0.483   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y44.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<24>
                                                       CPU0/UF_GPR/STREG/data_out_23
    -------------------------------------------------  ---------------------------
    Total                                     11.387ns (2.243ns logic, 9.144ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.368ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (1.263 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lutdi
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X51Y49.C6      net (fanout=56)       0.267   uMM/selector<1>
    SLICE_X51Y49.C       Tilo                  0.094   uMM/selector<1>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW0
    SLICE_X52Y40.B3      net (fanout=2)        0.975   N1040
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y44.CE      net (fanout=13)       0.483   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y44.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<24>
                                                       CPU0/UF_GPR/STREG/data_out_23
    -------------------------------------------------  ---------------------------
    Total                                     11.368ns (2.224ns logic, 9.144ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_12 (FF)
  Destination:          CPU0/UF_GPR/STREG/data_out_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.357ns (Levels of Logic = 10)
  Clock Path Skew:      -0.177ns (1.263 - 1.440)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_12 to CPU0/UF_GPR/STREG/data_out_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y53.DQ      Tcko                  0.450   CPU0/UA_PREG01/DOUT<12>
                                                       CPU0/UA_PREG01/DOUT_12
    SLICE_X31Y63.A1      net (fanout=265)      1.321   CPU0/UA_PREG01/DOUT<12>
    SLICE_X31Y63.COUT    Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_lut<0>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.CIN     net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<3>
    SLICE_X31Y64.AMUX    Tcina                 0.303   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0000_cy<4>
    SLICE_X41Y55.B5      net (fanout=1)        0.968   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0000
    SLICE_X41Y55.B       Tilo                  0.094   N414
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X51Y49.D1      net (fanout=3)        1.584   N841
    SLICE_X51Y49.D       Tilo                  0.094   uMM/selector<1>
                                                       uMM/selector<1>1
    SLICE_X55Y49.C6      net (fanout=56)       0.444   uMM/selector<1>
    SLICE_X55Y49.C       Tilo                  0.094   Mtrien_datadbi_ports<4><7>
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124_SW1
    SLICE_X52Y40.B5      net (fanout=2)        0.768   N1041
    SLICE_X52Y40.B       Tilo                  0.094   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
                                                       CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB124
    SLICE_X38Y40.D6      net (fanout=17)       1.170   CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB
    SLICE_X38Y40.D       Tilo                  0.094   CPU0/UA_CTRL/stall_nreq_EXE
                                                       CPU0/UA_CTRL/stall_nreq_EXE1
    SLICE_X45Y44.D6      net (fanout=9)        0.537   CPU0/UA_CTRL/stall_nreq_EXE
    SLICE_X45Y44.D       Tilo                  0.094   CPU0/UA_CTRL/advance_stage_EXE
                                                       CPU0/UA_CTRL/advance_stage_EXE1
    SLICE_X69Y46.A6      net (fanout=149)      1.625   CPU0/UA_CTRL/advance_stage_EXE
    SLICE_X69Y46.A       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UA_CTRL/CTRLOUT_GPR_STATUS_ENB2
    SLICE_X69Y46.B6      net (fanout=28)       0.214   CPU0/uf_gpr_status_enb
    SLICE_X69Y46.B       Tilo                  0.094   CPU0/ua_mux35_dout<10>
                                                       CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y44.CE      net (fanout=13)       0.483   CPU0/UF_GPR/STREG/data_out_not0001
    SLICE_X69Y44.CLK     Tceck                 0.229   CPU0/UF_GPR/STREG/data_out<24>
                                                       CPU0/UF_GPR/STREG/data_out_23
    -------------------------------------------------  ---------------------------
    Total                                     11.357ns (2.243ns logic, 9.114ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y11.ADDRAU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UA_PREG01/DOUT_9 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 0)
  Clock Path Skew:      0.365ns (1.627 - 1.262)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UA_PREG01/DOUT_9 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.CQ         Tcko                  0.433   CPU0/UA_PREG01/DOUT<9>
                                                          CPU0/UA_PREG01/DOUT_9
    RAMB36_X1Y11.ADDRAU8    net (fanout=265)      0.612   CPU0/UA_PREG01/DOUT<9>
    RAMB36_X1Y11.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         0.751ns (0.139ns logic, 0.612ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y11.ADDRAL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UA_PREG01/DOUT_9 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 0)
  Clock Path Skew:      0.361ns (1.623 - 1.262)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UA_PREG01/DOUT_9 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.CQ         Tcko                  0.433   CPU0/UA_PREG01/DOUT<9>
                                                          CPU0/UA_PREG01/DOUT_9
    RAMB36_X1Y11.ADDRAL8    net (fanout=265)      0.612   CPU0/UA_PREG01/DOUT<9>
    RAMB36_X1Y11.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         0.751ns (0.139ns logic, 0.612ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (SLICE_X80Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_9 (FF)
  Destination:          AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.598 - 0.559)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_9 to AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y56.BQ      Tcko                  0.414   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<9>
                                                       AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_9
    SLICE_X80Y56.BX      net (fanout=3)        0.294   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<9>
    SLICE_X80Y56.CLK     Tckdi       (-Th)     0.242   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>
                                                       AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.172ns logic, 0.294ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X4Y3.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X4Y3.REGCLKARDRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     11.742ns|            0|         2376|            0|     42622720|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     11.742ns|            0|         2376|            0|     42622720|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|     11.742ns|          N/A|         2376|            0|     42622720|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   11.668|    5.871|    4.931|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2376  Score: 1138536  (Setup/Max: 1138536, Hold: 0)

Constraints cover 42622720 paths, 0 nets, and 35729 connections

Design statistics:
   Minimum period:  11.742ns{1}   (Maximum frequency:  85.164MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 23 23:32:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



