//
// File created by:  xrun
// Do not modify this file
//
-access
rwc
-gui
/home/mvalentin/ECE361_ALU_32/src/ALU_tb.v
/home/mvalentin/ECE361_ALU_32/src/logic_unit_32.v
/home/mvalentin/ECE361_ALU_32/src/full_fast_adder.v
/home/mvalentin/ECE361_ALU_32/src/comparison_unit_32.v
/home/mvalentin/ECE361_ALU_32/src/arithmetic_unit_32.v
/home/mvalentin/ECE361_ALU_32/src/shift_unit_32.v
/home/mvalentin/ECE361_ALU_32/src/mux4to1_32.v
/home/mvalentin/ECE361_ALU_32/src/mux2to1_32.v
/home/mvalentin/ECE361_ALU_32/src/nor_gate_32to1.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate_32.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate_32.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate_32.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate_32.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate_32.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux_32.v
/home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux.v
/home/mvalentin/ECE361_ALU_32/Synthesis/ALU_32_syn.v
/home/mvalentin/ECE361_ALU_32/src/cad/NangateOpenCellLibrary.v
