{
  "module_name": "mt8183-resets.h",
  "hash_id": "441461a1ef46759f480d114d3c2ac6d65029cf01b13c8b1e617c3f5f387e26de",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/mt8183-resets.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8183\n#define _DT_BINDINGS_RESET_CONTROLLER_MT8183\n\n \n#define MT8183_INFRACFG_AO_THERM_SW_RST\t\t\t\t0\n#define MT8183_INFRACFG_AO_USB_TOP_SW_RST\t\t\t1\n#define MT8183_INFRACFG_AO_MM_IOMMU_SW_RST\t\t\t3\n#define MT8183_INFRACFG_AO_MSDC3_SW_RST\t\t\t\t4\n#define MT8183_INFRACFG_AO_MSDC2_SW_RST\t\t\t\t5\n#define MT8183_INFRACFG_AO_MSDC1_SW_RST\t\t\t\t6\n#define MT8183_INFRACFG_AO_MSDC0_SW_RST\t\t\t\t7\n#define MT8183_INFRACFG_AO_APDMA_SW_RST\t\t\t\t9\n#define MT8183_INFRACFG_AO_MIMP_D_SW_RST\t\t\t10\n#define MT8183_INFRACFG_AO_BTIF_SW_RST\t\t\t\t12\n#define MT8183_INFRACFG_AO_DISP_PWM_SW_RST\t\t\t14\n#define MT8183_INFRACFG_AO_AUXADC_SW_RST\t\t\t15\n\n#define MT8183_INFRACFG_AO_IRTX_SW_RST\t\t\t\t32\n#define MT8183_INFRACFG_AO_SPI0_SW_RST\t\t\t\t33\n#define MT8183_INFRACFG_AO_I2C0_SW_RST\t\t\t\t34\n#define MT8183_INFRACFG_AO_I2C1_SW_RST\t\t\t\t35\n#define MT8183_INFRACFG_AO_I2C2_SW_RST\t\t\t\t36\n#define MT8183_INFRACFG_AO_I2C3_SW_RST\t\t\t\t37\n#define MT8183_INFRACFG_AO_UART0_SW_RST\t\t\t\t38\n#define MT8183_INFRACFG_AO_UART1_SW_RST\t\t\t\t39\n#define MT8183_INFRACFG_AO_UART2_SW_RST\t\t\t\t40\n#define MT8183_INFRACFG_AO_PWM_SW_RST\t\t\t\t41\n#define MT8183_INFRACFG_AO_SPI1_SW_RST\t\t\t\t42\n#define MT8183_INFRACFG_AO_I2C4_SW_RST\t\t\t\t43\n#define MT8183_INFRACFG_AO_DVFSP_SW_RST\t\t\t\t44\n#define MT8183_INFRACFG_AO_SPI2_SW_RST\t\t\t\t45\n#define MT8183_INFRACFG_AO_SPI3_SW_RST\t\t\t\t46\n#define MT8183_INFRACFG_AO_UFSHCI_SW_RST\t\t\t47\n\n#define MT8183_INFRACFG_AO_PMIC_WRAP_SW_RST\t\t\t64\n#define MT8183_INFRACFG_AO_SPM_SW_RST\t\t\t\t65\n#define MT8183_INFRACFG_AO_USBSIF_SW_RST\t\t\t66\n#define MT8183_INFRACFG_AO_KP_SW_RST\t\t\t\t68\n#define MT8183_INFRACFG_AO_APXGPT_SW_RST\t\t\t69\n#define MT8183_INFRACFG_AO_CLDMA_AO_SW_RST\t\t\t70\n#define MT8183_INFRACFG_AO_UNIPRO_UFS_SW_RST\t\t\t71\n#define MT8183_INFRACFG_AO_DX_CC_SW_RST\t\t\t\t72\n#define MT8183_INFRACFG_AO_UFSPHY_SW_RST\t\t\t73\n\n#define MT8183_INFRACFG_AO_DX_CC_SEC_SW_RST\t\t\t96\n#define MT8183_INFRACFG_AO_GCE_SW_RST\t\t\t\t97\n#define MT8183_INFRACFG_AO_CLDMA_SW_RST\t\t\t\t98\n#define MT8183_INFRACFG_AO_TRNG_SW_RST\t\t\t\t99\n#define MT8183_INFRACFG_AO_AP_MD_CCIF_1_SW_RST\t\t\t103\n#define MT8183_INFRACFG_AO_AP_MD_CCIF_SW_RST\t\t\t104\n#define MT8183_INFRACFG_AO_I2C1_IMM_SW_RST\t\t\t105\n#define MT8183_INFRACFG_AO_I2C1_ARB_SW_RST\t\t\t106\n#define MT8183_INFRACFG_AO_I2C2_IMM_SW_RST\t\t\t107\n#define MT8183_INFRACFG_AO_I2C2_ARB_SW_RST\t\t\t108\n#define MT8183_INFRACFG_AO_I2C5_SW_RST\t\t\t\t109\n#define MT8183_INFRACFG_AO_I2C5_IMM_SW_RST\t\t\t110\n#define MT8183_INFRACFG_AO_I2C5_ARB_SW_RST\t\t\t111\n#define MT8183_INFRACFG_AO_SPI4_SW_RST\t\t\t\t112\n#define MT8183_INFRACFG_AO_SPI5_SW_RST\t\t\t\t113\n#define MT8183_INFRACFG_AO_INFRA2MFGAXI_CBIP_CLAS_SW_RST\t114\n#define MT8183_INFRACFG_AO_MFGAXI2INFRA_M0_CBIP_GLAS_OUT_SW_RST\t115\n#define MT8183_INFRACFG_AO_MFGAXI2INFRA_M1_CBIP_GLAS_OUT_SW_RST\t116\n#define MT8183_INFRACFG_AO_UFS_AES_SW_RST\t\t\t117\n#define MT8183_INFRACFG_AO_CCU_I2C_IRQ_SW_RST\t\t\t118\n#define MT8183_INFRACFG_AO_CCU_I2C_DMA_SW_RST\t\t\t119\n#define MT8183_INFRACFG_AO_I2C6_SW_RST\t\t\t\t120\n#define MT8183_INFRACFG_AO_CCU_GALS_SW_RST\t\t\t121\n#define MT8183_INFRACFG_AO_IPU_GALS_SW_RST\t\t\t122\n#define MT8183_INFRACFG_AO_CONN2AP_GALS_SW_RST\t\t\t123\n#define MT8183_INFRACFG_AO_AP_MD_CCIF2_SW_RST\t\t\t124\n#define MT8183_INFRACFG_AO_AP_MD_CCIF3_SW_RST\t\t\t125\n#define MT8183_INFRACFG_AO_I2C7_SW_RST\t\t\t\t126\n#define MT8183_INFRACFG_AO_I2C8_SW_RST\t\t\t\t127\n\n#define MT8183_INFRACFG_SW_RST_NUM\t\t\t\t128\n\n \n#define MT8183_MMSYS_SW0_RST_B_DISP_DSI0\t\t\t25\n\n#define MT8183_TOPRGU_MM_SW_RST\t\t\t\t\t1\n#define MT8183_TOPRGU_MFG_SW_RST\t\t\t\t2\n#define MT8183_TOPRGU_VENC_SW_RST\t\t\t\t3\n#define MT8183_TOPRGU_VDEC_SW_RST\t\t\t\t4\n#define MT8183_TOPRGU_IMG_SW_RST\t\t\t\t5\n#define MT8183_TOPRGU_MD_SW_RST\t\t\t\t\t7\n#define MT8183_TOPRGU_CONN_SW_RST\t\t\t\t9\n#define MT8183_TOPRGU_CONN_MCU_SW_RST\t\t\t\t12\n#define MT8183_TOPRGU_IPU0_SW_RST\t\t\t\t14\n#define MT8183_TOPRGU_IPU1_SW_RST\t\t\t\t15\n#define MT8183_TOPRGU_AUDIO_SW_RST\t\t\t\t17\n#define MT8183_TOPRGU_CAMSYS_SW_RST\t\t\t\t18\n\n#define MT8183_TOPRGU_SW_RST_NUM\t\t\t\t19\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}