{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740997452697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740997452706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 03 15:24:12 2025 " "Processing started: Mon Mar 03 15:24:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740997452706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997452706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aes_encrypter -c aes_encrypter " "Command: quartus_map --read_settings_files=on --write_settings_files=off aes_encrypter -c aes_encrypter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997452706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740997455877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740997455877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/memory/rtl/aes_sbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/memory/rtl/aes_sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/gf_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/gf_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mul " "Found entity 1: gf_mul" {  } { { "../../mix_column/verilog/rtl/gf_mul.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/gf_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/key_expansion/verilog/rtl/sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_word " "Found entity 1: sub_word" {  } { { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/aes_encrypter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/aes_encrypter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encrypter " "Found entity 1: aes_encrypter" {  } { { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/sub_byte/verilog/rtl/sub_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/sub_byte/verilog/rtl/sub_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "../../sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/sub_byte/verilog/rtl/sub_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/shift_rows/verilog/rtl/shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/shift_rows/verilog/rtl/shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "../../shift_rows/verilog/rtl/shift_rows.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/shift_rows/verilog/rtl/shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/mix_column.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/mix_column/verilog/rtl/mix_column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "../../mix_column/verilog/rtl/mix_column.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/mix_column/verilog/rtl/mix_column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/fifo_128/verilog/rtl/fifo_128.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/fifo_128/verilog/rtl/fifo_128.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_128 " "Found entity 1: fifo_128" {  } { { "../../fifo_128/verilog/rtl/fifo_128.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/fifo_128/verilog/rtl/fifo_128.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pmls/desktop/fyp_rtl_design/key_expansion/key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pmls/desktop/fyp_rtl_design/key_expansion/key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997486452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997486452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aes_encrypter " "Elaborating entity \"aes_encrypter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740997486575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_expansion key_expansion:key_exp " "Elaborating entity \"key_expansion\" for hierarchy \"key_expansion:key_exp\"" {  } { { "rtl/aes_encrypter.sv" "key_exp" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997486637 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "exp_key " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"exp_key\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1740997486685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_word key_expansion:key_exp\|sub_word:sub_word " "Elaborating entity \"sub_word\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\"" {  } { { "../../key_expansion/key_expansion.sv" "sub_word" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997486685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx " "Elaborating entity \"aes_sbox\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\"" {  } { { "../../key_expansion/verilog/rtl/sub_word.sv" "subsword\[0\].sboxx" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997486716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom " "Elaborating entity \"altsyncram\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\"" {  } { { "../../memory/rtl/aes_sbox.sv" "sbox_rom" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997487204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom " "Elaborated megafunction instantiation \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\"" {  } { { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997487235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom " "Instantiated megafunction \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sbox.mif " "Parameter \"INIT_FILE\" = \"sbox.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740997487235 ""}  } { { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1740997487235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt21 " "Found entity 1: altsyncram_dt21" {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740997487345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997487345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dt21 key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated " "Elaborating entity \"altsyncram_dt21\" for hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997487345 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_a " "Variable or input pin \"data_a\" is defined but never used." {  } { { "db/altsyncram_dt21.tdf" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/db/altsyncram_dt21.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } } { "../../key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } } { "../../key_expansion/key_expansion.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/key_expansion/key_expansion.sv" 67 0 0 } } { "rtl/aes_encrypter.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/aes_encrypter/verilog/rtl/aes_encrypter.sv" 27 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1740997487345 "|aes_encrypter|key_expansion:key_exp|sub_word:sub_word|aes_sbox:subsword[0].sboxx|altsyncram:sbox_rom|altsyncram_dt21:auto_generated"}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "264 256 sbox.mif " "Address at line 264 exceeds the specified depth (256) in the Memory Initialization File \"sbox.mif\"" {  } { { "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/sbox.mif" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/sbox.mif" 264 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997487353 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "sbox.mif 264 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"sbox.mif\" contains illegal syntax at line 264" {  } { { "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/sbox.mif" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/sbox.mif" 264 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1740997487353 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "sbox.mif ALTSYNCRAM " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File sbox.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format." {  } { { "../../memory/rtl/aes_sbox.sv" "" { Text "C:/Users/PMLS/Desktop/FYP_RTL_DESIGN/memory/rtl/aes_sbox.sv" 24 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Analysis & Synthesis" 0 -1 1740997487360 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated " "Can't elaborate user hierarchy \"key_expansion:key_exp\|sub_word:sub_word\|aes_sbox:subsword\[0\].sboxx\|altsyncram:sbox_rom\|altsyncram_dt21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740997487376 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740997487568 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 03 15:24:47 2025 " "Processing ended: Mon Mar 03 15:24:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740997487568 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740997487568 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740997487568 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997487568 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740997488320 ""}
