(** Creation and manipulation of hardware circuits *)

open Base

(** circuit data structure *)
type t [@@deriving sexp_of]

(** Check if the ports specified in the interface match those defined in the circuit. *)
module Port_checks : sig
  type t =
    | Relaxed (** No checks *)
    | Port_sets (** Input and output port sets agree *)
    | Port_sets_and_widths
    (** Input and output port sets agree, and their widths are the same. *)
end

module Config : sig
  type t =
    { detect_combinational_loops : bool
    (** Check circuit for combinational loops (cyclic paths that do not pass through a
        register or memory). *)
    ; normalize_uids : bool
    (** Renumber the [Uid]s of all signals in the circuit starting at one.

        Uid normalization ensures that circuits will print the same (as sexps or rtl)
        regardless of the environment in which they are constructed (in particular with
        regard to the global uid generator). *)
    ; assertions : Assertion_manager.t option
    ; port_checks : Port_checks.t
    (** Perform validation checks on inputs and outputs ([With_interface] only) *)
    ; add_phantom_inputs : bool
    (** Add inputs defined in an [Interface] but not used within the [Circuit]
        ([With_interface] only). *)
    ; modify_outputs : Signal.t list -> Signal.t list
    (** Map over circuit outputs just before constructing the circuit. *)
    }

  (** Perform combination loop checking, normalize uids, [Port_sets_and_widths] port checks, and add
      phantom inputs. *)
  val default : t
end

(** create circuit data structure  *)
val create_exn : ?config:Config.t -> name:string -> Signal.t list -> t

(** return circuit inputs *)
val inputs : t -> Signal.t list

(** return circuit outputs *)
val outputs : t -> Signal.t list

val signal_graph : t -> Signal_graph.t

(** return circuit name *)
val name : t -> string

(** Return identical circuit except for the name. *)
val with_name : t -> name:string -> t

(** is the signal an input to the circuit *)
val is_input : t -> Signal.t -> bool

(** is the signal an output of the circuit *)
val is_output : t -> Signal.t -> bool

val find_signal_exn : t -> Signal.Uid.t -> Signal.t

(** For internal use.  Add phantom input ports to the circuit when writing RTL.  This
    can be necessary to ensure [Interface] based input specifications match those
    discovered when traversing the hardware design from its outputs.  It is especially
    important when working with hierarchical designs. *)
val set_phantom_inputs : t -> (string * int) list -> t

val phantom_inputs : t -> (string * int) list

(** Map of [uid]s to [Signal.t]s. *)
module Signal_map : sig
  type t = Signal.t Signal.Uid_map.t [@@deriving sexp_of]
end

val assertions : t -> Signal.t Map.M(String).t

(** Get map of [uid]s to [Signal.t]s. *)
val signal_map : t -> Signal_map.t

(** Compute and return a [Fan_out_map.t].  The computation is lazy and only performed the
    first time [fan_out_map] is called. *)
val fan_out_map : t -> Signal.Uid_set.t Signal.Uid_map.t

(** Compute and return a [Fan_in_map.t].  The computation is lazy and only performed the
    first time [fan_in_map] is called. *)
val fan_in_map : t -> Signal.Uid_set.t Signal.Uid_map.t

(** compare 2 circuits to see if they are the same *)
val structural_compare : ?check_names:bool -> t -> t -> bool

(** returns the list of instantiations in this circuit *)
val instantiations : t -> Signal.instantiation list

val create_with_interface
  :  (module Interface.S_Of_signal with type Of_signal.t = 'i)
  -> (module Interface.S_Of_signal with type Of_signal.t = 'o)
  -> ?config:Config.t
  -> name:string
  -> ('i -> 'o)
  -> t

module With_interface (I : Interface.S) (O : Interface.S) : sig
  type create = Signal.t Interface.Create_fn(I)(O).t

  (** Create a circuit with [inputs] and [outputs] automatically defined and labelled
      according to the input ([I]) and output ([O]) interfaces. *)
  val create_exn : ?config:Config.t -> name:string -> create -> t
end
