#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Tue May 31 23:33:16 2022
# Process ID: 9536
# Current directory: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20072 C:\Users\mertc\Desktop\BLG222E-Project2\BLG-Project1\BLG-Project1.xpr
# Log file: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/vivado.log
# Journal file: C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 666.520 ; gain = 24.562
update_compile_order -fileset sources_1
set_property top CombinationalControlUnit [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CombinationalControlUnit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 809.320 ; gain = 110.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CombinationalControlUnit' [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:724]
WARNING: [Synth 8-151] case item 4'b0001 is unreachable [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:939]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:939]
INFO: [Synth 8-256] done synthesizing module 'CombinationalControlUnit' (1#1) [C:/Users/mertc/Desktop/BLG222E-Project2/BLG-Project1/BLG-Project1.srcs/sources_1/new/designs.v:724]
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port T5
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port T6
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port SRCREG2[3]
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port C
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port N
WARNING: [Synth 8-3331] design CombinationalControlUnit has unconnected port O
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 865.613 ; gain = 166.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 865.613 ; gain = 166.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1212.551 ; gain = 513.867
7 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1212.551 ; gain = 515.668
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 00:16:53 2022...
