#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 14 12:09:01 2016
# Process ID: 8621
# Current directory: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1763.594 ; gain = 493.461 ; free physical = 218 ; free virtual = 4766
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc:48]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc:48]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 119 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1765.598 ; gain = 817.500 ; free physical = 231 ; free virtual = 4753
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1829.625 ; gain = 64.023 ; free physical = 229 ; free virtual = 4752
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 89f70c14

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 146eec976

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1829.625 ; gain = 0.000 ; free physical = 230 ; free virtual = 4742

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 842 cells.
Phase 2 Constant Propagation | Checksum: 7bad29de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1829.625 ; gain = 0.000 ; free physical = 226 ; free virtual = 4739

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3283 unconnected nets.
INFO: [Opt 31-11] Eliminated 1510 unconnected cells.
Phase 3 Sweep | Checksum: 1d6733cf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.625 ; gain = 0.000 ; free physical = 221 ; free virtual = 4735

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1829.625 ; gain = 0.000 ; free physical = 221 ; free virtual = 4735
Ending Logic Optimization Task | Checksum: 1d6733cf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.625 ; gain = 0.000 ; free physical = 221 ; free virtual = 4734

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 1bcc1b5f4

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 180 ; free virtual = 4578
Ending Power Optimization Task | Checksum: 1bcc1b5f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.742 ; gain = 241.117 ; free physical = 180 ; free virtual = 4578
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2070.742 ; gain = 305.141 ; free physical = 180 ; free virtual = 4578
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 178 ; free virtual = 4577
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 164 ; free virtual = 4565
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 164 ; free virtual = 4564

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 4fb62744

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 164 ; free virtual = 4564

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 4fb62744

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 162 ; free virtual = 4562

Phase 1.1.1.4 IOBufferPlacementChecker

Phase 1.1.1.6 IOLockPlacementChecker

Phase 1.1.1.5 DSPChecker

Phase 1.1.1.3 ClockRegionPlacementChecker
Phase 1.1.1.5 DSPChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561
Phase 1.1.1.6 IOLockPlacementChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561
Phase 1.1.1.4 IOBufferPlacementChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.3 ClockRegionPlacementChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.13 CheckerForUnsupportedConstraints
Phase 1.1.1.12 DisallowedInsts | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.14 Laguna PBlock Checker
Phase 1.1.1.14 Laguna PBlock Checker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.15 ShapePlacementValidityChecker
Phase 1.1.1.13 CheckerForUnsupportedConstraints | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 161 ; free virtual = 4561
Phase 1.1.1.15 ShapePlacementValidityChecker | Checksum: 4fb62744

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 158 ; free virtual = 4560
WARNING: [Place 30-568] A LUT 'design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[0]_INST_0' is driving clock pin of 235 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1 {RAMD32}
	design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA {RAMD32}
	design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB {RAMD32}
	design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1 {RAMD32}
	design_1_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1 {RAMD32}
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 4fb62744

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 157 ; free virtual = 4559
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 4fb62744

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 157 ; free virtual = 4559

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 4fb62744

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 157 ; free virtual = 4559

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: f08010f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 157 ; free virtual = 4559
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: f08010f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 157 ; free virtual = 4559
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 197d47630

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 157 ; free virtual = 4559

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1499cdf09

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 156 ; free virtual = 4559

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1499cdf09

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 156 ; free virtual = 4559
Phase 1.2.1 Place Init Design | Checksum: 15fb6300d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 147 ; free virtual = 4551
Phase 1.2 Build Placer Netlist Model | Checksum: 15fb6300d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 147 ; free virtual = 4551

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 15fb6300d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 147 ; free virtual = 4551
Phase 1 Placer Initialization | Checksum: 15fb6300d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 147 ; free virtual = 4551

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a5b81a89

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 148 ; free virtual = 4543

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5b81a89

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 148 ; free virtual = 4543

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16acede01

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 148 ; free virtual = 4544

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120105627

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 148 ; free virtual = 4544

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 120105627

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 148 ; free virtual = 4544

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 189ba3423

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 148 ; free virtual = 4543

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 17b471146

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 130 ; free virtual = 4525

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1925182d2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 128 ; free virtual = 4520

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 21ff810fc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 140 ; free virtual = 4522

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 21ff810fc

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 140 ; free virtual = 4522

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1b4b40b03

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 130 ; free virtual = 4514
Phase 3 Detail Placement | Checksum: 1b4b40b03

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 133 ; free virtual = 4516

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1c060d620

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 119 ; free virtual = 4476

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.375. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: fe696512

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 234 ; free virtual = 4512
Phase 4.1 Post Commit Optimization | Checksum: fe696512

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 234 ; free virtual = 4512

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: fe696512

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 234 ; free virtual = 4512

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: fe696512

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 232 ; free virtual = 4511

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: fe696512

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 232 ; free virtual = 4510

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: fe696512

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 230 ; free virtual = 4508

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: eaa0d6c3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 229 ; free virtual = 4507
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eaa0d6c3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 229 ; free virtual = 4507
Ending Placer Task | Checksum: 978f2526

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 228 ; free virtual = 4507
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:42 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 228 ; free virtual = 4506
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 211 ; free virtual = 4503
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 245 ; free virtual = 4528
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 246 ; free virtual = 4529
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 243 ; free virtual = 4526
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6522ef50 ConstDB: 0 ShapeSum: 326c35d6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12df81f20

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 194 ; free virtual = 4458

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12df81f20

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 194 ; free virtual = 4458

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12df81f20

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 174 ; free virtual = 4438

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12df81f20

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 174 ; free virtual = 4438
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1497bee8a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 129 ; free virtual = 4393
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.272 | TNS=-2.225 | WHS=-0.192 | THS=-187.589|

Phase 2 Router Initialization | Checksum: 18025db86

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 158 ; free virtual = 4398

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cf6e3bcd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 149 ; free virtual = 4390

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1709
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d622bea9

Time (s): cpu = 00:01:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 136 ; free virtual = 4377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.815 | TNS=-87.541| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: b7f8ed7a

Time (s): cpu = 00:01:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 135 ; free virtual = 4377

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: c82f4fdb

Time (s): cpu = 00:01:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 131 ; free virtual = 4372
Phase 4.1.2 GlobIterForTiming | Checksum: 158b8a7d7

Time (s): cpu = 00:01:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 134 ; free virtual = 4364
Phase 4.1 Global Iteration 0 | Checksum: 158b8a7d7

Time (s): cpu = 00:01:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 130 ; free virtual = 4360

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 112b11ac3

Time (s): cpu = 00:02:32 ; elapsed = 00:00:52 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.911 | TNS=-90.342| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f85bf306

Time (s): cpu = 00:02:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4288
Phase 4 Rip-up And Reroute | Checksum: 1f85bf306

Time (s): cpu = 00:02:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4288

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27a9c1f56

Time (s): cpu = 00:02:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.778 | TNS=-79.314| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 134e75e55

Time (s): cpu = 00:02:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 134e75e55

Time (s): cpu = 00:02:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288
Phase 5 Delay and Skew Optimization | Checksum: 134e75e55

Time (s): cpu = 00:02:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14c7452b5

Time (s): cpu = 00:02:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.735 | TNS=-74.248| WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14c7452b5

Time (s): cpu = 00:02:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288
Phase 6 Post Hold Fix | Checksum: 14c7452b5

Time (s): cpu = 00:02:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 4288

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.3178 %
  Global Horizontal Routing Utilization  = 2.92874 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X33Y76 -> INT_R_X33Y76
   INT_L_X36Y74 -> INT_L_X36Y74
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y79 -> INT_L_X32Y79
   INT_R_X31Y78 -> INT_R_X31Y78
   INT_L_X32Y78 -> INT_L_X32Y78
   INT_L_X32Y77 -> INT_L_X32Y77
   INT_L_X30Y76 -> INT_L_X30Y76
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X35Y79 -> INT_R_X35Y79
Phase 7 Route finalize | Checksum: e4987222

Time (s): cpu = 00:02:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4288

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e4987222

Time (s): cpu = 00:02:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4288

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 148f7b5b2

Time (s): cpu = 00:02:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4287

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.735 | TNS=-74.248| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 148f7b5b2

Time (s): cpu = 00:02:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4287
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4287

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 142 ; free virtual = 4288
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2070.742 ; gain = 0.000 ; free physical = 136 ; free virtual = 4291
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/torbjorn/development/vhdl/cifra/chacha_ip_test/chacha_ip_test.runs/impl_2/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 12:11:30 2016...
