<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nsphyreg.h source code [netbsd/sys/dev/mii/nsphyreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/nsphyreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='nsphyreg.h.html'>nsphyreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: nsphyreg.h,v 1.2 2008/04/28 20:23:53 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_NSPHYREG_H_">_DEV_MII_NSPHYREG_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_NSPHYREG_H_" data-ref="_M/_DEV_MII_NSPHYREG_H_">_DEV_MII_NSPHYREG_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * DP83840 registers.</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_DCR" data-ref="_M/MII_NSPHY_DCR">MII_NSPHY_DCR</dfn>		0x12	/* Disconnect counter */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_FCSCR" data-ref="_M/MII_NSPHY_FCSCR">MII_NSPHY_FCSCR</dfn>		0x13	/* False carrier sense counter */</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_RECR" data-ref="_M/MII_NSPHY_RECR">MII_NSPHY_RECR</dfn>		0x15	/* Receive error counter */</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_SRR" data-ref="_M/MII_NSPHY_SRR">MII_NSPHY_SRR</dfn>		0x16	/* Silicon revision */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_PCR" data-ref="_M/MII_NSPHY_PCR">MII_NSPHY_PCR</dfn>		0x17	/* PCS sub-layer configuration */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/PCR_NRZI" data-ref="_M/PCR_NRZI">PCR_NRZI</dfn>		0x8000	/* NRZI encoding enabled for 100TX */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/PCR_DESCRTOSEL" data-ref="_M/PCR_DESCRTOSEL">PCR_DESCRTOSEL</dfn>		0x4000	/* descrambler t/o select (2ms) */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/PCR_DESCRTODIS" data-ref="_M/PCR_DESCRTODIS">PCR_DESCRTODIS</dfn>		0x2000	/* descrambler t/o disable */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/PCR_REPEATER" data-ref="_M/PCR_REPEATER">PCR_REPEATER</dfn>		0x1000	/* repeater mode */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/PCR_ENCSEL" data-ref="_M/PCR_ENCSEL">PCR_ENCSEL</dfn>		0x0800	/* encoder mode select */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/PCR_CLK25MDIS" data-ref="_M/PCR_CLK25MDIS">PCR_CLK25MDIS</dfn>		0x0080	/* CLK25M disable */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/PCR_FLINK100" data-ref="_M/PCR_FLINK100">PCR_FLINK100</dfn>		0x0040	/* force good link in 100mbps */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PCR_CIMDIS" data-ref="_M/PCR_CIMDIS">PCR_CIMDIS</dfn>		0x0020	/* carrier integrity monitor disable */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/PCR_TXOFF" data-ref="_M/PCR_TXOFF">PCR_TXOFF</dfn>		0x0010	/* force transmit off */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/PCR_LED1MODE" data-ref="_M/PCR_LED1MODE">PCR_LED1MODE</dfn>		0x0004	/* LED1 mode: see below */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/PCR_LED4MODE" data-ref="_M/PCR_LED4MODE">PCR_LED4MODE</dfn>		0x0002	/* LED4 mode: see below */</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/*</i></td></tr>
<tr><th id="62">62</th><td><i> * LED1 Mode:</i></td></tr>
<tr><th id="63">63</th><td><i> *</i></td></tr>
<tr><th id="64">64</th><td><i> *	1	LED1 output configured to PAR's CON_STATUS, useful for</i></td></tr>
<tr><th id="65">65</th><td><i> *		network management in 100baseTX mode.</i></td></tr>
<tr><th id="66">66</th><td><i> *</i></td></tr>
<tr><th id="67">67</th><td><i> *	0	Normal LED1 operation - 10baseTX and 100baseTX transmission</i></td></tr>
<tr><th id="68">68</th><td><i> *		activity.</i></td></tr>
<tr><th id="69">69</th><td><i> *</i></td></tr>
<tr><th id="70">70</th><td><i> * LED4 Mode:</i></td></tr>
<tr><th id="71">71</th><td><i> *</i></td></tr>
<tr><th id="72">72</th><td><i> *	1	LED4 output configured to indicate full-duplex in both</i></td></tr>
<tr><th id="73">73</th><td><i> *		10baseT and 100baseTX modes.</i></td></tr>
<tr><th id="74">74</th><td><i> *</i></td></tr>
<tr><th id="75">75</th><td><i> *	0	LED4 output configured to indicate polarity in 10baseT</i></td></tr>
<tr><th id="76">76</th><td><i> *		mode and full-duplex in 100baseTX mode.</i></td></tr>
<tr><th id="77">77</th><td><i> */</i></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_LBREMR" data-ref="_M/MII_NSPHY_LBREMR">MII_NSPHY_LBREMR</dfn>	0x18	/* Loopback, bypass, error mask */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_BADSSDEN" data-ref="_M/LBREMR_BADSSDEN">LBREMR_BADSSDEN</dfn>		0x8000	/* enable bad SSD detection */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_BP4B5B" data-ref="_M/LBREMR_BP4B5B">LBREMR_BP4B5B</dfn>		0x4000	/* bypass 4b/5b encoding */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_BPSCR" data-ref="_M/LBREMR_BPSCR">LBREMR_BPSCR</dfn>		0x2000	/* bypass scrambler */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_BPALIGN" data-ref="_M/LBREMR_BPALIGN">LBREMR_BPALIGN</dfn>		0x1000	/* bypass alignment function */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_10LOOP" data-ref="_M/LBREMR_10LOOP">LBREMR_10LOOP</dfn>		0x0800	/* 10baseT loopback */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_LB1" data-ref="_M/LBREMR_LB1">LBREMR_LB1</dfn>		0x0200	/* loopback ctl 1 */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_LB0" data-ref="_M/LBREMR_LB0">LBREMR_LB0</dfn>		0x0100	/* loopback ctl 0 */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_ALTCRS" data-ref="_M/LBREMR_ALTCRS">LBREMR_ALTCRS</dfn>		0x0040	/* alt crs operation */</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_LOOPXMTDIS" data-ref="_M/LBREMR_LOOPXMTDIS">LBREMR_LOOPXMTDIS</dfn>	0x0020	/* disable transmit in 100TX loopbk */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_CODEERR" data-ref="_M/LBREMR_CODEERR">LBREMR_CODEERR</dfn>		0x0010	/* code errors */</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_PEERR" data-ref="_M/LBREMR_PEERR">LBREMR_PEERR</dfn>		0x0008	/* premature end errors */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_LINKERR" data-ref="_M/LBREMR_LINKERR">LBREMR_LINKERR</dfn>		0x0004	/* link errors */</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/LBREMR_PKTERR" data-ref="_M/LBREMR_PKTERR">LBREMR_PKTERR</dfn>		0x0002	/* packet errors */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_PAR" data-ref="_M/MII_NSPHY_PAR">MII_NSPHY_PAR</dfn>		0x19	/* Physical address and status */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PAR_DISCRSJAB" data-ref="_M/PAR_DISCRSJAB">PAR_DISCRSJAB</dfn>		0x0800	/* disable car sense during jab */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/PAR_ANENSTAT" data-ref="_M/PAR_ANENSTAT">PAR_ANENSTAT</dfn>		0x0400	/* autoneg mode status */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PAR_FEFIEN" data-ref="_M/PAR_FEFIEN">PAR_FEFIEN</dfn>		0x0100	/* far end fault enable */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PAR_FDX" data-ref="_M/PAR_FDX">PAR_FDX</dfn>			0x0080	/* full duplex status */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/PAR_10" data-ref="_M/PAR_10">PAR_10</dfn>			0x0040	/* 10mbps mode */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PAR_CON" data-ref="_M/PAR_CON">PAR_CON</dfn>			0x0020	/* connect status */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/PAR_AMASK" data-ref="_M/PAR_AMASK">PAR_AMASK</dfn>		0x001f	/* PHY address bits */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_10BTSR" data-ref="_M/MII_NSPHY_10BTSR">MII_NSPHY_10BTSR</dfn>	0x1b	/* 10baseT status */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHY_10BTCR" data-ref="_M/MII_NSPHY_10BTCR">MII_NSPHY_10BTCR</dfn>	0x1c	/* 10baseT configuration */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_MII_NSPHYREG_H_ */</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='nsphy.c.html'>netbsd/sys/dev/mii/nsphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
