0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab5_ALU/Lab5_ALU.srcs/sources_1/new/Lab5_ALU.v,1650306935,verilog,,C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test/ALU_test.v,,Lab5_ALU;SignExtend;adder32;and32;arith;logic;mux21;mux41;nor32;or32;xor32,,,,,,,,
C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test/ALU_test.v,1650307448,verilog,,,,ALU_test,,,,,,,,
C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab6_ALU_test/Lab6_ALU_test.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
