

================================================================
== Vitis HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'
================================================================
* Date:           Mon Apr 28 18:18:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.296 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                    Type                   |
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+
    |       30|       31|  0.900 us|  0.930 us|   30|   30|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       30|       30|         2|          1|          1|    30|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    318|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     46|    -|
|Memory           |        1|   -|      3|      2|    -|
|Multiplexer      |        -|   -|      0|    264|    -|
|Register         |        -|   -|    279|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    282|    630|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_11_3_16_1_1_U666  |sparsemux_11_3_16_1_1  |        0|   0|  0|  21|    0|
    |sparsemux_13_3_6_1_1_U665   |sparsemux_13_3_6_1_1   |        0|   0|  0|  25|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  46|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_6ns_5s_16s_17_1_1_U667  |mac_muladd_6ns_5s_16s_17_1_1  |  i0 + i1 * i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx_82_U  |dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_outidx5jm  |        0|  3|   2|    0|    30|    3|     1|           90|
    |w18_U        |dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_RO6jw  |        1|  0|   0|    0|    30|    5|     1|          150|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                                  |        1|  3|   2|    0|    60|    8|     2|          240|
    +-------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |in_index_2_fu_624_p2    |         +|   0|  0|  39|          32|           1|
    |w_index_fu_420_p2       |         +|   0|  0|  13|           5|           1|
    |ap_condition_156        |       and|   0|  0|   2|           1|           1|
    |ap_condition_37         |       and|   0|  0|   2|           1|           1|
    |icmp_ln135_fu_426_p2    |      icmp|   0|  0|  13|           5|           3|
    |icmp_ln144_1_fu_514_p2  |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln144_2_fu_520_p2  |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln144_3_fu_526_p2  |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln144_4_fu_532_p2  |      icmp|   0|  0|  24|          17|           1|
    |icmp_ln144_fu_508_p2    |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln154_fu_630_p2    |      icmp|   0|  0|  39|          32|           3|
    |or_ln144_1_fu_543_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_2_fu_549_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_3_fu_555_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_4_fu_572_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_5_fu_578_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln144_fu_537_p2      |        or|   0|  0|   2|           1|           1|
    |acc_10_fu_561_p3        |    select|   0|  0|  16|           1|          16|
    |acc_6_fu_608_p3         |    select|   0|  0|  16|           1|          16|
    |acc_7_fu_600_p3         |    select|   0|  0|  16|           1|          16|
    |acc_8_fu_592_p3         |    select|   0|  0|  16|           1|          16|
    |acc_9_fu_584_p3         |    select|   0|  0|  16|           1|          16|
    |acc_fu_616_p3           |    select|   0|  0|  16|           1|          16|
    |in_index_fu_636_p3      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 318|         119|         122|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |acc17_reg_272                                  |   9|          2|   16|         32|
    |acc_1010_reg_328                               |   9|          2|   16|         32|
    |acc_715_reg_286                                |   9|          2|   16|         32|
    |acc_813_reg_300                                |   9|          2|   16|         32|
    |acc_911_reg_314                                |   9|          2|   16|         32|
    |ap_NS_fsm                                      |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_phi_mux_data_0_val23_phi_phi_fu_346_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_1_val24_phi_phi_fu_358_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_2_val25_phi_phi_fu_370_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_3_val26_phi_phi_fu_382_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_4_val27_phi_phi_fu_394_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_5_val28_phi_phi_fu_406_p4      |   9|          2|    6|         12|
    |ap_phi_mux_do_init_phi_fu_148_p6               |  13|          3|    1|          3|
    |ap_phi_mux_w_index19_phi_fu_164_p6             |  13|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_342  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_354  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_366  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_378  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_390  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_402  |   9|          2|    6|         12|
    |ap_return_0                                    |   9|          2|   16|         32|
    |ap_return_1                                    |   9|          2|   16|         32|
    |ap_return_2                                    |   9|          2|   16|         32|
    |ap_return_3                                    |   9|          2|   16|         32|
    |ap_return_4                                    |   9|          2|   16|         32|
    |in_index20_reg_258                             |   9|          2|   32|         64|
    |w_index19_reg_160                              |   9|          2|    5|         10|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 264|         59|  277|        561|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |acc17_reg_272                                  |  16|   0|   16|          0|
    |acc_1010_reg_328                               |  16|   0|   16|          0|
    |acc_715_reg_286                                |  16|   0|   16|          0|
    |acc_813_reg_300                                |  16|   0|   16|          0|
    |acc_911_reg_314                                |  16|   0|   16|          0|
    |ap_CS_fsm                                      |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_342  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_354  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_366  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_378  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_390  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_402  |   6|   0|    6|          0|
    |ap_return_0_preg                               |  16|   0|   16|          0|
    |ap_return_1_preg                               |  16|   0|   16|          0|
    |ap_return_2_preg                               |  16|   0|   16|          0|
    |ap_return_3_preg                               |  16|   0|   16|          0|
    |ap_return_4_preg                               |  16|   0|   16|          0|
    |data_0_val23_rewind_reg_174                    |   6|   0|    6|          0|
    |data_1_val24_rewind_reg_188                    |   6|   0|    6|          0|
    |data_2_val25_rewind_reg_202                    |   6|   0|    6|          0|
    |data_3_val26_rewind_reg_216                    |   6|   0|    6|          0|
    |data_4_val27_rewind_reg_230                    |   6|   0|    6|          0|
    |data_5_val28_rewind_reg_244                    |   6|   0|    6|          0|
    |do_init_reg_144                                |   1|   0|    1|          0|
    |icmp_ln135_reg_733                             |   1|   0|    1|          0|
    |in_index20_reg_258                             |  32|   0|   32|          0|
    |w_index19_reg_160                              |   5|   0|    5|          0|
    |w_index_reg_728                                |   5|   0|    5|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 279|   0|  279|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>|  return value|
|data_0_val   |   in|    6|     ap_none|                                                              data_0_val|        scalar|
|data_1_val   |   in|    6|     ap_none|                                                              data_1_val|        scalar|
|data_2_val   |   in|    6|     ap_none|                                                              data_2_val|        scalar|
|data_3_val   |   in|    6|     ap_none|                                                              data_3_val|        scalar|
|data_4_val   |   in|    6|     ap_none|                                                              data_4_val|        scalar|
|data_5_val   |   in|    6|     ap_none|                                                              data_5_val|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (1.61ns)   --->   "%br_ln135 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 4 'br' 'br_ln135' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split_ifconv, i1 1, void %Result"   --->   Operation 5 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%w_index19 = phi i5 0, void %entry, i5 %w_index, void %MultLoop.split_ifconv, i5 0, void %Result"   --->   Operation 6 'phi' 'w_index19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w18, i64 666, i64 38, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_5_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 8 'read' 'data_5_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 9 'read' 'data_4_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'read' 'data_3_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_2_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 11 'read' 'data_2_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 12 'read' 'data_1_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 13 'read' 'data_0_val_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.61ns)   --->   "%br_ln135 = br void %MultLoop.split_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 14 'br' 'br_ln135' <Predicate = (do_init)> <Delay = 1.61>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i5 %w_index19" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 15 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%outidx_82_addr = getelementptr i3 %outidx_82, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 16 'getelementptr' 'outidx_82_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.15ns)   --->   "%out_index = load i5 %outidx_82_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 17 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 30> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%w18_addr = getelementptr i5 %w18, i64 0, i64 %zext_ln135" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 18 'getelementptr' 'w18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%w = load i5 %w18_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 19 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 30> <ROM>
ST_2 : Operation 20 [1/1] (1.86ns)   --->   "%w_index = add i5 %w_index19, i5 1" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 20 'add' 'w_index' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.86ns)   --->   "%icmp_ln135 = icmp_eq  i5 %w_index19, i5 29" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 22 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln166 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 23 'br' 'br_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.2>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data_0_val23_rewind = phi i6 0, void %entry, i6 %data_0_val23_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 24 'phi' 'data_0_val23_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_1_val24_rewind = phi i6 0, void %entry, i6 %data_1_val24_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 25 'phi' 'data_1_val24_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%data_2_val25_rewind = phi i6 0, void %entry, i6 %data_2_val25_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 26 'phi' 'data_2_val25_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%data_3_val26_rewind = phi i6 0, void %entry, i6 %data_3_val26_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 27 'phi' 'data_3_val26_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_4_val27_rewind = phi i6 0, void %entry, i6 %data_4_val27_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 28 'phi' 'data_4_val27_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_5_val28_rewind = phi i6 0, void %entry, i6 %data_5_val28_phi, void %MultLoop.split_ifconv, i6 0, void %Result" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 29 'phi' 'data_5_val28_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_index20 = phi i32 0, void %entry, i32 %in_index, void %MultLoop.split_ifconv, i32 0, void %Result"   --->   Operation 30 'phi' 'in_index20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%acc17 = phi i16 0, void %entry, i16 %acc, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 31 'phi' 'acc17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%acc_715 = phi i16 0, void %entry, i16 %acc_6, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 32 'phi' 'acc_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%acc_813 = phi i16 0, void %entry, i16 %acc_7, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 33 'phi' 'acc_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%acc_911 = phi i16 0, void %entry, i16 %acc_8, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 34 'phi' 'acc_911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%acc_1010 = phi i16 0, void %entry, i16 %acc_9, void %MultLoop.split_ifconv, i16 0, void %Result"   --->   Operation 35 'phi' 'acc_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %MultLoop.split_ifconv, void %rewind_init"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_0_val23_phi = phi i6 %data_0_val_read, void %rewind_init, i6 %data_0_val23_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 37 'phi' 'data_0_val23_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_1_val24_phi = phi i6 %data_1_val_read, void %rewind_init, i6 %data_1_val24_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 38 'phi' 'data_1_val24_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_2_val25_phi = phi i6 %data_2_val_read, void %rewind_init, i6 %data_2_val25_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 39 'phi' 'data_2_val25_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%data_3_val26_phi = phi i6 %data_3_val_read, void %rewind_init, i6 %data_3_val26_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 40 'phi' 'data_3_val26_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_4_val27_phi = phi i6 %data_4_val_read, void %rewind_init, i6 %data_4_val27_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 41 'phi' 'data_4_val27_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_5_val28_phi = phi i6 %data_5_val_read, void %rewind_init, i6 %data_5_val28_rewind, void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 42 'phi' 'data_5_val28_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %in_index20" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 43 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 44 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [firmware/nnet_utils/nnet_dense_resource.h:110]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 46 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_index = load i5 %outidx_82_addr" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 47 'load' 'out_index' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 30> <ROM>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%a = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.6i6.i6.i3, i3 0, i6 %data_0_val23_phi, i3 1, i6 %data_1_val24_phi, i3 2, i6 %data_2_val25_phi, i3 3, i6 %data_3_val26_phi, i3 4, i6 %data_4_val27_phi, i3 5, i6 %data_5_val28_phi, i6 0, i3 %trunc_ln135" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 48 'sparsemux' 'a' <Predicate = true> <Delay = 1.73> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i6 %a" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] ( I:3.25ns O:3.25ns )   --->   "%w = load i5 %w18_addr" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'w' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM_nP_BRAM">   --->   Core 102 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 30> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i5 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.36ns) (grouped into DSP with root node add_ln144)   --->   "%mul_ln73 = mul i11 %zext_ln145, i11 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (1.70ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %acc17, i3 1, i16 %acc_715, i3 2, i16 %acc_813, i3 3, i16 %acc_911, i3 4, i16 %acc_1010, i16 0, i3 %out_index" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 53 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i16 %tmp" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 54 'sext' 'sext_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node add_ln144)   --->   "%sext_ln144_2 = sext i11 %mul_ln73" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 55 'sext' 'sext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln144 = add i17 %sext_ln144, i17 %sext_ln144_2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 56 'add' 'add_ln144' <Predicate = true> <Delay = 3.82> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (1.68ns)   --->   "%icmp_ln144 = icmp_eq  i3 %out_index, i3 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 57 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.68ns)   --->   "%icmp_ln144_1 = icmp_eq  i3 %out_index, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 58 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.68ns)   --->   "%icmp_ln144_2 = icmp_eq  i3 %out_index, i3 2" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 59 'icmp' 'icmp_ln144_2' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.68ns)   --->   "%icmp_ln144_3 = icmp_eq  i3 %out_index, i3 3" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 60 'icmp' 'icmp_ln144_3' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.18ns)   --->   "%icmp_ln144_4 = icmp_ne  i17 %add_ln144, i17 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 61 'icmp' 'icmp_ln144_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144 = or i1 %icmp_ln144, i1 %icmp_ln144_4" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 62 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln144_1 = or i1 %icmp_ln144_2, i1 %icmp_ln144_3" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 63 'or' 'or_ln144_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144_2 = or i1 %or_ln144_1, i1 %icmp_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 64 'or' 'or_ln144_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%or_ln144_3 = or i1 %or_ln144_2, i1 %or_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 65 'or' 'or_ln144_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.29ns) (out node of the LUT)   --->   "%acc_10 = select i1 %or_ln144_3, i16 %acc_1010, i16 0" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 66 'select' 'acc_10' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%acc_11 = trunc i17 %add_ln144" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 67 'trunc' 'acc_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node acc_9)   --->   "%or_ln144_4 = or i1 %icmp_ln144, i1 %icmp_ln144_1" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 68 'or' 'or_ln144_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node acc_9)   --->   "%or_ln144_5 = or i1 %or_ln144_1, i1 %or_ln144_4" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 69 'or' 'or_ln144_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.29ns) (out node of the LUT)   --->   "%acc_9 = select i1 %or_ln144_5, i16 %acc_10, i16 %acc_11" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 70 'select' 'acc_9' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.29ns)   --->   "%acc_8 = select i1 %icmp_ln144_3, i16 %acc_11, i16 %acc_911" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 71 'select' 'acc_8' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.29ns)   --->   "%acc_7 = select i1 %icmp_ln144_2, i16 %acc_11, i16 %acc_813" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 72 'select' 'acc_7' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.29ns)   --->   "%acc_6 = select i1 %icmp_ln144_1, i16 %acc_11, i16 %acc_715" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 73 'select' 'acc_6' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.29ns)   --->   "%acc = select i1 %icmp_ln144, i16 %acc_11, i16 %acc17" [firmware/nnet_utils/nnet_dense_resource.h:144]   --->   Operation 74 'select' 'acc' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (2.70ns)   --->   "%in_index_2 = add i32 %in_index20, i32 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 75 'add' 'in_index_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.70ns)   --->   "%icmp_ln154 = icmp_sgt  i32 %in_index_2, i32 5" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 76 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.79ns)   --->   "%in_index = select i1 %icmp_ln154, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 77 'select' 'in_index' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %acc" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %acc_6" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %acc_7" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 80 'insertvalue' 'mrv_2' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %acc_8" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 81 'insertvalue' 'mrv_3' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %acc_9" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 82 'insertvalue' 'mrv_4' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%return_ln166 = return void @_ssdm_op_Return, i80 %mrv_4" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 83 'return' 'return_ln166' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outidx_82]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln135                (br               ) [ 0111]
do_init                 (phi              ) [ 0011]
w_index19               (phi              ) [ 0011]
specmemcore_ln0         (specmemcore      ) [ 0000]
data_5_val_read         (read             ) [ 0011]
data_4_val_read         (read             ) [ 0011]
data_3_val_read         (read             ) [ 0011]
data_2_val_read         (read             ) [ 0011]
data_1_val_read         (read             ) [ 0011]
data_0_val_read         (read             ) [ 0011]
br_ln135                (br               ) [ 0011]
zext_ln135              (zext             ) [ 0000]
outidx_82_addr          (getelementptr    ) [ 0011]
w18_addr                (getelementptr    ) [ 0011]
w_index                 (add              ) [ 0111]
icmp_ln135              (icmp             ) [ 0011]
br_ln135                (br               ) [ 0111]
br_ln166                (br               ) [ 0111]
data_0_val23_rewind     (phi              ) [ 0011]
data_1_val24_rewind     (phi              ) [ 0011]
data_2_val25_rewind     (phi              ) [ 0011]
data_3_val26_rewind     (phi              ) [ 0011]
data_4_val27_rewind     (phi              ) [ 0011]
data_5_val28_rewind     (phi              ) [ 0011]
in_index20              (phi              ) [ 0011]
acc17                   (phi              ) [ 0011]
acc_715                 (phi              ) [ 0011]
acc_813                 (phi              ) [ 0011]
acc_911                 (phi              ) [ 0011]
acc_1010                (phi              ) [ 0011]
br_ln0                  (br               ) [ 0000]
data_0_val23_phi        (phi              ) [ 0111]
data_1_val24_phi        (phi              ) [ 0111]
data_2_val25_phi        (phi              ) [ 0111]
data_3_val26_phi        (phi              ) [ 0111]
data_4_val27_phi        (phi              ) [ 0111]
data_5_val28_phi        (phi              ) [ 0111]
trunc_ln135             (trunc            ) [ 0000]
specpipeline_ln136      (specpipeline     ) [ 0000]
speclooptripcount_ln110 (speclooptripcount) [ 0000]
specloopname_ln135      (specloopname     ) [ 0000]
out_index               (load             ) [ 0000]
a                       (sparsemux        ) [ 0000]
zext_ln145              (zext             ) [ 0000]
w                       (load             ) [ 0000]
sext_ln73               (sext             ) [ 0000]
mul_ln73                (mul              ) [ 0000]
tmp                     (sparsemux        ) [ 0000]
sext_ln144              (sext             ) [ 0000]
sext_ln144_2            (sext             ) [ 0000]
add_ln144               (add              ) [ 0000]
icmp_ln144              (icmp             ) [ 0000]
icmp_ln144_1            (icmp             ) [ 0000]
icmp_ln144_2            (icmp             ) [ 0000]
icmp_ln144_3            (icmp             ) [ 0000]
icmp_ln144_4            (icmp             ) [ 0000]
or_ln144                (or               ) [ 0000]
or_ln144_1              (or               ) [ 0000]
or_ln144_2              (or               ) [ 0000]
or_ln144_3              (or               ) [ 0000]
acc_10                  (select           ) [ 0000]
acc_11                  (trunc            ) [ 0000]
or_ln144_4              (or               ) [ 0000]
or_ln144_5              (or               ) [ 0000]
acc_9                   (select           ) [ 0111]
acc_8                   (select           ) [ 0111]
acc_7                   (select           ) [ 0111]
acc_6                   (select           ) [ 0111]
acc                     (select           ) [ 0111]
in_index_2              (add              ) [ 0000]
icmp_ln154              (icmp             ) [ 0000]
in_index                (select           ) [ 0111]
mrv                     (insertvalue      ) [ 0000]
mrv_1                   (insertvalue      ) [ 0000]
mrv_2                   (insertvalue      ) [ 0000]
mrv_3                   (insertvalue      ) [ 0000]
mrv_4                   (insertvalue      ) [ 0000]
return_ln166            (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outidx_82">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_82"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w18">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.6i6.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i16.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="data_5_val_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_4_val_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_3_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_2_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_1_val_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_0_val_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="outidx_82_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_82_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="w18_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w18_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="do_init_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="do_init_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="w_index19_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_index19 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="w_index19_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index19/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="data_0_val23_rewind_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val23_rewind (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_0_val23_rewind_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="2"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="1" slack="1"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val23_rewind/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="data_1_val24_rewind_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="1"/>
<pin id="190" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val24_rewind (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_1_val24_rewind_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="1" slack="1"/>
<pin id="198" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val24_rewind/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="data_2_val25_rewind_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="1"/>
<pin id="204" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val25_rewind (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_2_val25_rewind_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="2"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="1" slack="1"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val25_rewind/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="data_3_val26_rewind_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val26_rewind (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="data_3_val26_rewind_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="1"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val26_rewind/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="data_4_val27_rewind_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val27_rewind (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="data_4_val27_rewind_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="1" slack="1"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val27_rewind/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="data_5_val28_rewind_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="1"/>
<pin id="246" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_5_val28_rewind (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="data_5_val28_rewind_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="1" slack="1"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_val28_rewind/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="in_index20_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index20 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="in_index20_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="1" slack="1"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index20/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="acc17_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc17 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="acc17_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="2"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="1" slack="1"/>
<pin id="282" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc17/3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="acc_715_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_715 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="acc_715_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="16" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="4" bw="1" slack="1"/>
<pin id="296" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_715/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="acc_813_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_813 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="acc_813_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="16" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="4" bw="1" slack="1"/>
<pin id="310" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_813/3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="acc_911_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_911 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="acc_911_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="2"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="1" slack="1"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_911/3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="acc_1010_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1010 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="acc_1010_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="1" slack="1"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1010/3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="data_0_val23_phi_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_0_val23_phi (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="data_0_val23_phi_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_val23_phi/3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="data_1_val24_phi_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_1_val24_phi (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="data_1_val24_phi_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_val24_phi/3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="data_2_val25_phi_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_2_val25_phi (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="data_2_val25_phi_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_val25_phi/3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="data_3_val26_phi_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_3_val26_phi (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="data_3_val26_phi_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="1"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_val26_phi/3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="data_4_val27_phi_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_4_val27_phi (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="data_4_val27_phi_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_val27_phi/3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="data_5_val28_phi_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_5_val28_phi (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="data_5_val28_phi_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_val28_phi/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln135_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="w_index_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln135_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln135_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="a_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="0" index="3" bw="3" slack="0"/>
<pin id="441" dir="0" index="4" bw="6" slack="0"/>
<pin id="442" dir="0" index="5" bw="3" slack="0"/>
<pin id="443" dir="0" index="6" bw="6" slack="0"/>
<pin id="444" dir="0" index="7" bw="3" slack="0"/>
<pin id="445" dir="0" index="8" bw="6" slack="0"/>
<pin id="446" dir="0" index="9" bw="3" slack="0"/>
<pin id="447" dir="0" index="10" bw="6" slack="0"/>
<pin id="448" dir="0" index="11" bw="3" slack="0"/>
<pin id="449" dir="0" index="12" bw="6" slack="0"/>
<pin id="450" dir="0" index="13" bw="6" slack="0"/>
<pin id="451" dir="0" index="14" bw="3" slack="0"/>
<pin id="452" dir="1" index="15" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln145_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln73_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="0" index="2" bw="16" slack="0"/>
<pin id="480" dir="0" index="3" bw="3" slack="0"/>
<pin id="481" dir="0" index="4" bw="16" slack="0"/>
<pin id="482" dir="0" index="5" bw="3" slack="0"/>
<pin id="483" dir="0" index="6" bw="16" slack="0"/>
<pin id="484" dir="0" index="7" bw="3" slack="0"/>
<pin id="485" dir="0" index="8" bw="16" slack="0"/>
<pin id="486" dir="0" index="9" bw="3" slack="0"/>
<pin id="487" dir="0" index="10" bw="16" slack="0"/>
<pin id="488" dir="0" index="11" bw="16" slack="0"/>
<pin id="489" dir="0" index="12" bw="3" slack="0"/>
<pin id="490" dir="1" index="13" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln144_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln144_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln144_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="3" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln144_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln144_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_3/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln144_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="17" slack="0"/>
<pin id="534" dir="0" index="1" bw="17" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_4/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln144_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_ln144_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln144_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_2/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln144_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_3/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="acc_10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="0"/>
<pin id="564" dir="0" index="2" bw="16" slack="0"/>
<pin id="565" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_10/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="acc_11_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="17" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="acc_11/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="or_ln144_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_4/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln144_5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144_5/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="acc_9_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="0"/>
<pin id="587" dir="0" index="2" bw="16" slack="0"/>
<pin id="588" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_9/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="acc_8_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="0" index="2" bw="16" slack="0"/>
<pin id="596" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_8/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="acc_7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="16" slack="0"/>
<pin id="604" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_7/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="acc_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="0" index="2" bw="16" slack="0"/>
<pin id="612" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_6/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="acc_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="16" slack="0"/>
<pin id="619" dir="0" index="2" bw="16" slack="0"/>
<pin id="620" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="in_index_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_2/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln154_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="in_index_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="32" slack="0"/>
<pin id="640" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="mrv_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="80" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="mrv_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="80" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="mrv_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="80" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="mrv_3_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="80" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="mrv_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="80" slack="0"/>
<pin id="670" dir="0" index="1" bw="16" slack="0"/>
<pin id="671" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="return_ln166_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="80" slack="0"/>
<pin id="676" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/3 "/>
</bind>
</comp>

<comp id="678" class="1007" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="0" index="1" bw="5" slack="0"/>
<pin id="681" dir="0" index="2" bw="16" slack="0"/>
<pin id="682" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln73/3 sext_ln144_2/3 add_ln144/3 "/>
</bind>
</comp>

<comp id="688" class="1005" name="data_5_val_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="1"/>
<pin id="690" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_5_val_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="data_4_val_read_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="1"/>
<pin id="695" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_4_val_read "/>
</bind>
</comp>

<comp id="698" class="1005" name="data_3_val_read_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="1"/>
<pin id="700" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_3_val_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="data_2_val_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="1"/>
<pin id="705" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_2_val_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="data_1_val_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="1"/>
<pin id="710" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_1_val_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="data_0_val_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="1"/>
<pin id="715" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_0_val_read "/>
</bind>
</comp>

<comp id="718" class="1005" name="outidx_82_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="1"/>
<pin id="720" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outidx_82_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="w18_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="1"/>
<pin id="725" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w18_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="w_index_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="0"/>
<pin id="730" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="733" class="1005" name="icmp_ln135_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="737" class="1005" name="acc_9_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_9 "/>
</bind>
</comp>

<comp id="742" class="1005" name="acc_8_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_8 "/>
</bind>
</comp>

<comp id="747" class="1005" name="acc_7_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_7 "/>
</bind>
</comp>

<comp id="752" class="1005" name="acc_6_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_6 "/>
</bind>
</comp>

<comp id="757" class="1005" name="acc_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="762" class="1005" name="in_index_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="159"><net_src comp="148" pin="6"/><net_sink comp="144" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="230" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="328" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="352"><net_src comp="178" pin="6"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="364"><net_src comp="192" pin="6"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="376"><net_src comp="206" pin="6"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="388"><net_src comp="220" pin="6"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="400"><net_src comp="234" pin="6"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="412"><net_src comp="248" pin="6"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="164" pin="6"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="424"><net_src comp="164" pin="6"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="164" pin="6"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="262" pin="6"/><net_sink comp="432" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="455"><net_src comp="346" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="456"><net_src comp="62" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="457"><net_src comp="358" pin="4"/><net_sink comp="436" pin=4"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="436" pin=5"/></net>

<net id="459"><net_src comp="370" pin="4"/><net_sink comp="436" pin=6"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="436" pin=7"/></net>

<net id="461"><net_src comp="382" pin="4"/><net_sink comp="436" pin=8"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="436" pin=9"/></net>

<net id="463"><net_src comp="394" pin="4"/><net_sink comp="436" pin=10"/></net>

<net id="464"><net_src comp="70" pin="0"/><net_sink comp="436" pin=11"/></net>

<net id="465"><net_src comp="406" pin="4"/><net_sink comp="436" pin=12"/></net>

<net id="466"><net_src comp="38" pin="0"/><net_sink comp="436" pin=13"/></net>

<net id="467"><net_src comp="432" pin="1"/><net_sink comp="436" pin=14"/></net>

<net id="471"><net_src comp="436" pin="15"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="138" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="491"><net_src comp="72" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="493"><net_src comp="276" pin="6"/><net_sink comp="476" pin=2"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="495"><net_src comp="290" pin="6"/><net_sink comp="476" pin=4"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="476" pin=5"/></net>

<net id="497"><net_src comp="304" pin="6"/><net_sink comp="476" pin=6"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="476" pin=7"/></net>

<net id="499"><net_src comp="318" pin="6"/><net_sink comp="476" pin=8"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="476" pin=9"/></net>

<net id="501"><net_src comp="332" pin="6"/><net_sink comp="476" pin=10"/></net>

<net id="502"><net_src comp="74" pin="0"/><net_sink comp="476" pin=11"/></net>

<net id="503"><net_src comp="125" pin="3"/><net_sink comp="476" pin=12"/></net>

<net id="507"><net_src comp="476" pin="13"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="125" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="125" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="125" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="64" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="125" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="76" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="508" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="520" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="526" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="514" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="537" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="332" pin="6"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="42" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="576"><net_src comp="508" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="514" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="543" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="561" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="569" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="526" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="569" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="318" pin="6"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="520" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="569" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="304" pin="6"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="514" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="569" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="290" pin="6"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="508" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="569" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="276" pin="6"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="262" pin="6"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="46" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="78" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="40" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="624" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="80" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="616" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="608" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="600" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="592" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="584" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="468" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="472" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="504" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="686"><net_src comp="678" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="687"><net_src comp="678" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="691"><net_src comp="82" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="696"><net_src comp="88" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="701"><net_src comp="94" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="706"><net_src comp="100" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="711"><net_src comp="106" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="716"><net_src comp="112" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="721"><net_src comp="118" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="726"><net_src comp="131" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="731"><net_src comp="420" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="736"><net_src comp="426" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="584" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="745"><net_src comp="592" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="750"><net_src comp="600" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="755"><net_src comp="608" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="760"><net_src comp="616" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="765"><net_src comp="636" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="262" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx_82 | {}
	Port: w18 | {}
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_0_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_1_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_2_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_3_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_4_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : data_5_val | {2 }
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : outidx_82 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> : w18 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln135 : 1
		outidx_82_addr : 2
		out_index : 3
		w18_addr : 2
		w : 3
		w_index : 1
		icmp_ln135 : 1
		br_ln135 : 2
	State 3
		data_0_val23_phi : 1
		data_1_val24_phi : 1
		data_2_val25_phi : 1
		data_3_val26_phi : 1
		data_4_val27_phi : 1
		data_5_val28_phi : 1
		trunc_ln135 : 1
		a : 2
		zext_ln145 : 3
		sext_ln73 : 1
		mul_ln73 : 4
		tmp : 1
		sext_ln144 : 2
		sext_ln144_2 : 5
		add_ln144 : 6
		icmp_ln144 : 1
		icmp_ln144_1 : 1
		icmp_ln144_2 : 1
		icmp_ln144_3 : 1
		icmp_ln144_4 : 7
		or_ln144 : 8
		or_ln144_1 : 2
		or_ln144_2 : 2
		or_ln144_3 : 8
		acc_10 : 8
		acc_11 : 7
		or_ln144_4 : 2
		or_ln144_5 : 2
		acc_9 : 9
		acc_8 : 8
		acc_7 : 8
		acc_6 : 8
		acc : 8
		in_index_2 : 1
		icmp_ln154 : 2
		in_index : 3
		mrv : 9
		mrv_1 : 10
		mrv_2 : 11
		mrv_3 : 12
		mrv_4 : 13
		return_ln166 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        acc_10_fu_561        |    0    |    0    |    16   |
|          |         acc_9_fu_584        |    0    |    0    |    16   |
|          |         acc_8_fu_592        |    0    |    0    |    16   |
|  select  |         acc_7_fu_600        |    0    |    0    |    16   |
|          |         acc_6_fu_608        |    0    |    0    |    16   |
|          |          acc_fu_616         |    0    |    0    |    16   |
|          |       in_index_fu_636       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln135_fu_426      |    0    |    0    |    13   |
|          |      icmp_ln144_fu_508      |    0    |    0    |    11   |
|          |     icmp_ln144_1_fu_514     |    0    |    0    |    11   |
|   icmp   |     icmp_ln144_2_fu_520     |    0    |    0    |    11   |
|          |     icmp_ln144_3_fu_526     |    0    |    0    |    11   |
|          |     icmp_ln144_4_fu_532     |    0    |    0    |    24   |
|          |      icmp_ln154_fu_630      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    add   |        w_index_fu_420       |    0    |    0    |    13   |
|          |      in_index_2_fu_624      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
| sparsemux|           a_fu_436          |    0    |    0    |    25   |
|          |          tmp_fu_476         |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln144_fu_537       |    0    |    0    |    2    |
|          |      or_ln144_1_fu_543      |    0    |    0    |    2    |
|    or    |      or_ln144_2_fu_549      |    0    |    0    |    2    |
|          |      or_ln144_3_fu_555      |    0    |    0    |    2    |
|          |      or_ln144_4_fu_572      |    0    |    0    |    2    |
|          |      or_ln144_5_fu_578      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_678         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_5_val_read_read_fu_82 |    0    |    0    |    0    |
|          |  data_4_val_read_read_fu_88 |    0    |    0    |    0    |
|   read   |  data_3_val_read_read_fu_94 |    0    |    0    |    0    |
|          | data_2_val_read_read_fu_100 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_106 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_112 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln135_fu_414      |    0    |    0    |    0    |
|          |      zext_ln145_fu_468      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln135_fu_432     |    0    |    0    |    0    |
|          |        acc_11_fu_569        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln73_fu_472      |    0    |    0    |    0    |
|          |      sext_ln144_fu_504      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_644         |    0    |    0    |    0    |
|          |         mrv_1_fu_650        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_656        |    0    |    0    |    0    |
|          |         mrv_3_fu_662        |    0    |    0    |    0    |
|          |         mrv_4_fu_668        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     return_ln166_fu_674     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   358   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       acc17_reg_272       |   16   |
|      acc_1010_reg_328     |   16   |
|       acc_6_reg_752       |   16   |
|      acc_715_reg_286      |   16   |
|       acc_7_reg_747       |   16   |
|      acc_813_reg_300      |   16   |
|       acc_8_reg_742       |   16   |
|      acc_911_reg_314      |   16   |
|       acc_9_reg_737       |   16   |
|        acc_reg_757        |   16   |
|  data_0_val23_phi_reg_342 |    6   |
|data_0_val23_rewind_reg_174|    6   |
|  data_0_val_read_reg_713  |    6   |
|  data_1_val24_phi_reg_354 |    6   |
|data_1_val24_rewind_reg_188|    6   |
|  data_1_val_read_reg_708  |    6   |
|  data_2_val25_phi_reg_366 |    6   |
|data_2_val25_rewind_reg_202|    6   |
|  data_2_val_read_reg_703  |    6   |
|  data_3_val26_phi_reg_378 |    6   |
|data_3_val26_rewind_reg_216|    6   |
|  data_3_val_read_reg_698  |    6   |
|  data_4_val27_phi_reg_390 |    6   |
|data_4_val27_rewind_reg_230|    6   |
|  data_4_val_read_reg_693  |    6   |
|  data_5_val28_phi_reg_402 |    6   |
|data_5_val28_rewind_reg_244|    6   |
|  data_5_val_read_reg_688  |    6   |
|      do_init_reg_144      |    1   |
|     icmp_ln135_reg_733    |    1   |
|     in_index20_reg_258    |   32   |
|      in_index_reg_762     |   32   |
|   outidx_82_addr_reg_718  |    5   |
|      w18_addr_reg_723     |    5   |
|     w_index19_reg_160     |    5   |
|      w_index_reg_728      |    5   |
+---------------------------+--------+
|           Total           |   354  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_access_fu_138 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|  do_init_reg_144  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   22   ||   4.83  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   358  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |   354  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   354  |   385  |
+-----------+--------+--------+--------+--------+
