--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2L -n 3 -fastpaths -xml I2Disp.twx I2Disp.ncd -o I2Disp.twr I2Disp.pcf

Design file:              I2Disp.ncd
Physical constraint file: I2Disp.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4106 paths analyzed, 409 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.287ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/rst (SLICE_X70Y46.A6), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/rst_counter_9 (FF)
  Destination:          XLXI_3/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (0.554 - 0.704)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/rst_counter_9 to XLXI_3/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y13.CQ     Tcko                  0.223   XLXI_3/rst_counter<9>
                                                       XLXI_3/rst_counter_9
    SLICE_X106Y18.A1     net (fanout=4)        0.820   XLXI_3/rst_counter<9>
    SLICE_X106Y18.COUT   Topcya                0.302   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_lut<0>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
    SLICE_X106Y19.CIN    net (fanout=1)        0.000   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
    SLICE_X106Y19.AMUX   Tcina                 0.227   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
    SLICE_X70Y46.A6      net (fanout=29)       1.551   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
    SLICE_X70Y46.CLK     Tas                  -0.021   XLXI_3/rst
                                                       XLXI_3/rst_rstpot
                                                       XLXI_3/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.731ns logic, 2.371ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/rst_counter_15 (FF)
  Destination:          XLXI_3/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.554 - 0.702)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/rst_counter_15 to XLXI_3/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y14.CQ     Tcko                  0.259   XLXI_3/rst_counter<15>
                                                       XLXI_3/rst_counter_15
    SLICE_X106Y18.B2     net (fanout=4)        0.596   XLXI_3/rst_counter<15>
    SLICE_X106Y18.COUT   Topcyb                0.310   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_lut<1>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
    SLICE_X106Y19.CIN    net (fanout=1)        0.000   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
    SLICE_X106Y19.AMUX   Tcina                 0.227   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
    SLICE_X70Y46.A6      net (fanout=29)       1.551   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
    SLICE_X70Y46.CLK     Tas                  -0.021   XLXI_3/rst
                                                       XLXI_3/rst_rstpot
                                                       XLXI_3/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.775ns logic, 2.147ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/rst_counter_16 (FF)
  Destination:          XLXI_3/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (0.554 - 0.701)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/rst_counter_16 to XLXI_3/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y15.AQ     Tcko                  0.259   XLXI_3/rst_counter<17>
                                                       XLXI_3/rst_counter_16
    SLICE_X106Y18.B1     net (fanout=4)        0.592   XLXI_3/rst_counter<16>
    SLICE_X106Y18.COUT   Topcyb                0.310   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_lut<1>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
    SLICE_X106Y19.CIN    net (fanout=1)        0.000   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<3>
    SLICE_X106Y19.AMUX   Tcina                 0.227   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
                                                       XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
    SLICE_X70Y46.A6      net (fanout=29)       1.551   XLXI_3/Mcompar_rst_counter[31]_GND_3_o_LessThan_9_o_cy<4>
    SLICE_X70Y46.CLK     Tas                  -0.021   XLXI_3/rst
                                                       XLXI_3/rst_rstpot
                                                       XLXI_3/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.775ns logic, 2.143ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/rst_counter_15 (SLICE_X108Y14.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/sw_temp_14 (FF)
  Destination:          XLXI_3/rst_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.053ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.657 - 0.705)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/sw_temp_14 to XLXI_3/rst_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y40.BQ     Tcko                  0.223   XLXI_3/sw_temp<15>
                                                       XLXI_3/sw_temp_14
    SLICE_X103Y46.A2     net (fanout=1)        0.769   XLXI_3/sw_temp<14>
    SLICE_X103Y46.BMUX   Topab                 0.353   XLXI_3/sw_temp_9_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<4>
                                                       XLXI_3/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X108Y14.C1     net (fanout=41)       1.731   XLXI_3/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X108Y14.CLK    Tas                  -0.023   XLXI_3/rst_counter<15>
                                                       XLXI_3/rst_counter_15_rstpot
                                                       XLXI_3/rst_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.553ns logic, 2.500ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/sw_temp_5 (FF)
  Destination:          XLXI_3/rst_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.657 - 0.655)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/sw_temp_5 to XLXI_3/rst_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y45.DQ      Tcko                  0.223   XLXI_3/sw_temp<5>
                                                       XLXI_3/sw_temp_5
    SLICE_X103Y45.B1     net (fanout=1)        0.590   XLXI_3/sw_temp<5>
    SLICE_X103Y45.COUT   Topcyb                0.310   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<1>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.CIN    net (fanout=1)        0.000   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.BMUX   Tcinb                 0.156   XLXI_3/sw_temp_9_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_3/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X108Y14.C1     net (fanout=41)       1.731   XLXI_3/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X108Y14.CLK    Tas                  -0.023   XLXI_3/rst_counter<15>
                                                       XLXI_3/rst_counter_15_rstpot
                                                       XLXI_3/rst_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (0.666ns logic, 2.321ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/sw_temp_4 (FF)
  Destination:          XLXI_3/rst_counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.657 - 0.655)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/sw_temp_4 to XLXI_3/rst_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y45.BQ      Tcko                  0.223   XLXI_3/sw_temp<5>
                                                       XLXI_3/sw_temp_4
    SLICE_X103Y45.B2     net (fanout=1)        0.580   XLXI_3/sw_temp<4>
    SLICE_X103Y45.COUT   Topcyb                0.310   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<1>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.CIN    net (fanout=1)        0.000   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.BMUX   Tcinb                 0.156   XLXI_3/sw_temp_9_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_3/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X108Y14.C1     net (fanout=41)       1.731   XLXI_3/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X108Y14.CLK    Tas                  -0.023   XLXI_3/rst_counter<15>
                                                       XLXI_3/rst_counter_15_rstpot
                                                       XLXI_3/rst_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.666ns logic, 2.311ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/rst_counter_2 (SLICE_X109Y10.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/sw_temp_14 (FF)
  Destination:          XLXI_3/rst_counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.659 - 0.705)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/sw_temp_14 to XLXI_3/rst_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y40.BQ     Tcko                  0.223   XLXI_3/sw_temp<15>
                                                       XLXI_3/sw_temp_14
    SLICE_X103Y46.A2     net (fanout=1)        0.769   XLXI_3/sw_temp<14>
    SLICE_X103Y46.BMUX   Topab                 0.353   XLXI_3/sw_temp_9_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<4>
                                                       XLXI_3/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X109Y10.A1     net (fanout=41)       1.657   XLXI_3/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X109Y10.CLK    Tas                   0.009   XLXI_3/rst_counter<3>
                                                       XLXI_3/rst_counter_2_rstpot
                                                       XLXI_3/rst_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.585ns logic, 2.426ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/sw_temp_5 (FF)
  Destination:          XLXI_3/rst_counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.945ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.659 - 0.655)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/sw_temp_5 to XLXI_3/rst_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y45.DQ      Tcko                  0.223   XLXI_3/sw_temp<5>
                                                       XLXI_3/sw_temp_5
    SLICE_X103Y45.B1     net (fanout=1)        0.590   XLXI_3/sw_temp<5>
    SLICE_X103Y45.COUT   Topcyb                0.310   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<1>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.CIN    net (fanout=1)        0.000   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.BMUX   Tcinb                 0.156   XLXI_3/sw_temp_9_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_3/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X109Y10.A1     net (fanout=41)       1.657   XLXI_3/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X109Y10.CLK    Tas                   0.009   XLXI_3/rst_counter<3>
                                                       XLXI_3/rst_counter_2_rstpot
                                                       XLXI_3/rst_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.698ns logic, 2.247ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/sw_temp_4 (FF)
  Destination:          XLXI_3/rst_counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.659 - 0.655)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/sw_temp_4 to XLXI_3/rst_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y45.BQ      Tcko                  0.223   XLXI_3/sw_temp<5>
                                                       XLXI_3/sw_temp_4
    SLICE_X103Y45.B2     net (fanout=1)        0.580   XLXI_3/sw_temp<4>
    SLICE_X103Y45.COUT   Topcyb                0.310   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_lut<1>
                                                       XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.CIN    net (fanout=1)        0.000   XLXI_3/Mcompar_sw_temp[15]_SW[15]_not_equal_4_o_cy<3>
    SLICE_X103Y46.BMUX   Tcinb                 0.156   XLXI_3/sw_temp_9_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_3/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X109Y10.A1     net (fanout=41)       1.657   XLXI_3/sw_temp[15]_SW[15]_not_equal_4_o
    SLICE_X109Y10.CLK    Tas                   0.009   XLXI_3/rst_counter<3>
                                                       XLXI_3/rst_counter_2_rstpot
                                                       XLXI_3/rst_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.698ns logic, 2.237ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/button_out_0 (SLICE_X86Y42.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/button_out_0 (FF)
  Destination:          XLXI_3/button_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/button_out_0 to XLXI_3/button_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y42.AQ      Tcko                  0.118   XLXI_3/button_out<3>
                                                       XLXI_3/button_out_0
    SLICE_X86Y42.A3      net (fanout=3)        0.146   XLXI_3/button_out<0>
    SLICE_X86Y42.CLK     Tah         (-Th)     0.059   XLXI_3/button_out<3>
                                                       XLXI_3/button_out_0_dpot1
                                                       XLXI_3/button_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/button_out_3 (SLICE_X86Y42.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/button_out_3 (FF)
  Destination:          XLXI_3/button_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/button_out_3 to XLXI_3/button_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y42.DQ      Tcko                  0.118   XLXI_3/button_out<3>
                                                       XLXI_3/button_out_3
    SLICE_X86Y42.D3      net (fanout=2)        0.146   XLXI_3/button_out<3>
    SLICE_X86Y42.CLK     Tah         (-Th)     0.059   XLXI_3/button_out<3>
                                                       XLXI_3/button_out_3_dpot1
                                                       XLXI_3/button_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/SW_OK_0 (SLICE_X86Y43.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/SW_OK_0 (FF)
  Destination:          XLXI_3/SW_OK_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/SW_OK_0 to XLXI_3/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y43.AQ      Tcko                  0.118   XLXI_3/SW_OK<3>
                                                       XLXI_3/SW_OK_0
    SLICE_X86Y43.A3      net (fanout=2)        0.146   XLXI_3/SW_OK<0>
    SLICE_X86Y43.CLK     Tah         (-Th)     0.059   XLXI_3/SW_OK<3>
                                                       XLXI_3/SW_OK_0_dpot1
                                                       XLXI_3/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.059ns logic, 0.146ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_2/clkdiv<3>/SR
  Logical resource: XLXI_2/clkdiv_0/SR
  Location pin: SLICE_X66Y60.SR
  Clock network: XLXI_3/rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_2/clkdiv<3>/SR
  Logical resource: XLXI_2/clkdiv_1/SR
  Location pin: SLICE_X66Y60.SR
  Clock network: XLXI_3/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.287|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4106 paths, 0 nets, and 660 connections

Design statistics:
   Minimum period:   3.287ns{1}   (Maximum frequency: 304.229MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 17 17:04:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



