#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct  7 15:25:05 2022
# Process ID: 33300
# Current directory: E:/EE5003/hardware/ultrascale_cnn_v1/ultrascale_v33
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35416 E:\EE5003\hardware\ultrascale_cnn_v1\ultrascale_v33\ultrascale_v33.xpr
# Log file: E:/EE5003/hardware/ultrascale_cnn_v1/ultrascale_v33/vivado.log
# Journal file: E:/EE5003/hardware/ultrascale_cnn_v1/ultrascale_v33\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/EE5003/hardware/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/EE5003/hardware/ultrascale_cnn_v1/hls_cnn_v7/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 868.934 ; gain = 190.770
update_compile_order -fileset sources_1
open_bd_design {E:/EE5003/hardware/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:hls:SnnAcc:0.0 - SnnAcc_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /SnnAcc_0/Data_m_axi_ddr_0_V.
Successfully read diagram <design_1> from BD file <E:/EE5003/hardware/ultrascale_cnn_v1/ultrascale_v33/ultrascale_v33.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.191 ; gain = 72.258
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  7 16:37:57 2022...
