Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Nov 22 11:47:42 2022
| Host         : thebeast running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.551        0.000                      0                32078        0.037        0.000                      0                32078        8.750        0.000                       0                 10887  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.551        0.000                      0                29180        0.037        0.000                      0                29180        8.750        0.000                       0                 10887  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.880        0.000                      0                 2898        0.779        0.000                      0                 2898  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.122ns  (logic 10.575ns (61.763%)  route 6.547ns (38.237%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.996    19.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y0          LUT5 (Prop_lut5_I1_O)        0.332    20.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[2]_i_1/O
                         net (fo=1, routed)           0.000    20.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[2]
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y0          FDCE (Setup_fdce_C_D)        0.031    22.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -20.145    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.118ns  (logic 10.575ns (61.777%)  route 6.543ns (38.223%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.992    19.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y0          LUT5 (Prop_lut5_I1_O)        0.332    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[1]_i_1/O
                         net (fo=1, routed)           0.000    20.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[1]
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y0          FDCE (Setup_fdce_C_D)        0.029    22.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[1]
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                         -20.141    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.069ns  (logic 10.575ns (61.955%)  route 6.494ns (38.045%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.943    19.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y0          LUT5 (Prop_lut5_I1_O)        0.332    20.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[3]_i_1/O
                         net (fo=1, routed)           0.000    20.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[3]
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y0          FDCE (Setup_fdce_C_D)        0.031    22.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -20.092    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.068ns  (logic 10.575ns (61.959%)  route 6.493ns (38.041%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.942    19.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y0          LUT5 (Prop_lut5_I1_O)        0.332    20.091 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[0]_i_1/O
                         net (fo=1, routed)           0.000    20.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[0]
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y0          FDCE (Setup_fdce_C_D)        0.032    22.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[0]
  -------------------------------------------------------------------
                         required time                         22.697    
                         arrival time                         -20.091    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.063ns  (logic 10.575ns (61.977%)  route 6.488ns (38.023%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.937    19.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y1          LUT5 (Prop_lut5_I1_O)        0.332    20.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[7]_i_1/O
                         net (fo=1, routed)           0.000    20.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[7]
    SLICE_X67Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y1          FDCE (Setup_fdce_C_D)        0.032    22.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]
  -------------------------------------------------------------------
                         required time                         22.697    
                         arrival time                         -20.086    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.058ns  (logic 10.575ns (61.995%)  route 6.483ns (38.005%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.932    19.749    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y1          LUT5 (Prop_lut5_I1_O)        0.332    20.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[6]_i_1/O
                         net (fo=1, routed)           0.000    20.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[6]
    SLICE_X67Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y1          FDCE (Setup_fdce_C_D)        0.031    22.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[6]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -20.081    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.038ns  (logic 10.575ns (62.068%)  route 6.463ns (37.932%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.912    19.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y2          LUT5 (Prop_lut5_I1_O)        0.332    20.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[9]_i_1/O
                         net (fo=1, routed)           0.000    20.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[9]
    SLICE_X67Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[9]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y2          FDCE (Setup_fdce_C_D)        0.032    22.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[9]
  -------------------------------------------------------------------
                         required time                         22.697    
                         arrival time                         -20.061    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 10.575ns (62.161%)  route 6.437ns (37.839%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.887    19.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X65Y3          LUT5 (Prop_lut5_I1_O)        0.332    20.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[15]_i_1/O
                         net (fo=1, routed)           0.000    20.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[15]
    SLICE_X65Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.557    22.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X65Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]/C
                         clock pessimism              0.230    22.966    
                         clock uncertainty           -0.302    22.664    
    SLICE_X65Y3          FDCE (Setup_fdce_C_D)        0.029    22.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]
  -------------------------------------------------------------------
                         required time                         22.693    
                         arrival time                         -20.035    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.005ns  (logic 10.575ns (62.188%)  route 6.430ns (37.812%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.880    19.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.332    20.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[30]_i_1/O
                         net (fo=1, routed)           0.000    20.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[30]
    SLICE_X65Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.556    22.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X65Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[30]/C
                         clock pessimism              0.230    22.965    
                         clock uncertainty           -0.302    22.663    
    SLICE_X65Y7          FDCE (Setup_fdce_C_D)        0.029    22.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[30]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                         -20.028    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.973ns  (logic 10.575ns (62.305%)  route 6.398ns (37.695%))
  Logic Levels:           71  (CARRY4=66 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.729     3.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X73Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y14         FDCE (Prop_fdce_C_Q)         0.456     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         1.250     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]
    SLICE_X73Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/A_mux/O
                         net (fo=1, routed)           0.000     4.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/p_0_in[0]
    SLICE_X73Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.613 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.727    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X73Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X73Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.069 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X73Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X73Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X73Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.525 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.525    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.753 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.095    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X73Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.323    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X73Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X73Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.551    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X73Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.665    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X73Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X73Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.009     8.130    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X73Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.358    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.586    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.700    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.814 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.199 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        1.603    10.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_33_0[0]
    SLICE_X84Y17         LUT4 (Prop_lut4_I1_O)        0.373    11.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30/O
                         net (fo=1, routed)           0.000    11.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[132]_i_30_n_0
    SLICE_X84Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[132]_i_22_n_0
    SLICE_X84Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[136]_i_22_n_0
    SLICE_X84Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.953 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[140]_i_22_n_0
    SLICE_X84Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[144]_i_22_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.181 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[148]_i_22_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[152]_i_22_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.409 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[156]_i_22_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22/CO[3]
                         net (fo=1, routed)           0.009    12.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[160]_i_22_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[164]_i_22_n_0
    SLICE_X84Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[168]_i_22_n_0
    SLICE_X84Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.874 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.874    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[172]_i_22_n_0
    SLICE_X84Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[176]_i_22_n_0
    SLICE_X84Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.102    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[180]_i_22_n_0
    SLICE_X84Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.216 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[184]_i_22_n_0
    SLICE_X84Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.330 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[188]_i_22_n_0
    SLICE_X84Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.444    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[192]_i_22_n_0
    SLICE_X84Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[196]_i_22_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.672    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[200]_i_22_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.786 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[204]_i_22_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.900 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[208]_i_22_n_0
    SLICE_X84Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.014 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[212]_i_22_n_0
    SLICE_X84Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[216]_i_22_n_0
    SLICE_X84Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.242 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[220]_i_22_n_0
    SLICE_X84Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.356 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[224]_i_22_n_0
    SLICE_X84Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[228]_i_22_n_0
    SLICE_X84Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[232]_i_22_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[236]_i_22_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.812    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[240]_i_22_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[244]_i_22_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[248]_i_22_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.154 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.154    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[252]_i_22_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_32_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27/O[0]
                         net (fo=4, routed)           0.785    16.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r_reg[255]_i_27_n_7
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.293    16.568 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub2/M_r[122]_i_3/O
                         net (fo=124, routed)         0.894    17.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/borrow_2n
    SLICE_X77Y46         LUT4 (Prop_lut4_I0_O)        0.354    17.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/sub1/M_r[122]_i_2/O
                         net (fo=123, routed)         1.847    19.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/mod_sel[0]
    SLICE_X67Y1          LUT5 (Prop_lut5_I1_O)        0.332    19.996 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r[5]_i_1/O
                         net (fo=1, routed)           0.000    19.996    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_mux_out[5]
    SLICE_X67Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.558    22.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X67Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X67Y1          FDCE (Setup_fdce_C_D)        0.031    22.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/M_r_reg[5]
  -------------------------------------------------------------------
                         required time                         22.696    
                         arrival time                         -19.996    
  -------------------------------------------------------------------
                         slack                                  2.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X14Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X14Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.565     0.901    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.097    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X34Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.831     1.197    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X34Y48         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X14Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.864     1.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X14Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.089    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X38Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.825     1.191    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X21Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.124    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X20Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X20Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.593     0.929    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y38         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.125    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X18Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X18Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.287     0.942    
    SLICE_X18Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.075%)  route 0.166ns (52.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.563     0.899    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y48         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/Q
                         net (fo=1, routed)           0.166     1.213    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[13]
    SLICE_X39Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.825     1.191    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.012     1.173    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X29Y14         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/Q
                         net (fo=2, routed)           0.111     1.174    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y15         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y15         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/CLK
                         clock pessimism             -0.282     0.936    
    SLICE_X30Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.119    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.725%)  route 0.207ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X30Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[24]/Q
                         net (fo=1, routed)           0.207     1.267    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[23]
    SLICE_X31Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.017     1.212    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.581     0.917    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X27Y27         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.112     1.170    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X26Y28         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y28         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism             -0.282     0.931    
    SLICE_X26Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.114    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y21    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y22    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y22    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y22    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y22    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y53    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y55    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y55    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[214]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 0.642ns (4.890%)  route 12.487ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.477    16.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X85Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[214]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X85Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[214]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X85Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[214]
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[215]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 0.642ns (4.890%)  route 12.487ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.477    16.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X85Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[215]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X85Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[215]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X85Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[215]
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[216]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 0.642ns (4.890%)  route 12.487ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.477    16.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X85Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X85Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[216]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X85Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[216]
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[217]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 0.642ns (4.890%)  route 12.487ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.477    16.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X85Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[217]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X85Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[217]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X85Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[217]
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[218]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 0.642ns (4.890%)  route 12.487ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.477    16.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X85Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[218]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X85Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[218]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X85Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[218]
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[219]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 0.642ns (4.890%)  route 12.487ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.477    16.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/partial_reg_reg[0]_0
    SLICE_X85Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[219]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.560    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X85Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[219]/C
                         clock pessimism              0.115    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X85Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/chipher_reg_reg[219]
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 0.642ns (4.896%)  route 12.471ns (95.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.461    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X87Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.561    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]/C
                         clock pessimism              0.115    22.855    
                         clock uncertainty           -0.302    22.553    
    SLICE_X87Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[222]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -16.252    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[250]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 0.642ns (4.896%)  route 12.471ns (95.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.461    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X87Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.561    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[250]/C
                         clock pessimism              0.115    22.855    
                         clock uncertainty           -0.302    22.553    
    SLICE_X87Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[250]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -16.252    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 0.642ns (4.896%)  route 12.471ns (95.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.461    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X87Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.561    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/C
                         clock pessimism              0.115    22.855    
                         clock uncertainty           -0.302    22.553    
    SLICE_X87Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -16.252    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.113ns  (logic 0.642ns (4.896%)  route 12.471ns (95.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y101        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.009     5.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X39Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.790 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2409, routed)       10.461    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X87Y40         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       1.561    22.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y40         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]/C
                         clock pessimism              0.115    22.855    
                         clock uncertainty           -0.302    22.553    
    SLICE_X87Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[254]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -16.252    
  -------------------------------------------------------------------
                         slack                                  5.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[55]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.190ns (29.031%)  route 0.464ns (70.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.289     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X78Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X78Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[55]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X78Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[56]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.190ns (29.031%)  route 0.464ns (70.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.289     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X78Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X78Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[56]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X78Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[57]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.190ns (29.031%)  route 0.464ns (70.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.289     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X78Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X78Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[57]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X78Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[58]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.190ns (29.031%)  route 0.464ns (70.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.289     1.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X78Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X78Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[58]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X78Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.192ns (29.994%)  route 0.448ns (70.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X84Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.202     1.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[175]_0
    SLICE_X85Y13         LUT2 (Prop_lut2_I0_O)        0.051     1.314 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.246     1.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X83Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/clk
    SLICE_X83Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]/C
                         clock pessimism             -0.284     0.935    
    SLICE_X83Y14         FDCE (Remov_fdce_C_CLR)     -0.157     0.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_datapath/B_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.190ns (26.633%)  route 0.523ns (73.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.348     1.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X71Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X71Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[0]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X71Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[57]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.190ns (26.492%)  route 0.527ns (73.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.351     1.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X73Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.850     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X73Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[57]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X73Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[58]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.190ns (26.492%)  route 0.527ns (73.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.351     1.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X73Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.850     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X73Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[58]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X73Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[59]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.190ns (26.492%)  route 0.527ns (73.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.351     1.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X73Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.850     1.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X73Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[59]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X73Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.190ns (26.471%)  route 0.528ns (73.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep__0/Q
                         net (fo=91, routed)          0.176     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep_0
    SLICE_X83Y13         LUT2 (Prop_lut2_I0_O)        0.049     1.286 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_3/O
                         net (fo=778, routed)         0.352     1.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/FSM_sequential_curr_state_reg[1]_rep__0
    SLICE_X70Y13         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10888, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X70Y13         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[53]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X70Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.846    





