// Seed: 3736337869
module module_0 (
    output wire id_0,
    output wand id_1
);
  assign id_0 = 1'h0;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd99,
    parameter id_13 = 32'd97,
    parameter id_17 = 32'd16,
    parameter id_6  = 32'd60
) (
    output logic id_0,
    input tri0 _id_1,
    output tri0 id_2,
    input wor id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri _id_6,
    output wand id_7#(1),
    input wor id_8,
    input tri1 id_9,
    output wire id_10,
    output wire id_11,
    output tri0 id_12,
    input supply0 _id_13,
    output tri1 id_14,
    input supply0 id_15,
    output logic id_16
    , id_31,
    output uwire _id_17,
    input supply0 id_18,
    input tri1 id_19,
    output supply0 id_20,
    output wor id_21[id_13 : id_17],
    output logic id_22,
    output wor id_23,
    input supply0 id_24,
    input wor id_25,
    input tri0 id_26,
    input uwire id_27
    , id_32,
    input wor id_28,
    input uwire id_29
);
  parameter id_33[1 : id_6  -  id_1] = 1;
  module_0 modCall_1 (
      id_21,
      id_4
  );
  assign modCall_1.id_1 = 0;
  logic id_34;
  ;
  assign id_23 = -1;
  assign id_23 = id_15;
  always begin : LABEL_0
    begin : LABEL_1
      if (1 - id_33) id_16 <= id_5;
      else if (-1) id_22 <= "";
    end
    id_0 <= #1 1;
  end
  always id_22 <= 1;
endmodule
