
App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08007800  08007800  00007800  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c5c  080078bc  080078bc  000078bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .mysection    00000000  08010000  08010000  00010070  2**0
                  CONTENTS
  3 .rodata       00000164  0800b518  0800b518  0000b518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800b67c  0800b67c  00010070  2**0
                  CONTENTS
  5 .ARM          00000008  0800b67c  0800b67c  0000b67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800b684  0800b684  00010070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800b684  0800b684  0000b684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800b688  0800b688  0000b688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000070  20000000  0800b68c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000000c8  20000070  0800b6fc  00010070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000138  0800b6fc  00010138  2**0
                  ALLOC
 12 .ARM.attributes 00000028  00000000  00000000  00010070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b94d  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ce9  00000000  00000000  0001b9e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000908  00000000  00000000  0001d6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000840  00000000  00000000  0001dfd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000190ef  00000000  00000000  0001e818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b3a3  00000000  00000000  00037907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097a29  00000000  00000000  00042caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000da6d3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026ec  00000000  00000000  000da724  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080078bc <__do_global_dtors_aux>:
 80078bc:	b510      	push	{r4, lr}
 80078be:	4c06      	ldr	r4, [pc, #24]	; (80078d8 <__do_global_dtors_aux+0x1c>)
 80078c0:	7823      	ldrb	r3, [r4, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d107      	bne.n	80078d6 <__do_global_dtors_aux+0x1a>
 80078c6:	4b05      	ldr	r3, [pc, #20]	; (80078dc <__do_global_dtors_aux+0x20>)
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d002      	beq.n	80078d2 <__do_global_dtors_aux+0x16>
 80078cc:	4804      	ldr	r0, [pc, #16]	; (80078e0 <__do_global_dtors_aux+0x24>)
 80078ce:	e000      	b.n	80078d2 <__do_global_dtors_aux+0x16>
 80078d0:	bf00      	nop
 80078d2:	2301      	movs	r3, #1
 80078d4:	7023      	strb	r3, [r4, #0]
 80078d6:	bd10      	pop	{r4, pc}
 80078d8:	20000070 	.word	0x20000070
 80078dc:	00000000 	.word	0x00000000
 80078e0:	0800b500 	.word	0x0800b500

080078e4 <frame_dummy>:
 80078e4:	4b04      	ldr	r3, [pc, #16]	; (80078f8 <frame_dummy+0x14>)
 80078e6:	b510      	push	{r4, lr}
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d003      	beq.n	80078f4 <frame_dummy+0x10>
 80078ec:	4903      	ldr	r1, [pc, #12]	; (80078fc <frame_dummy+0x18>)
 80078ee:	4804      	ldr	r0, [pc, #16]	; (8007900 <frame_dummy+0x1c>)
 80078f0:	e000      	b.n	80078f4 <frame_dummy+0x10>
 80078f2:	bf00      	nop
 80078f4:	bd10      	pop	{r4, pc}
 80078f6:	46c0      	nop			; (mov r8, r8)
 80078f8:	00000000 	.word	0x00000000
 80078fc:	20000074 	.word	0x20000074
 8007900:	0800b500 	.word	0x0800b500

08007904 <__gnu_thumb1_case_shi>:
 8007904:	b403      	push	{r0, r1}
 8007906:	4671      	mov	r1, lr
 8007908:	0849      	lsrs	r1, r1, #1
 800790a:	0040      	lsls	r0, r0, #1
 800790c:	0049      	lsls	r1, r1, #1
 800790e:	5e09      	ldrsh	r1, [r1, r0]
 8007910:	0049      	lsls	r1, r1, #1
 8007912:	448e      	add	lr, r1
 8007914:	bc03      	pop	{r0, r1}
 8007916:	4770      	bx	lr

08007918 <__udivsi3>:
 8007918:	2200      	movs	r2, #0
 800791a:	0843      	lsrs	r3, r0, #1
 800791c:	428b      	cmp	r3, r1
 800791e:	d374      	bcc.n	8007a0a <__udivsi3+0xf2>
 8007920:	0903      	lsrs	r3, r0, #4
 8007922:	428b      	cmp	r3, r1
 8007924:	d35f      	bcc.n	80079e6 <__udivsi3+0xce>
 8007926:	0a03      	lsrs	r3, r0, #8
 8007928:	428b      	cmp	r3, r1
 800792a:	d344      	bcc.n	80079b6 <__udivsi3+0x9e>
 800792c:	0b03      	lsrs	r3, r0, #12
 800792e:	428b      	cmp	r3, r1
 8007930:	d328      	bcc.n	8007984 <__udivsi3+0x6c>
 8007932:	0c03      	lsrs	r3, r0, #16
 8007934:	428b      	cmp	r3, r1
 8007936:	d30d      	bcc.n	8007954 <__udivsi3+0x3c>
 8007938:	22ff      	movs	r2, #255	; 0xff
 800793a:	0209      	lsls	r1, r1, #8
 800793c:	ba12      	rev	r2, r2
 800793e:	0c03      	lsrs	r3, r0, #16
 8007940:	428b      	cmp	r3, r1
 8007942:	d302      	bcc.n	800794a <__udivsi3+0x32>
 8007944:	1212      	asrs	r2, r2, #8
 8007946:	0209      	lsls	r1, r1, #8
 8007948:	d065      	beq.n	8007a16 <__udivsi3+0xfe>
 800794a:	0b03      	lsrs	r3, r0, #12
 800794c:	428b      	cmp	r3, r1
 800794e:	d319      	bcc.n	8007984 <__udivsi3+0x6c>
 8007950:	e000      	b.n	8007954 <__udivsi3+0x3c>
 8007952:	0a09      	lsrs	r1, r1, #8
 8007954:	0bc3      	lsrs	r3, r0, #15
 8007956:	428b      	cmp	r3, r1
 8007958:	d301      	bcc.n	800795e <__udivsi3+0x46>
 800795a:	03cb      	lsls	r3, r1, #15
 800795c:	1ac0      	subs	r0, r0, r3
 800795e:	4152      	adcs	r2, r2
 8007960:	0b83      	lsrs	r3, r0, #14
 8007962:	428b      	cmp	r3, r1
 8007964:	d301      	bcc.n	800796a <__udivsi3+0x52>
 8007966:	038b      	lsls	r3, r1, #14
 8007968:	1ac0      	subs	r0, r0, r3
 800796a:	4152      	adcs	r2, r2
 800796c:	0b43      	lsrs	r3, r0, #13
 800796e:	428b      	cmp	r3, r1
 8007970:	d301      	bcc.n	8007976 <__udivsi3+0x5e>
 8007972:	034b      	lsls	r3, r1, #13
 8007974:	1ac0      	subs	r0, r0, r3
 8007976:	4152      	adcs	r2, r2
 8007978:	0b03      	lsrs	r3, r0, #12
 800797a:	428b      	cmp	r3, r1
 800797c:	d301      	bcc.n	8007982 <__udivsi3+0x6a>
 800797e:	030b      	lsls	r3, r1, #12
 8007980:	1ac0      	subs	r0, r0, r3
 8007982:	4152      	adcs	r2, r2
 8007984:	0ac3      	lsrs	r3, r0, #11
 8007986:	428b      	cmp	r3, r1
 8007988:	d301      	bcc.n	800798e <__udivsi3+0x76>
 800798a:	02cb      	lsls	r3, r1, #11
 800798c:	1ac0      	subs	r0, r0, r3
 800798e:	4152      	adcs	r2, r2
 8007990:	0a83      	lsrs	r3, r0, #10
 8007992:	428b      	cmp	r3, r1
 8007994:	d301      	bcc.n	800799a <__udivsi3+0x82>
 8007996:	028b      	lsls	r3, r1, #10
 8007998:	1ac0      	subs	r0, r0, r3
 800799a:	4152      	adcs	r2, r2
 800799c:	0a43      	lsrs	r3, r0, #9
 800799e:	428b      	cmp	r3, r1
 80079a0:	d301      	bcc.n	80079a6 <__udivsi3+0x8e>
 80079a2:	024b      	lsls	r3, r1, #9
 80079a4:	1ac0      	subs	r0, r0, r3
 80079a6:	4152      	adcs	r2, r2
 80079a8:	0a03      	lsrs	r3, r0, #8
 80079aa:	428b      	cmp	r3, r1
 80079ac:	d301      	bcc.n	80079b2 <__udivsi3+0x9a>
 80079ae:	020b      	lsls	r3, r1, #8
 80079b0:	1ac0      	subs	r0, r0, r3
 80079b2:	4152      	adcs	r2, r2
 80079b4:	d2cd      	bcs.n	8007952 <__udivsi3+0x3a>
 80079b6:	09c3      	lsrs	r3, r0, #7
 80079b8:	428b      	cmp	r3, r1
 80079ba:	d301      	bcc.n	80079c0 <__udivsi3+0xa8>
 80079bc:	01cb      	lsls	r3, r1, #7
 80079be:	1ac0      	subs	r0, r0, r3
 80079c0:	4152      	adcs	r2, r2
 80079c2:	0983      	lsrs	r3, r0, #6
 80079c4:	428b      	cmp	r3, r1
 80079c6:	d301      	bcc.n	80079cc <__udivsi3+0xb4>
 80079c8:	018b      	lsls	r3, r1, #6
 80079ca:	1ac0      	subs	r0, r0, r3
 80079cc:	4152      	adcs	r2, r2
 80079ce:	0943      	lsrs	r3, r0, #5
 80079d0:	428b      	cmp	r3, r1
 80079d2:	d301      	bcc.n	80079d8 <__udivsi3+0xc0>
 80079d4:	014b      	lsls	r3, r1, #5
 80079d6:	1ac0      	subs	r0, r0, r3
 80079d8:	4152      	adcs	r2, r2
 80079da:	0903      	lsrs	r3, r0, #4
 80079dc:	428b      	cmp	r3, r1
 80079de:	d301      	bcc.n	80079e4 <__udivsi3+0xcc>
 80079e0:	010b      	lsls	r3, r1, #4
 80079e2:	1ac0      	subs	r0, r0, r3
 80079e4:	4152      	adcs	r2, r2
 80079e6:	08c3      	lsrs	r3, r0, #3
 80079e8:	428b      	cmp	r3, r1
 80079ea:	d301      	bcc.n	80079f0 <__udivsi3+0xd8>
 80079ec:	00cb      	lsls	r3, r1, #3
 80079ee:	1ac0      	subs	r0, r0, r3
 80079f0:	4152      	adcs	r2, r2
 80079f2:	0883      	lsrs	r3, r0, #2
 80079f4:	428b      	cmp	r3, r1
 80079f6:	d301      	bcc.n	80079fc <__udivsi3+0xe4>
 80079f8:	008b      	lsls	r3, r1, #2
 80079fa:	1ac0      	subs	r0, r0, r3
 80079fc:	4152      	adcs	r2, r2
 80079fe:	0843      	lsrs	r3, r0, #1
 8007a00:	428b      	cmp	r3, r1
 8007a02:	d301      	bcc.n	8007a08 <__udivsi3+0xf0>
 8007a04:	004b      	lsls	r3, r1, #1
 8007a06:	1ac0      	subs	r0, r0, r3
 8007a08:	4152      	adcs	r2, r2
 8007a0a:	1a41      	subs	r1, r0, r1
 8007a0c:	d200      	bcs.n	8007a10 <__udivsi3+0xf8>
 8007a0e:	4601      	mov	r1, r0
 8007a10:	4152      	adcs	r2, r2
 8007a12:	4610      	mov	r0, r2
 8007a14:	4770      	bx	lr
 8007a16:	e7ff      	b.n	8007a18 <__udivsi3+0x100>
 8007a18:	b501      	push	{r0, lr}
 8007a1a:	2000      	movs	r0, #0
 8007a1c:	f000 f8f0 	bl	8007c00 <__aeabi_idiv0>
 8007a20:	bd02      	pop	{r1, pc}
 8007a22:	46c0      	nop			; (mov r8, r8)

08007a24 <__aeabi_uidivmod>:
 8007a24:	2900      	cmp	r1, #0
 8007a26:	d0f7      	beq.n	8007a18 <__udivsi3+0x100>
 8007a28:	e776      	b.n	8007918 <__udivsi3>
 8007a2a:	4770      	bx	lr

08007a2c <__divsi3>:
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	430b      	orrs	r3, r1
 8007a30:	d47f      	bmi.n	8007b32 <__divsi3+0x106>
 8007a32:	2200      	movs	r2, #0
 8007a34:	0843      	lsrs	r3, r0, #1
 8007a36:	428b      	cmp	r3, r1
 8007a38:	d374      	bcc.n	8007b24 <__divsi3+0xf8>
 8007a3a:	0903      	lsrs	r3, r0, #4
 8007a3c:	428b      	cmp	r3, r1
 8007a3e:	d35f      	bcc.n	8007b00 <__divsi3+0xd4>
 8007a40:	0a03      	lsrs	r3, r0, #8
 8007a42:	428b      	cmp	r3, r1
 8007a44:	d344      	bcc.n	8007ad0 <__divsi3+0xa4>
 8007a46:	0b03      	lsrs	r3, r0, #12
 8007a48:	428b      	cmp	r3, r1
 8007a4a:	d328      	bcc.n	8007a9e <__divsi3+0x72>
 8007a4c:	0c03      	lsrs	r3, r0, #16
 8007a4e:	428b      	cmp	r3, r1
 8007a50:	d30d      	bcc.n	8007a6e <__divsi3+0x42>
 8007a52:	22ff      	movs	r2, #255	; 0xff
 8007a54:	0209      	lsls	r1, r1, #8
 8007a56:	ba12      	rev	r2, r2
 8007a58:	0c03      	lsrs	r3, r0, #16
 8007a5a:	428b      	cmp	r3, r1
 8007a5c:	d302      	bcc.n	8007a64 <__divsi3+0x38>
 8007a5e:	1212      	asrs	r2, r2, #8
 8007a60:	0209      	lsls	r1, r1, #8
 8007a62:	d065      	beq.n	8007b30 <__divsi3+0x104>
 8007a64:	0b03      	lsrs	r3, r0, #12
 8007a66:	428b      	cmp	r3, r1
 8007a68:	d319      	bcc.n	8007a9e <__divsi3+0x72>
 8007a6a:	e000      	b.n	8007a6e <__divsi3+0x42>
 8007a6c:	0a09      	lsrs	r1, r1, #8
 8007a6e:	0bc3      	lsrs	r3, r0, #15
 8007a70:	428b      	cmp	r3, r1
 8007a72:	d301      	bcc.n	8007a78 <__divsi3+0x4c>
 8007a74:	03cb      	lsls	r3, r1, #15
 8007a76:	1ac0      	subs	r0, r0, r3
 8007a78:	4152      	adcs	r2, r2
 8007a7a:	0b83      	lsrs	r3, r0, #14
 8007a7c:	428b      	cmp	r3, r1
 8007a7e:	d301      	bcc.n	8007a84 <__divsi3+0x58>
 8007a80:	038b      	lsls	r3, r1, #14
 8007a82:	1ac0      	subs	r0, r0, r3
 8007a84:	4152      	adcs	r2, r2
 8007a86:	0b43      	lsrs	r3, r0, #13
 8007a88:	428b      	cmp	r3, r1
 8007a8a:	d301      	bcc.n	8007a90 <__divsi3+0x64>
 8007a8c:	034b      	lsls	r3, r1, #13
 8007a8e:	1ac0      	subs	r0, r0, r3
 8007a90:	4152      	adcs	r2, r2
 8007a92:	0b03      	lsrs	r3, r0, #12
 8007a94:	428b      	cmp	r3, r1
 8007a96:	d301      	bcc.n	8007a9c <__divsi3+0x70>
 8007a98:	030b      	lsls	r3, r1, #12
 8007a9a:	1ac0      	subs	r0, r0, r3
 8007a9c:	4152      	adcs	r2, r2
 8007a9e:	0ac3      	lsrs	r3, r0, #11
 8007aa0:	428b      	cmp	r3, r1
 8007aa2:	d301      	bcc.n	8007aa8 <__divsi3+0x7c>
 8007aa4:	02cb      	lsls	r3, r1, #11
 8007aa6:	1ac0      	subs	r0, r0, r3
 8007aa8:	4152      	adcs	r2, r2
 8007aaa:	0a83      	lsrs	r3, r0, #10
 8007aac:	428b      	cmp	r3, r1
 8007aae:	d301      	bcc.n	8007ab4 <__divsi3+0x88>
 8007ab0:	028b      	lsls	r3, r1, #10
 8007ab2:	1ac0      	subs	r0, r0, r3
 8007ab4:	4152      	adcs	r2, r2
 8007ab6:	0a43      	lsrs	r3, r0, #9
 8007ab8:	428b      	cmp	r3, r1
 8007aba:	d301      	bcc.n	8007ac0 <__divsi3+0x94>
 8007abc:	024b      	lsls	r3, r1, #9
 8007abe:	1ac0      	subs	r0, r0, r3
 8007ac0:	4152      	adcs	r2, r2
 8007ac2:	0a03      	lsrs	r3, r0, #8
 8007ac4:	428b      	cmp	r3, r1
 8007ac6:	d301      	bcc.n	8007acc <__divsi3+0xa0>
 8007ac8:	020b      	lsls	r3, r1, #8
 8007aca:	1ac0      	subs	r0, r0, r3
 8007acc:	4152      	adcs	r2, r2
 8007ace:	d2cd      	bcs.n	8007a6c <__divsi3+0x40>
 8007ad0:	09c3      	lsrs	r3, r0, #7
 8007ad2:	428b      	cmp	r3, r1
 8007ad4:	d301      	bcc.n	8007ada <__divsi3+0xae>
 8007ad6:	01cb      	lsls	r3, r1, #7
 8007ad8:	1ac0      	subs	r0, r0, r3
 8007ada:	4152      	adcs	r2, r2
 8007adc:	0983      	lsrs	r3, r0, #6
 8007ade:	428b      	cmp	r3, r1
 8007ae0:	d301      	bcc.n	8007ae6 <__divsi3+0xba>
 8007ae2:	018b      	lsls	r3, r1, #6
 8007ae4:	1ac0      	subs	r0, r0, r3
 8007ae6:	4152      	adcs	r2, r2
 8007ae8:	0943      	lsrs	r3, r0, #5
 8007aea:	428b      	cmp	r3, r1
 8007aec:	d301      	bcc.n	8007af2 <__divsi3+0xc6>
 8007aee:	014b      	lsls	r3, r1, #5
 8007af0:	1ac0      	subs	r0, r0, r3
 8007af2:	4152      	adcs	r2, r2
 8007af4:	0903      	lsrs	r3, r0, #4
 8007af6:	428b      	cmp	r3, r1
 8007af8:	d301      	bcc.n	8007afe <__divsi3+0xd2>
 8007afa:	010b      	lsls	r3, r1, #4
 8007afc:	1ac0      	subs	r0, r0, r3
 8007afe:	4152      	adcs	r2, r2
 8007b00:	08c3      	lsrs	r3, r0, #3
 8007b02:	428b      	cmp	r3, r1
 8007b04:	d301      	bcc.n	8007b0a <__divsi3+0xde>
 8007b06:	00cb      	lsls	r3, r1, #3
 8007b08:	1ac0      	subs	r0, r0, r3
 8007b0a:	4152      	adcs	r2, r2
 8007b0c:	0883      	lsrs	r3, r0, #2
 8007b0e:	428b      	cmp	r3, r1
 8007b10:	d301      	bcc.n	8007b16 <__divsi3+0xea>
 8007b12:	008b      	lsls	r3, r1, #2
 8007b14:	1ac0      	subs	r0, r0, r3
 8007b16:	4152      	adcs	r2, r2
 8007b18:	0843      	lsrs	r3, r0, #1
 8007b1a:	428b      	cmp	r3, r1
 8007b1c:	d301      	bcc.n	8007b22 <__divsi3+0xf6>
 8007b1e:	004b      	lsls	r3, r1, #1
 8007b20:	1ac0      	subs	r0, r0, r3
 8007b22:	4152      	adcs	r2, r2
 8007b24:	1a41      	subs	r1, r0, r1
 8007b26:	d200      	bcs.n	8007b2a <__divsi3+0xfe>
 8007b28:	4601      	mov	r1, r0
 8007b2a:	4152      	adcs	r2, r2
 8007b2c:	4610      	mov	r0, r2
 8007b2e:	4770      	bx	lr
 8007b30:	e05d      	b.n	8007bee <__divsi3+0x1c2>
 8007b32:	0fca      	lsrs	r2, r1, #31
 8007b34:	d000      	beq.n	8007b38 <__divsi3+0x10c>
 8007b36:	4249      	negs	r1, r1
 8007b38:	1003      	asrs	r3, r0, #32
 8007b3a:	d300      	bcc.n	8007b3e <__divsi3+0x112>
 8007b3c:	4240      	negs	r0, r0
 8007b3e:	4053      	eors	r3, r2
 8007b40:	2200      	movs	r2, #0
 8007b42:	469c      	mov	ip, r3
 8007b44:	0903      	lsrs	r3, r0, #4
 8007b46:	428b      	cmp	r3, r1
 8007b48:	d32d      	bcc.n	8007ba6 <__divsi3+0x17a>
 8007b4a:	0a03      	lsrs	r3, r0, #8
 8007b4c:	428b      	cmp	r3, r1
 8007b4e:	d312      	bcc.n	8007b76 <__divsi3+0x14a>
 8007b50:	22fc      	movs	r2, #252	; 0xfc
 8007b52:	0189      	lsls	r1, r1, #6
 8007b54:	ba12      	rev	r2, r2
 8007b56:	0a03      	lsrs	r3, r0, #8
 8007b58:	428b      	cmp	r3, r1
 8007b5a:	d30c      	bcc.n	8007b76 <__divsi3+0x14a>
 8007b5c:	0189      	lsls	r1, r1, #6
 8007b5e:	1192      	asrs	r2, r2, #6
 8007b60:	428b      	cmp	r3, r1
 8007b62:	d308      	bcc.n	8007b76 <__divsi3+0x14a>
 8007b64:	0189      	lsls	r1, r1, #6
 8007b66:	1192      	asrs	r2, r2, #6
 8007b68:	428b      	cmp	r3, r1
 8007b6a:	d304      	bcc.n	8007b76 <__divsi3+0x14a>
 8007b6c:	0189      	lsls	r1, r1, #6
 8007b6e:	d03a      	beq.n	8007be6 <__divsi3+0x1ba>
 8007b70:	1192      	asrs	r2, r2, #6
 8007b72:	e000      	b.n	8007b76 <__divsi3+0x14a>
 8007b74:	0989      	lsrs	r1, r1, #6
 8007b76:	09c3      	lsrs	r3, r0, #7
 8007b78:	428b      	cmp	r3, r1
 8007b7a:	d301      	bcc.n	8007b80 <__divsi3+0x154>
 8007b7c:	01cb      	lsls	r3, r1, #7
 8007b7e:	1ac0      	subs	r0, r0, r3
 8007b80:	4152      	adcs	r2, r2
 8007b82:	0983      	lsrs	r3, r0, #6
 8007b84:	428b      	cmp	r3, r1
 8007b86:	d301      	bcc.n	8007b8c <__divsi3+0x160>
 8007b88:	018b      	lsls	r3, r1, #6
 8007b8a:	1ac0      	subs	r0, r0, r3
 8007b8c:	4152      	adcs	r2, r2
 8007b8e:	0943      	lsrs	r3, r0, #5
 8007b90:	428b      	cmp	r3, r1
 8007b92:	d301      	bcc.n	8007b98 <__divsi3+0x16c>
 8007b94:	014b      	lsls	r3, r1, #5
 8007b96:	1ac0      	subs	r0, r0, r3
 8007b98:	4152      	adcs	r2, r2
 8007b9a:	0903      	lsrs	r3, r0, #4
 8007b9c:	428b      	cmp	r3, r1
 8007b9e:	d301      	bcc.n	8007ba4 <__divsi3+0x178>
 8007ba0:	010b      	lsls	r3, r1, #4
 8007ba2:	1ac0      	subs	r0, r0, r3
 8007ba4:	4152      	adcs	r2, r2
 8007ba6:	08c3      	lsrs	r3, r0, #3
 8007ba8:	428b      	cmp	r3, r1
 8007baa:	d301      	bcc.n	8007bb0 <__divsi3+0x184>
 8007bac:	00cb      	lsls	r3, r1, #3
 8007bae:	1ac0      	subs	r0, r0, r3
 8007bb0:	4152      	adcs	r2, r2
 8007bb2:	0883      	lsrs	r3, r0, #2
 8007bb4:	428b      	cmp	r3, r1
 8007bb6:	d301      	bcc.n	8007bbc <__divsi3+0x190>
 8007bb8:	008b      	lsls	r3, r1, #2
 8007bba:	1ac0      	subs	r0, r0, r3
 8007bbc:	4152      	adcs	r2, r2
 8007bbe:	d2d9      	bcs.n	8007b74 <__divsi3+0x148>
 8007bc0:	0843      	lsrs	r3, r0, #1
 8007bc2:	428b      	cmp	r3, r1
 8007bc4:	d301      	bcc.n	8007bca <__divsi3+0x19e>
 8007bc6:	004b      	lsls	r3, r1, #1
 8007bc8:	1ac0      	subs	r0, r0, r3
 8007bca:	4152      	adcs	r2, r2
 8007bcc:	1a41      	subs	r1, r0, r1
 8007bce:	d200      	bcs.n	8007bd2 <__divsi3+0x1a6>
 8007bd0:	4601      	mov	r1, r0
 8007bd2:	4663      	mov	r3, ip
 8007bd4:	4152      	adcs	r2, r2
 8007bd6:	105b      	asrs	r3, r3, #1
 8007bd8:	4610      	mov	r0, r2
 8007bda:	d301      	bcc.n	8007be0 <__divsi3+0x1b4>
 8007bdc:	4240      	negs	r0, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d500      	bpl.n	8007be4 <__divsi3+0x1b8>
 8007be2:	4249      	negs	r1, r1
 8007be4:	4770      	bx	lr
 8007be6:	4663      	mov	r3, ip
 8007be8:	105b      	asrs	r3, r3, #1
 8007bea:	d300      	bcc.n	8007bee <__divsi3+0x1c2>
 8007bec:	4240      	negs	r0, r0
 8007bee:	b501      	push	{r0, lr}
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	f000 f805 	bl	8007c00 <__aeabi_idiv0>
 8007bf6:	bd02      	pop	{r1, pc}

08007bf8 <__aeabi_idivmod>:
 8007bf8:	2900      	cmp	r1, #0
 8007bfa:	d0f8      	beq.n	8007bee <__divsi3+0x1c2>
 8007bfc:	e716      	b.n	8007a2c <__divsi3>
 8007bfe:	4770      	bx	lr

08007c00 <__aeabi_idiv0>:
 8007c00:	4770      	bx	lr
 8007c02:	46c0      	nop			; (mov r8, r8)

08007c04 <__aeabi_uldivmod>:
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d111      	bne.n	8007c2c <__aeabi_uldivmod+0x28>
 8007c08:	2a00      	cmp	r2, #0
 8007c0a:	d10f      	bne.n	8007c2c <__aeabi_uldivmod+0x28>
 8007c0c:	2900      	cmp	r1, #0
 8007c0e:	d100      	bne.n	8007c12 <__aeabi_uldivmod+0xe>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	d002      	beq.n	8007c1a <__aeabi_uldivmod+0x16>
 8007c14:	2100      	movs	r1, #0
 8007c16:	43c9      	mvns	r1, r1
 8007c18:	0008      	movs	r0, r1
 8007c1a:	b407      	push	{r0, r1, r2}
 8007c1c:	4802      	ldr	r0, [pc, #8]	; (8007c28 <__aeabi_uldivmod+0x24>)
 8007c1e:	a102      	add	r1, pc, #8	; (adr r1, 8007c28 <__aeabi_uldivmod+0x24>)
 8007c20:	1840      	adds	r0, r0, r1
 8007c22:	9002      	str	r0, [sp, #8]
 8007c24:	bd03      	pop	{r0, r1, pc}
 8007c26:	46c0      	nop			; (mov r8, r8)
 8007c28:	ffffffd9 	.word	0xffffffd9
 8007c2c:	b403      	push	{r0, r1}
 8007c2e:	4668      	mov	r0, sp
 8007c30:	b501      	push	{r0, lr}
 8007c32:	9802      	ldr	r0, [sp, #8]
 8007c34:	f000 f806 	bl	8007c44 <__udivmoddi4>
 8007c38:	9b01      	ldr	r3, [sp, #4]
 8007c3a:	469e      	mov	lr, r3
 8007c3c:	b002      	add	sp, #8
 8007c3e:	bc0c      	pop	{r2, r3}
 8007c40:	4770      	bx	lr
 8007c42:	46c0      	nop			; (mov r8, r8)

08007c44 <__udivmoddi4>:
 8007c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c46:	4657      	mov	r7, sl
 8007c48:	464e      	mov	r6, r9
 8007c4a:	4645      	mov	r5, r8
 8007c4c:	46de      	mov	lr, fp
 8007c4e:	b5e0      	push	{r5, r6, r7, lr}
 8007c50:	0004      	movs	r4, r0
 8007c52:	000d      	movs	r5, r1
 8007c54:	4692      	mov	sl, r2
 8007c56:	4699      	mov	r9, r3
 8007c58:	b083      	sub	sp, #12
 8007c5a:	428b      	cmp	r3, r1
 8007c5c:	d830      	bhi.n	8007cc0 <__udivmoddi4+0x7c>
 8007c5e:	d02d      	beq.n	8007cbc <__udivmoddi4+0x78>
 8007c60:	4649      	mov	r1, r9
 8007c62:	4650      	mov	r0, sl
 8007c64:	f000 f8ba 	bl	8007ddc <__clzdi2>
 8007c68:	0029      	movs	r1, r5
 8007c6a:	0006      	movs	r6, r0
 8007c6c:	0020      	movs	r0, r4
 8007c6e:	f000 f8b5 	bl	8007ddc <__clzdi2>
 8007c72:	1a33      	subs	r3, r6, r0
 8007c74:	4698      	mov	r8, r3
 8007c76:	3b20      	subs	r3, #32
 8007c78:	469b      	mov	fp, r3
 8007c7a:	d433      	bmi.n	8007ce4 <__udivmoddi4+0xa0>
 8007c7c:	465a      	mov	r2, fp
 8007c7e:	4653      	mov	r3, sl
 8007c80:	4093      	lsls	r3, r2
 8007c82:	4642      	mov	r2, r8
 8007c84:	001f      	movs	r7, r3
 8007c86:	4653      	mov	r3, sl
 8007c88:	4093      	lsls	r3, r2
 8007c8a:	001e      	movs	r6, r3
 8007c8c:	42af      	cmp	r7, r5
 8007c8e:	d83a      	bhi.n	8007d06 <__udivmoddi4+0xc2>
 8007c90:	42af      	cmp	r7, r5
 8007c92:	d100      	bne.n	8007c96 <__udivmoddi4+0x52>
 8007c94:	e078      	b.n	8007d88 <__udivmoddi4+0x144>
 8007c96:	465b      	mov	r3, fp
 8007c98:	1ba4      	subs	r4, r4, r6
 8007c9a:	41bd      	sbcs	r5, r7
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	da00      	bge.n	8007ca2 <__udivmoddi4+0x5e>
 8007ca0:	e075      	b.n	8007d8e <__udivmoddi4+0x14a>
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	9200      	str	r2, [sp, #0]
 8007ca8:	9301      	str	r3, [sp, #4]
 8007caa:	2301      	movs	r3, #1
 8007cac:	465a      	mov	r2, fp
 8007cae:	4093      	lsls	r3, r2
 8007cb0:	9301      	str	r3, [sp, #4]
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4642      	mov	r2, r8
 8007cb6:	4093      	lsls	r3, r2
 8007cb8:	9300      	str	r3, [sp, #0]
 8007cba:	e028      	b.n	8007d0e <__udivmoddi4+0xca>
 8007cbc:	4282      	cmp	r2, r0
 8007cbe:	d9cf      	bls.n	8007c60 <__udivmoddi4+0x1c>
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	9200      	str	r2, [sp, #0]
 8007cc6:	9301      	str	r3, [sp, #4]
 8007cc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d001      	beq.n	8007cd2 <__udivmoddi4+0x8e>
 8007cce:	601c      	str	r4, [r3, #0]
 8007cd0:	605d      	str	r5, [r3, #4]
 8007cd2:	9800      	ldr	r0, [sp, #0]
 8007cd4:	9901      	ldr	r1, [sp, #4]
 8007cd6:	b003      	add	sp, #12
 8007cd8:	bcf0      	pop	{r4, r5, r6, r7}
 8007cda:	46bb      	mov	fp, r7
 8007cdc:	46b2      	mov	sl, r6
 8007cde:	46a9      	mov	r9, r5
 8007ce0:	46a0      	mov	r8, r4
 8007ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ce4:	4642      	mov	r2, r8
 8007ce6:	2320      	movs	r3, #32
 8007ce8:	1a9b      	subs	r3, r3, r2
 8007cea:	4652      	mov	r2, sl
 8007cec:	40da      	lsrs	r2, r3
 8007cee:	4641      	mov	r1, r8
 8007cf0:	0013      	movs	r3, r2
 8007cf2:	464a      	mov	r2, r9
 8007cf4:	408a      	lsls	r2, r1
 8007cf6:	0017      	movs	r7, r2
 8007cf8:	4642      	mov	r2, r8
 8007cfa:	431f      	orrs	r7, r3
 8007cfc:	4653      	mov	r3, sl
 8007cfe:	4093      	lsls	r3, r2
 8007d00:	001e      	movs	r6, r3
 8007d02:	42af      	cmp	r7, r5
 8007d04:	d9c4      	bls.n	8007c90 <__udivmoddi4+0x4c>
 8007d06:	2200      	movs	r2, #0
 8007d08:	2300      	movs	r3, #0
 8007d0a:	9200      	str	r2, [sp, #0]
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	4643      	mov	r3, r8
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d0d9      	beq.n	8007cc8 <__udivmoddi4+0x84>
 8007d14:	07fb      	lsls	r3, r7, #31
 8007d16:	0872      	lsrs	r2, r6, #1
 8007d18:	431a      	orrs	r2, r3
 8007d1a:	4646      	mov	r6, r8
 8007d1c:	087b      	lsrs	r3, r7, #1
 8007d1e:	e00e      	b.n	8007d3e <__udivmoddi4+0xfa>
 8007d20:	42ab      	cmp	r3, r5
 8007d22:	d101      	bne.n	8007d28 <__udivmoddi4+0xe4>
 8007d24:	42a2      	cmp	r2, r4
 8007d26:	d80c      	bhi.n	8007d42 <__udivmoddi4+0xfe>
 8007d28:	1aa4      	subs	r4, r4, r2
 8007d2a:	419d      	sbcs	r5, r3
 8007d2c:	2001      	movs	r0, #1
 8007d2e:	1924      	adds	r4, r4, r4
 8007d30:	416d      	adcs	r5, r5
 8007d32:	2100      	movs	r1, #0
 8007d34:	3e01      	subs	r6, #1
 8007d36:	1824      	adds	r4, r4, r0
 8007d38:	414d      	adcs	r5, r1
 8007d3a:	2e00      	cmp	r6, #0
 8007d3c:	d006      	beq.n	8007d4c <__udivmoddi4+0x108>
 8007d3e:	42ab      	cmp	r3, r5
 8007d40:	d9ee      	bls.n	8007d20 <__udivmoddi4+0xdc>
 8007d42:	3e01      	subs	r6, #1
 8007d44:	1924      	adds	r4, r4, r4
 8007d46:	416d      	adcs	r5, r5
 8007d48:	2e00      	cmp	r6, #0
 8007d4a:	d1f8      	bne.n	8007d3e <__udivmoddi4+0xfa>
 8007d4c:	9800      	ldr	r0, [sp, #0]
 8007d4e:	9901      	ldr	r1, [sp, #4]
 8007d50:	465b      	mov	r3, fp
 8007d52:	1900      	adds	r0, r0, r4
 8007d54:	4169      	adcs	r1, r5
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	db24      	blt.n	8007da4 <__udivmoddi4+0x160>
 8007d5a:	002b      	movs	r3, r5
 8007d5c:	465a      	mov	r2, fp
 8007d5e:	4644      	mov	r4, r8
 8007d60:	40d3      	lsrs	r3, r2
 8007d62:	002a      	movs	r2, r5
 8007d64:	40e2      	lsrs	r2, r4
 8007d66:	001c      	movs	r4, r3
 8007d68:	465b      	mov	r3, fp
 8007d6a:	0015      	movs	r5, r2
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	db2a      	blt.n	8007dc6 <__udivmoddi4+0x182>
 8007d70:	0026      	movs	r6, r4
 8007d72:	409e      	lsls	r6, r3
 8007d74:	0033      	movs	r3, r6
 8007d76:	0026      	movs	r6, r4
 8007d78:	4647      	mov	r7, r8
 8007d7a:	40be      	lsls	r6, r7
 8007d7c:	0032      	movs	r2, r6
 8007d7e:	1a80      	subs	r0, r0, r2
 8007d80:	4199      	sbcs	r1, r3
 8007d82:	9000      	str	r0, [sp, #0]
 8007d84:	9101      	str	r1, [sp, #4]
 8007d86:	e79f      	b.n	8007cc8 <__udivmoddi4+0x84>
 8007d88:	42a3      	cmp	r3, r4
 8007d8a:	d8bc      	bhi.n	8007d06 <__udivmoddi4+0xc2>
 8007d8c:	e783      	b.n	8007c96 <__udivmoddi4+0x52>
 8007d8e:	4642      	mov	r2, r8
 8007d90:	2320      	movs	r3, #32
 8007d92:	2100      	movs	r1, #0
 8007d94:	1a9b      	subs	r3, r3, r2
 8007d96:	2200      	movs	r2, #0
 8007d98:	9100      	str	r1, [sp, #0]
 8007d9a:	9201      	str	r2, [sp, #4]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	40da      	lsrs	r2, r3
 8007da0:	9201      	str	r2, [sp, #4]
 8007da2:	e786      	b.n	8007cb2 <__udivmoddi4+0x6e>
 8007da4:	4642      	mov	r2, r8
 8007da6:	2320      	movs	r3, #32
 8007da8:	1a9b      	subs	r3, r3, r2
 8007daa:	002a      	movs	r2, r5
 8007dac:	4646      	mov	r6, r8
 8007dae:	409a      	lsls	r2, r3
 8007db0:	0023      	movs	r3, r4
 8007db2:	40f3      	lsrs	r3, r6
 8007db4:	4644      	mov	r4, r8
 8007db6:	4313      	orrs	r3, r2
 8007db8:	002a      	movs	r2, r5
 8007dba:	40e2      	lsrs	r2, r4
 8007dbc:	001c      	movs	r4, r3
 8007dbe:	465b      	mov	r3, fp
 8007dc0:	0015      	movs	r5, r2
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	dad4      	bge.n	8007d70 <__udivmoddi4+0x12c>
 8007dc6:	4642      	mov	r2, r8
 8007dc8:	002f      	movs	r7, r5
 8007dca:	2320      	movs	r3, #32
 8007dcc:	0026      	movs	r6, r4
 8007dce:	4097      	lsls	r7, r2
 8007dd0:	1a9b      	subs	r3, r3, r2
 8007dd2:	40de      	lsrs	r6, r3
 8007dd4:	003b      	movs	r3, r7
 8007dd6:	4333      	orrs	r3, r6
 8007dd8:	e7cd      	b.n	8007d76 <__udivmoddi4+0x132>
 8007dda:	46c0      	nop			; (mov r8, r8)

08007ddc <__clzdi2>:
 8007ddc:	b510      	push	{r4, lr}
 8007dde:	2900      	cmp	r1, #0
 8007de0:	d103      	bne.n	8007dea <__clzdi2+0xe>
 8007de2:	f000 f807 	bl	8007df4 <__clzsi2>
 8007de6:	3020      	adds	r0, #32
 8007de8:	e002      	b.n	8007df0 <__clzdi2+0x14>
 8007dea:	0008      	movs	r0, r1
 8007dec:	f000 f802 	bl	8007df4 <__clzsi2>
 8007df0:	bd10      	pop	{r4, pc}
 8007df2:	46c0      	nop			; (mov r8, r8)

08007df4 <__clzsi2>:
 8007df4:	211c      	movs	r1, #28
 8007df6:	2301      	movs	r3, #1
 8007df8:	041b      	lsls	r3, r3, #16
 8007dfa:	4298      	cmp	r0, r3
 8007dfc:	d301      	bcc.n	8007e02 <__clzsi2+0xe>
 8007dfe:	0c00      	lsrs	r0, r0, #16
 8007e00:	3910      	subs	r1, #16
 8007e02:	0a1b      	lsrs	r3, r3, #8
 8007e04:	4298      	cmp	r0, r3
 8007e06:	d301      	bcc.n	8007e0c <__clzsi2+0x18>
 8007e08:	0a00      	lsrs	r0, r0, #8
 8007e0a:	3908      	subs	r1, #8
 8007e0c:	091b      	lsrs	r3, r3, #4
 8007e0e:	4298      	cmp	r0, r3
 8007e10:	d301      	bcc.n	8007e16 <__clzsi2+0x22>
 8007e12:	0900      	lsrs	r0, r0, #4
 8007e14:	3904      	subs	r1, #4
 8007e16:	a202      	add	r2, pc, #8	; (adr r2, 8007e20 <__clzsi2+0x2c>)
 8007e18:	5c10      	ldrb	r0, [r2, r0]
 8007e1a:	1840      	adds	r0, r0, r1
 8007e1c:	4770      	bx	lr
 8007e1e:	46c0      	nop			; (mov r8, r8)
 8007e20:	02020304 	.word	0x02020304
 8007e24:	01010101 	.word	0x01010101
	...

08007e30 <_write>:
};


//fungsi printf
int _write(int file, char *ptr, int len)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx=0; DataIdx<len; DataIdx++)
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	617b      	str	r3, [r7, #20]
 8007e40:	e00a      	b.n	8007e58 <_write+0x28>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)ptr++, 1, 100);
 8007e42:	68b9      	ldr	r1, [r7, #8]
 8007e44:	1c4b      	adds	r3, r1, #1
 8007e46:	60bb      	str	r3, [r7, #8]
 8007e48:	4808      	ldr	r0, [pc, #32]	; (8007e6c <_write+0x3c>)
 8007e4a:	2364      	movs	r3, #100	; 0x64
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	f001 fc87 	bl	8009760 <HAL_UART_Transmit>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	3301      	adds	r3, #1
 8007e56:	617b      	str	r3, [r7, #20]
 8007e58:	697a      	ldr	r2, [r7, #20]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	dbf0      	blt.n	8007e42 <_write+0x12>
	}
	return len;
 8007e60:	687b      	ldr	r3, [r7, #4]
}
 8007e62:	0018      	movs	r0, r3
 8007e64:	46bd      	mov	sp, r7
 8007e66:	b006      	add	sp, #24
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	46c0      	nop			; (mov r8, r8)
 8007e6c:	2000008c 	.word	0x2000008c

08007e70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	struct BootloaderAPI *api = (struct BootloaderAPI *) 0x08010000;
 8007e76:	4b19      	ldr	r3, [pc, #100]	; (8007edc <main+0x6c>)
 8007e78:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007e7a:	f000 fa73 	bl	8008364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007e7e:	f000 f835 	bl	8007eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007e82:	f000 f8c9 	bl	8008018 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8007e86:	f000 f879 	bl	8007f7c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Application Running \r\n");
 8007e8a:	4b15      	ldr	r3, [pc, #84]	; (8007ee0 <main+0x70>)
 8007e8c:	0018      	movs	r0, r3
 8007e8e:	f002 fb6f 	bl	800a570 <puts>
  printf("Program Blink Led dijalankan\r\n");
 8007e92:	4b14      	ldr	r3, [pc, #80]	; (8007ee4 <main+0x74>)
 8007e94:	0018      	movs	r0, r3
 8007e96:	f002 fb6b 	bl	800a570 <puts>
  int sum=0;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //fungsi add ada di folder MyStaticLib
	  sum = add(sum,1);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	0018      	movs	r0, r3
 8007ea4:	f002 fa9a 	bl	800a3dc <add>
 8007ea8:	0003      	movs	r3, r0
 8007eaa:	607b      	str	r3, [r7, #4]
	  printf("SUM = %d \r\n", sum);
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	4b0e      	ldr	r3, [pc, #56]	; (8007ee8 <main+0x78>)
 8007eb0:	0011      	movs	r1, r2
 8007eb2:	0018      	movs	r0, r3
 8007eb4:	f002 fad0 	bl	800a458 <iprintf>
	  api->TurnOn();
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	4798      	blx	r3
	  HAL_Delay(1000);
 8007ebe:	23fa      	movs	r3, #250	; 0xfa
 8007ec0:	009b      	lsls	r3, r3, #2
 8007ec2:	0018      	movs	r0, r3
 8007ec4:	f000 fad4 	bl	8008470 <HAL_Delay>
	  api->TurnOff();
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	4798      	blx	r3
	  HAL_Delay(1000);
 8007ece:	23fa      	movs	r3, #250	; 0xfa
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	0018      	movs	r0, r3
 8007ed4:	f000 facc 	bl	8008470 <HAL_Delay>
	  sum = add(sum,1);
 8007ed8:	e7e1      	b.n	8007e9e <main+0x2e>
 8007eda:	46c0      	nop			; (mov r8, r8)
 8007edc:	08010000 	.word	0x08010000
 8007ee0:	0800b518 	.word	0x0800b518
 8007ee4:	0800b530 	.word	0x0800b530
 8007ee8:	0800b550 	.word	0x0800b550

08007eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007eec:	b590      	push	{r4, r7, lr}
 8007eee:	b093      	sub	sp, #76	; 0x4c
 8007ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007ef2:	2410      	movs	r4, #16
 8007ef4:	193b      	adds	r3, r7, r4
 8007ef6:	0018      	movs	r0, r3
 8007ef8:	2338      	movs	r3, #56	; 0x38
 8007efa:	001a      	movs	r2, r3
 8007efc:	2100      	movs	r1, #0
 8007efe:	f002 faa3 	bl	800a448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007f02:	003b      	movs	r3, r7
 8007f04:	0018      	movs	r0, r3
 8007f06:	2310      	movs	r3, #16
 8007f08:	001a      	movs	r2, r3
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	f002 fa9c 	bl	800a448 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007f10:	2380      	movs	r3, #128	; 0x80
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	0018      	movs	r0, r3
 8007f16:	f000 fd05 	bl	8008924 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007f1a:	193b      	adds	r3, r7, r4
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007f20:	193b      	adds	r3, r7, r4
 8007f22:	2280      	movs	r2, #128	; 0x80
 8007f24:	0052      	lsls	r2, r2, #1
 8007f26:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8007f28:	193b      	adds	r3, r7, r4
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007f2e:	193b      	adds	r3, r7, r4
 8007f30:	2240      	movs	r2, #64	; 0x40
 8007f32:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8007f34:	193b      	adds	r3, r7, r4
 8007f36:	2200      	movs	r2, #0
 8007f38:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007f3a:	193b      	adds	r3, r7, r4
 8007f3c:	0018      	movs	r0, r3
 8007f3e:	f000 fd3d 	bl	80089bc <HAL_RCC_OscConfig>
 8007f42:	1e03      	subs	r3, r0, #0
 8007f44:	d001      	beq.n	8007f4a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8007f46:	f000 f8b7 	bl	80080b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007f4a:	003b      	movs	r3, r7
 8007f4c:	2207      	movs	r2, #7
 8007f4e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8007f50:	003b      	movs	r3, r7
 8007f52:	2200      	movs	r2, #0
 8007f54:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007f56:	003b      	movs	r3, r7
 8007f58:	2200      	movs	r2, #0
 8007f5a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007f5c:	003b      	movs	r3, r7
 8007f5e:	2200      	movs	r2, #0
 8007f60:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8007f62:	003b      	movs	r3, r7
 8007f64:	2100      	movs	r1, #0
 8007f66:	0018      	movs	r0, r3
 8007f68:	f001 f842 	bl	8008ff0 <HAL_RCC_ClockConfig>
 8007f6c:	1e03      	subs	r3, r0, #0
 8007f6e:	d001      	beq.n	8007f74 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8007f70:	f000 f8a2 	bl	80080b8 <Error_Handler>
  }
}
 8007f74:	46c0      	nop			; (mov r8, r8)
 8007f76:	46bd      	mov	sp, r7
 8007f78:	b013      	add	sp, #76	; 0x4c
 8007f7a:	bd90      	pop	{r4, r7, pc}

08007f7c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007f80:	4b23      	ldr	r3, [pc, #140]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007f82:	4a24      	ldr	r2, [pc, #144]	; (8008014 <MX_USART2_UART_Init+0x98>)
 8007f84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8007f86:	4b22      	ldr	r3, [pc, #136]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007f88:	22e1      	movs	r2, #225	; 0xe1
 8007f8a:	0252      	lsls	r2, r2, #9
 8007f8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007f8e:	4b20      	ldr	r3, [pc, #128]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007f90:	2200      	movs	r2, #0
 8007f92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007f94:	4b1e      	ldr	r3, [pc, #120]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007f96:	2200      	movs	r2, #0
 8007f98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007f9a:	4b1d      	ldr	r3, [pc, #116]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007fa0:	4b1b      	ldr	r3, [pc, #108]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fa2:	220c      	movs	r2, #12
 8007fa4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007fa6:	4b1a      	ldr	r3, [pc, #104]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fa8:	2200      	movs	r2, #0
 8007faa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007fac:	4b18      	ldr	r3, [pc, #96]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fae:	2200      	movs	r2, #0
 8007fb0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007fb2:	4b17      	ldr	r3, [pc, #92]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007fb8:	4b15      	ldr	r3, [pc, #84]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fba:	2200      	movs	r2, #0
 8007fbc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007fbe:	4b14      	ldr	r3, [pc, #80]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007fc4:	4b12      	ldr	r3, [pc, #72]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fc6:	0018      	movs	r0, r3
 8007fc8:	f001 fb74 	bl	80096b4 <HAL_UART_Init>
 8007fcc:	1e03      	subs	r3, r0, #0
 8007fce:	d001      	beq.n	8007fd4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8007fd0:	f000 f872 	bl	80080b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007fd4:	4b0e      	ldr	r3, [pc, #56]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	0018      	movs	r0, r3
 8007fda:	f002 f91f 	bl	800a21c <HAL_UARTEx_SetTxFifoThreshold>
 8007fde:	1e03      	subs	r3, r0, #0
 8007fe0:	d001      	beq.n	8007fe6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8007fe2:	f000 f869 	bl	80080b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007fe6:	4b0a      	ldr	r3, [pc, #40]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007fe8:	2100      	movs	r1, #0
 8007fea:	0018      	movs	r0, r3
 8007fec:	f002 f956 	bl	800a29c <HAL_UARTEx_SetRxFifoThreshold>
 8007ff0:	1e03      	subs	r3, r0, #0
 8007ff2:	d001      	beq.n	8007ff8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8007ff4:	f000 f860 	bl	80080b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8007ff8:	4b05      	ldr	r3, [pc, #20]	; (8008010 <MX_USART2_UART_Init+0x94>)
 8007ffa:	0018      	movs	r0, r3
 8007ffc:	f002 f8d4 	bl	800a1a8 <HAL_UARTEx_DisableFifoMode>
 8008000:	1e03      	subs	r3, r0, #0
 8008002:	d001      	beq.n	8008008 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8008004:	f000 f858 	bl	80080b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008008:	46c0      	nop			; (mov r8, r8)
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	46c0      	nop			; (mov r8, r8)
 8008010:	2000008c 	.word	0x2000008c
 8008014:	40004400 	.word	0x40004400

08008018 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008018:	b590      	push	{r4, r7, lr}
 800801a:	b089      	sub	sp, #36	; 0x24
 800801c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800801e:	240c      	movs	r4, #12
 8008020:	193b      	adds	r3, r7, r4
 8008022:	0018      	movs	r0, r3
 8008024:	2314      	movs	r3, #20
 8008026:	001a      	movs	r2, r3
 8008028:	2100      	movs	r1, #0
 800802a:	f002 fa0d 	bl	800a448 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800802e:	4b21      	ldr	r3, [pc, #132]	; (80080b4 <MX_GPIO_Init+0x9c>)
 8008030:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008032:	4b20      	ldr	r3, [pc, #128]	; (80080b4 <MX_GPIO_Init+0x9c>)
 8008034:	2104      	movs	r1, #4
 8008036:	430a      	orrs	r2, r1
 8008038:	635a      	str	r2, [r3, #52]	; 0x34
 800803a:	4b1e      	ldr	r3, [pc, #120]	; (80080b4 <MX_GPIO_Init+0x9c>)
 800803c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800803e:	2204      	movs	r2, #4
 8008040:	4013      	ands	r3, r2
 8008042:	60bb      	str	r3, [r7, #8]
 8008044:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008046:	4b1b      	ldr	r3, [pc, #108]	; (80080b4 <MX_GPIO_Init+0x9c>)
 8008048:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800804a:	4b1a      	ldr	r3, [pc, #104]	; (80080b4 <MX_GPIO_Init+0x9c>)
 800804c:	2120      	movs	r1, #32
 800804e:	430a      	orrs	r2, r1
 8008050:	635a      	str	r2, [r3, #52]	; 0x34
 8008052:	4b18      	ldr	r3, [pc, #96]	; (80080b4 <MX_GPIO_Init+0x9c>)
 8008054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008056:	2220      	movs	r2, #32
 8008058:	4013      	ands	r3, r2
 800805a:	607b      	str	r3, [r7, #4]
 800805c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800805e:	4b15      	ldr	r3, [pc, #84]	; (80080b4 <MX_GPIO_Init+0x9c>)
 8008060:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008062:	4b14      	ldr	r3, [pc, #80]	; (80080b4 <MX_GPIO_Init+0x9c>)
 8008064:	2101      	movs	r1, #1
 8008066:	430a      	orrs	r2, r1
 8008068:	635a      	str	r2, [r3, #52]	; 0x34
 800806a:	4b12      	ldr	r3, [pc, #72]	; (80080b4 <MX_GPIO_Init+0x9c>)
 800806c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800806e:	2201      	movs	r2, #1
 8008070:	4013      	ands	r3, r2
 8008072:	603b      	str	r3, [r7, #0]
 8008074:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8008076:	23a0      	movs	r3, #160	; 0xa0
 8008078:	05db      	lsls	r3, r3, #23
 800807a:	2200      	movs	r2, #0
 800807c:	2120      	movs	r1, #32
 800807e:	0018      	movs	r0, r3
 8008080:	f000 fc32 	bl	80088e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8008084:	0021      	movs	r1, r4
 8008086:	187b      	adds	r3, r7, r1
 8008088:	2220      	movs	r2, #32
 800808a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800808c:	187b      	adds	r3, r7, r1
 800808e:	2201      	movs	r2, #1
 8008090:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008092:	187b      	adds	r3, r7, r1
 8008094:	2200      	movs	r2, #0
 8008096:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008098:	187b      	adds	r3, r7, r1
 800809a:	2202      	movs	r2, #2
 800809c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800809e:	187a      	adds	r2, r7, r1
 80080a0:	23a0      	movs	r3, #160	; 0xa0
 80080a2:	05db      	lsls	r3, r3, #23
 80080a4:	0011      	movs	r1, r2
 80080a6:	0018      	movs	r0, r3
 80080a8:	f000 faba 	bl	8008620 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80080ac:	46c0      	nop			; (mov r8, r8)
 80080ae:	46bd      	mov	sp, r7
 80080b0:	b009      	add	sp, #36	; 0x24
 80080b2:	bd90      	pop	{r4, r7, pc}
 80080b4:	40021000 	.word	0x40021000

080080b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80080bc:	b672      	cpsid	i
}
 80080be:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80080c0:	e7fe      	b.n	80080c0 <Error_Handler+0x8>
	...

080080c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080ca:	4b0f      	ldr	r3, [pc, #60]	; (8008108 <HAL_MspInit+0x44>)
 80080cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080ce:	4b0e      	ldr	r3, [pc, #56]	; (8008108 <HAL_MspInit+0x44>)
 80080d0:	2101      	movs	r1, #1
 80080d2:	430a      	orrs	r2, r1
 80080d4:	641a      	str	r2, [r3, #64]	; 0x40
 80080d6:	4b0c      	ldr	r3, [pc, #48]	; (8008108 <HAL_MspInit+0x44>)
 80080d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080da:	2201      	movs	r2, #1
 80080dc:	4013      	ands	r3, r2
 80080de:	607b      	str	r3, [r7, #4]
 80080e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80080e2:	4b09      	ldr	r3, [pc, #36]	; (8008108 <HAL_MspInit+0x44>)
 80080e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080e6:	4b08      	ldr	r3, [pc, #32]	; (8008108 <HAL_MspInit+0x44>)
 80080e8:	2180      	movs	r1, #128	; 0x80
 80080ea:	0549      	lsls	r1, r1, #21
 80080ec:	430a      	orrs	r2, r1
 80080ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80080f0:	4b05      	ldr	r3, [pc, #20]	; (8008108 <HAL_MspInit+0x44>)
 80080f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080f4:	2380      	movs	r3, #128	; 0x80
 80080f6:	055b      	lsls	r3, r3, #21
 80080f8:	4013      	ands	r3, r2
 80080fa:	603b      	str	r3, [r7, #0]
 80080fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80080fe:	46c0      	nop			; (mov r8, r8)
 8008100:	46bd      	mov	sp, r7
 8008102:	b002      	add	sp, #8
 8008104:	bd80      	pop	{r7, pc}
 8008106:	46c0      	nop			; (mov r8, r8)
 8008108:	40021000 	.word	0x40021000

0800810c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800810c:	b590      	push	{r4, r7, lr}
 800810e:	b097      	sub	sp, #92	; 0x5c
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008114:	2344      	movs	r3, #68	; 0x44
 8008116:	18fb      	adds	r3, r7, r3
 8008118:	0018      	movs	r0, r3
 800811a:	2314      	movs	r3, #20
 800811c:	001a      	movs	r2, r3
 800811e:	2100      	movs	r1, #0
 8008120:	f002 f992 	bl	800a448 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008124:	2410      	movs	r4, #16
 8008126:	193b      	adds	r3, r7, r4
 8008128:	0018      	movs	r0, r3
 800812a:	2334      	movs	r3, #52	; 0x34
 800812c:	001a      	movs	r2, r3
 800812e:	2100      	movs	r1, #0
 8008130:	f002 f98a 	bl	800a448 <memset>
  if(huart->Instance==USART2)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a22      	ldr	r2, [pc, #136]	; (80081c4 <HAL_UART_MspInit+0xb8>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d13e      	bne.n	80081bc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800813e:	193b      	adds	r3, r7, r4
 8008140:	2202      	movs	r2, #2
 8008142:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008144:	193b      	adds	r3, r7, r4
 8008146:	2200      	movs	r2, #0
 8008148:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800814a:	193b      	adds	r3, r7, r4
 800814c:	0018      	movs	r0, r3
 800814e:	f001 f8f9 	bl	8009344 <HAL_RCCEx_PeriphCLKConfig>
 8008152:	1e03      	subs	r3, r0, #0
 8008154:	d001      	beq.n	800815a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8008156:	f7ff ffaf 	bl	80080b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800815a:	4b1b      	ldr	r3, [pc, #108]	; (80081c8 <HAL_UART_MspInit+0xbc>)
 800815c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800815e:	4b1a      	ldr	r3, [pc, #104]	; (80081c8 <HAL_UART_MspInit+0xbc>)
 8008160:	2180      	movs	r1, #128	; 0x80
 8008162:	0289      	lsls	r1, r1, #10
 8008164:	430a      	orrs	r2, r1
 8008166:	63da      	str	r2, [r3, #60]	; 0x3c
 8008168:	4b17      	ldr	r3, [pc, #92]	; (80081c8 <HAL_UART_MspInit+0xbc>)
 800816a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800816c:	2380      	movs	r3, #128	; 0x80
 800816e:	029b      	lsls	r3, r3, #10
 8008170:	4013      	ands	r3, r2
 8008172:	60fb      	str	r3, [r7, #12]
 8008174:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008176:	4b14      	ldr	r3, [pc, #80]	; (80081c8 <HAL_UART_MspInit+0xbc>)
 8008178:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800817a:	4b13      	ldr	r3, [pc, #76]	; (80081c8 <HAL_UART_MspInit+0xbc>)
 800817c:	2101      	movs	r1, #1
 800817e:	430a      	orrs	r2, r1
 8008180:	635a      	str	r2, [r3, #52]	; 0x34
 8008182:	4b11      	ldr	r3, [pc, #68]	; (80081c8 <HAL_UART_MspInit+0xbc>)
 8008184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008186:	2201      	movs	r2, #1
 8008188:	4013      	ands	r3, r2
 800818a:	60bb      	str	r3, [r7, #8]
 800818c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800818e:	2144      	movs	r1, #68	; 0x44
 8008190:	187b      	adds	r3, r7, r1
 8008192:	220c      	movs	r2, #12
 8008194:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008196:	187b      	adds	r3, r7, r1
 8008198:	2202      	movs	r2, #2
 800819a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800819c:	187b      	adds	r3, r7, r1
 800819e:	2201      	movs	r2, #1
 80081a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081a2:	187b      	adds	r3, r7, r1
 80081a4:	2200      	movs	r2, #0
 80081a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80081a8:	187b      	adds	r3, r7, r1
 80081aa:	2201      	movs	r2, #1
 80081ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081ae:	187a      	adds	r2, r7, r1
 80081b0:	23a0      	movs	r3, #160	; 0xa0
 80081b2:	05db      	lsls	r3, r3, #23
 80081b4:	0011      	movs	r1, r2
 80081b6:	0018      	movs	r0, r3
 80081b8:	f000 fa32 	bl	8008620 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80081bc:	46c0      	nop			; (mov r8, r8)
 80081be:	46bd      	mov	sp, r7
 80081c0:	b017      	add	sp, #92	; 0x5c
 80081c2:	bd90      	pop	{r4, r7, pc}
 80081c4:	40004400 	.word	0x40004400
 80081c8:	40021000 	.word	0x40021000

080081cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80081d0:	e7fe      	b.n	80081d0 <NMI_Handler+0x4>

080081d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80081d6:	e7fe      	b.n	80081d6 <HardFault_Handler+0x4>

080081d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80081dc:	46c0      	nop			; (mov r8, r8)
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80081e6:	46c0      	nop			; (mov r8, r8)
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80081f0:	f000 f922 	bl	8008438 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80081f4:	46c0      	nop			; (mov r8, r8)
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b086      	sub	sp, #24
 80081fe:	af00      	add	r7, sp, #0
 8008200:	60f8      	str	r0, [r7, #12]
 8008202:	60b9      	str	r1, [r7, #8]
 8008204:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008206:	2300      	movs	r3, #0
 8008208:	617b      	str	r3, [r7, #20]
 800820a:	e00a      	b.n	8008222 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800820c:	e000      	b.n	8008210 <_read+0x16>
 800820e:	bf00      	nop
 8008210:	0001      	movs	r1, r0
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	1c5a      	adds	r2, r3, #1
 8008216:	60ba      	str	r2, [r7, #8]
 8008218:	b2ca      	uxtb	r2, r1
 800821a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	3301      	adds	r3, #1
 8008220:	617b      	str	r3, [r7, #20]
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	429a      	cmp	r2, r3
 8008228:	dbf0      	blt.n	800820c <_read+0x12>
  }

  return len;
 800822a:	687b      	ldr	r3, [r7, #4]
}
 800822c:	0018      	movs	r0, r3
 800822e:	46bd      	mov	sp, r7
 8008230:	b006      	add	sp, #24
 8008232:	bd80      	pop	{r7, pc}

08008234 <_close>:
  }
  return len;
}

int _close(int file)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800823c:	2301      	movs	r3, #1
 800823e:	425b      	negs	r3, r3
}
 8008240:	0018      	movs	r0, r3
 8008242:	46bd      	mov	sp, r7
 8008244:	b002      	add	sp, #8
 8008246:	bd80      	pop	{r7, pc}

08008248 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	2280      	movs	r2, #128	; 0x80
 8008256:	0192      	lsls	r2, r2, #6
 8008258:	605a      	str	r2, [r3, #4]
  return 0;
 800825a:	2300      	movs	r3, #0
}
 800825c:	0018      	movs	r0, r3
 800825e:	46bd      	mov	sp, r7
 8008260:	b002      	add	sp, #8
 8008262:	bd80      	pop	{r7, pc}

08008264 <_isatty>:

int _isatty(int file)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800826c:	2301      	movs	r3, #1
}
 800826e:	0018      	movs	r0, r3
 8008270:	46bd      	mov	sp, r7
 8008272:	b002      	add	sp, #8
 8008274:	bd80      	pop	{r7, pc}

08008276 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b084      	sub	sp, #16
 800827a:	af00      	add	r7, sp, #0
 800827c:	60f8      	str	r0, [r7, #12]
 800827e:	60b9      	str	r1, [r7, #8]
 8008280:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008282:	2300      	movs	r3, #0
}
 8008284:	0018      	movs	r0, r3
 8008286:	46bd      	mov	sp, r7
 8008288:	b004      	add	sp, #16
 800828a:	bd80      	pop	{r7, pc}

0800828c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b086      	sub	sp, #24
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008294:	4a14      	ldr	r2, [pc, #80]	; (80082e8 <_sbrk+0x5c>)
 8008296:	4b15      	ldr	r3, [pc, #84]	; (80082ec <_sbrk+0x60>)
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80082a0:	4b13      	ldr	r3, [pc, #76]	; (80082f0 <_sbrk+0x64>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d102      	bne.n	80082ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80082a8:	4b11      	ldr	r3, [pc, #68]	; (80082f0 <_sbrk+0x64>)
 80082aa:	4a12      	ldr	r2, [pc, #72]	; (80082f4 <_sbrk+0x68>)
 80082ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80082ae:	4b10      	ldr	r3, [pc, #64]	; (80082f0 <_sbrk+0x64>)
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	18d3      	adds	r3, r2, r3
 80082b6:	693a      	ldr	r2, [r7, #16]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d207      	bcs.n	80082cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80082bc:	f002 f89a 	bl	800a3f4 <__errno>
 80082c0:	0003      	movs	r3, r0
 80082c2:	220c      	movs	r2, #12
 80082c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80082c6:	2301      	movs	r3, #1
 80082c8:	425b      	negs	r3, r3
 80082ca:	e009      	b.n	80082e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80082cc:	4b08      	ldr	r3, [pc, #32]	; (80082f0 <_sbrk+0x64>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80082d2:	4b07      	ldr	r3, [pc, #28]	; (80082f0 <_sbrk+0x64>)
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	18d2      	adds	r2, r2, r3
 80082da:	4b05      	ldr	r3, [pc, #20]	; (80082f0 <_sbrk+0x64>)
 80082dc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80082de:	68fb      	ldr	r3, [r7, #12]
}
 80082e0:	0018      	movs	r0, r3
 80082e2:	46bd      	mov	sp, r7
 80082e4:	b006      	add	sp, #24
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	20009000 	.word	0x20009000
 80082ec:	00000400 	.word	0x00000400
 80082f0:	20000120 	.word	0x20000120
 80082f4:	20000138 	.word	0x20000138

080082f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 80082fc:	4b02      	ldr	r3, [pc, #8]	; (8008308 <SystemInit+0x10>)
 80082fe:	4a03      	ldr	r2, [pc, #12]	; (800830c <SystemInit+0x14>)
 8008300:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008302:	46c0      	nop			; (mov r8, r8)
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	e000ed00 	.word	0xe000ed00
 800830c:	08007800 	.word	0x08007800

08008310 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008310:	480d      	ldr	r0, [pc, #52]	; (8008348 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008312:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008314:	f7ff fff0 	bl	80082f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008318:	480c      	ldr	r0, [pc, #48]	; (800834c <LoopForever+0x6>)
  ldr r1, =_edata
 800831a:	490d      	ldr	r1, [pc, #52]	; (8008350 <LoopForever+0xa>)
  ldr r2, =_sidata
 800831c:	4a0d      	ldr	r2, [pc, #52]	; (8008354 <LoopForever+0xe>)
  movs r3, #0
 800831e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008320:	e002      	b.n	8008328 <LoopCopyDataInit>

08008322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008326:	3304      	adds	r3, #4

08008328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800832a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800832c:	d3f9      	bcc.n	8008322 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800832e:	4a0a      	ldr	r2, [pc, #40]	; (8008358 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008330:	4c0a      	ldr	r4, [pc, #40]	; (800835c <LoopForever+0x16>)
  movs r3, #0
 8008332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008334:	e001      	b.n	800833a <LoopFillZerobss>

08008336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008338:	3204      	adds	r2, #4

0800833a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800833a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800833c:	d3fb      	bcc.n	8008336 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800833e:	f002 f85f 	bl	800a400 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008342:	f7ff fd95 	bl	8007e70 <main>

08008346 <LoopForever>:

LoopForever:
  b LoopForever
 8008346:	e7fe      	b.n	8008346 <LoopForever>
  ldr   r0, =_estack
 8008348:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 800834c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008350:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8008354:	0800b68c 	.word	0x0800b68c
  ldr r2, =_sbss
 8008358:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800835c:	20000138 	.word	0x20000138

08008360 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008360:	e7fe      	b.n	8008360 <ADC1_COMP_IRQHandler>
	...

08008364 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b082      	sub	sp, #8
 8008368:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800836a:	1dfb      	adds	r3, r7, #7
 800836c:	2200      	movs	r2, #0
 800836e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008370:	4b0b      	ldr	r3, [pc, #44]	; (80083a0 <HAL_Init+0x3c>)
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	4b0a      	ldr	r3, [pc, #40]	; (80083a0 <HAL_Init+0x3c>)
 8008376:	2180      	movs	r1, #128	; 0x80
 8008378:	0049      	lsls	r1, r1, #1
 800837a:	430a      	orrs	r2, r1
 800837c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800837e:	2000      	movs	r0, #0
 8008380:	f000 f810 	bl	80083a4 <HAL_InitTick>
 8008384:	1e03      	subs	r3, r0, #0
 8008386:	d003      	beq.n	8008390 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008388:	1dfb      	adds	r3, r7, #7
 800838a:	2201      	movs	r2, #1
 800838c:	701a      	strb	r2, [r3, #0]
 800838e:	e001      	b.n	8008394 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008390:	f7ff fe98 	bl	80080c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008394:	1dfb      	adds	r3, r7, #7
 8008396:	781b      	ldrb	r3, [r3, #0]
}
 8008398:	0018      	movs	r0, r3
 800839a:	46bd      	mov	sp, r7
 800839c:	b002      	add	sp, #8
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	40022000 	.word	0x40022000

080083a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80083a4:	b590      	push	{r4, r7, lr}
 80083a6:	b085      	sub	sp, #20
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80083ac:	230f      	movs	r3, #15
 80083ae:	18fb      	adds	r3, r7, r3
 80083b0:	2200      	movs	r2, #0
 80083b2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80083b4:	4b1d      	ldr	r3, [pc, #116]	; (800842c <HAL_InitTick+0x88>)
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d02b      	beq.n	8008414 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80083bc:	4b1c      	ldr	r3, [pc, #112]	; (8008430 <HAL_InitTick+0x8c>)
 80083be:	681c      	ldr	r4, [r3, #0]
 80083c0:	4b1a      	ldr	r3, [pc, #104]	; (800842c <HAL_InitTick+0x88>)
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	0019      	movs	r1, r3
 80083c6:	23fa      	movs	r3, #250	; 0xfa
 80083c8:	0098      	lsls	r0, r3, #2
 80083ca:	f7ff faa5 	bl	8007918 <__udivsi3>
 80083ce:	0003      	movs	r3, r0
 80083d0:	0019      	movs	r1, r3
 80083d2:	0020      	movs	r0, r4
 80083d4:	f7ff faa0 	bl	8007918 <__udivsi3>
 80083d8:	0003      	movs	r3, r0
 80083da:	0018      	movs	r0, r3
 80083dc:	f000 f913 	bl	8008606 <HAL_SYSTICK_Config>
 80083e0:	1e03      	subs	r3, r0, #0
 80083e2:	d112      	bne.n	800840a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2b03      	cmp	r3, #3
 80083e8:	d80a      	bhi.n	8008400 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80083ea:	6879      	ldr	r1, [r7, #4]
 80083ec:	2301      	movs	r3, #1
 80083ee:	425b      	negs	r3, r3
 80083f0:	2200      	movs	r2, #0
 80083f2:	0018      	movs	r0, r3
 80083f4:	f000 f8f2 	bl	80085dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80083f8:	4b0e      	ldr	r3, [pc, #56]	; (8008434 <HAL_InitTick+0x90>)
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	601a      	str	r2, [r3, #0]
 80083fe:	e00d      	b.n	800841c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8008400:	230f      	movs	r3, #15
 8008402:	18fb      	adds	r3, r7, r3
 8008404:	2201      	movs	r2, #1
 8008406:	701a      	strb	r2, [r3, #0]
 8008408:	e008      	b.n	800841c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800840a:	230f      	movs	r3, #15
 800840c:	18fb      	adds	r3, r7, r3
 800840e:	2201      	movs	r2, #1
 8008410:	701a      	strb	r2, [r3, #0]
 8008412:	e003      	b.n	800841c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008414:	230f      	movs	r3, #15
 8008416:	18fb      	adds	r3, r7, r3
 8008418:	2201      	movs	r2, #1
 800841a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800841c:	230f      	movs	r3, #15
 800841e:	18fb      	adds	r3, r7, r3
 8008420:	781b      	ldrb	r3, [r3, #0]
}
 8008422:	0018      	movs	r0, r3
 8008424:	46bd      	mov	sp, r7
 8008426:	b005      	add	sp, #20
 8008428:	bd90      	pop	{r4, r7, pc}
 800842a:	46c0      	nop			; (mov r8, r8)
 800842c:	20000008 	.word	0x20000008
 8008430:	20000000 	.word	0x20000000
 8008434:	20000004 	.word	0x20000004

08008438 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800843c:	4b05      	ldr	r3, [pc, #20]	; (8008454 <HAL_IncTick+0x1c>)
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	001a      	movs	r2, r3
 8008442:	4b05      	ldr	r3, [pc, #20]	; (8008458 <HAL_IncTick+0x20>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	18d2      	adds	r2, r2, r3
 8008448:	4b03      	ldr	r3, [pc, #12]	; (8008458 <HAL_IncTick+0x20>)
 800844a:	601a      	str	r2, [r3, #0]
}
 800844c:	46c0      	nop			; (mov r8, r8)
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	46c0      	nop			; (mov r8, r8)
 8008454:	20000008 	.word	0x20000008
 8008458:	20000124 	.word	0x20000124

0800845c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	af00      	add	r7, sp, #0
  return uwTick;
 8008460:	4b02      	ldr	r3, [pc, #8]	; (800846c <HAL_GetTick+0x10>)
 8008462:	681b      	ldr	r3, [r3, #0]
}
 8008464:	0018      	movs	r0, r3
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	46c0      	nop			; (mov r8, r8)
 800846c:	20000124 	.word	0x20000124

08008470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008478:	f7ff fff0 	bl	800845c <HAL_GetTick>
 800847c:	0003      	movs	r3, r0
 800847e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	3301      	adds	r3, #1
 8008488:	d005      	beq.n	8008496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800848a:	4b0a      	ldr	r3, [pc, #40]	; (80084b4 <HAL_Delay+0x44>)
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	001a      	movs	r2, r3
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	189b      	adds	r3, r3, r2
 8008494:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008496:	46c0      	nop			; (mov r8, r8)
 8008498:	f7ff ffe0 	bl	800845c <HAL_GetTick>
 800849c:	0002      	movs	r2, r0
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	68fa      	ldr	r2, [r7, #12]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d8f7      	bhi.n	8008498 <HAL_Delay+0x28>
  {
  }
}
 80084a8:	46c0      	nop			; (mov r8, r8)
 80084aa:	46c0      	nop			; (mov r8, r8)
 80084ac:	46bd      	mov	sp, r7
 80084ae:	b004      	add	sp, #16
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	46c0      	nop			; (mov r8, r8)
 80084b4:	20000008 	.word	0x20000008

080084b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80084b8:	b590      	push	{r4, r7, lr}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	0002      	movs	r2, r0
 80084c0:	6039      	str	r1, [r7, #0]
 80084c2:	1dfb      	adds	r3, r7, #7
 80084c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80084c6:	1dfb      	adds	r3, r7, #7
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	2b7f      	cmp	r3, #127	; 0x7f
 80084cc:	d828      	bhi.n	8008520 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80084ce:	4a2f      	ldr	r2, [pc, #188]	; (800858c <__NVIC_SetPriority+0xd4>)
 80084d0:	1dfb      	adds	r3, r7, #7
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	b25b      	sxtb	r3, r3
 80084d6:	089b      	lsrs	r3, r3, #2
 80084d8:	33c0      	adds	r3, #192	; 0xc0
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	589b      	ldr	r3, [r3, r2]
 80084de:	1dfa      	adds	r2, r7, #7
 80084e0:	7812      	ldrb	r2, [r2, #0]
 80084e2:	0011      	movs	r1, r2
 80084e4:	2203      	movs	r2, #3
 80084e6:	400a      	ands	r2, r1
 80084e8:	00d2      	lsls	r2, r2, #3
 80084ea:	21ff      	movs	r1, #255	; 0xff
 80084ec:	4091      	lsls	r1, r2
 80084ee:	000a      	movs	r2, r1
 80084f0:	43d2      	mvns	r2, r2
 80084f2:	401a      	ands	r2, r3
 80084f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	019b      	lsls	r3, r3, #6
 80084fa:	22ff      	movs	r2, #255	; 0xff
 80084fc:	401a      	ands	r2, r3
 80084fe:	1dfb      	adds	r3, r7, #7
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	0018      	movs	r0, r3
 8008504:	2303      	movs	r3, #3
 8008506:	4003      	ands	r3, r0
 8008508:	00db      	lsls	r3, r3, #3
 800850a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800850c:	481f      	ldr	r0, [pc, #124]	; (800858c <__NVIC_SetPriority+0xd4>)
 800850e:	1dfb      	adds	r3, r7, #7
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	b25b      	sxtb	r3, r3
 8008514:	089b      	lsrs	r3, r3, #2
 8008516:	430a      	orrs	r2, r1
 8008518:	33c0      	adds	r3, #192	; 0xc0
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800851e:	e031      	b.n	8008584 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008520:	4a1b      	ldr	r2, [pc, #108]	; (8008590 <__NVIC_SetPriority+0xd8>)
 8008522:	1dfb      	adds	r3, r7, #7
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	0019      	movs	r1, r3
 8008528:	230f      	movs	r3, #15
 800852a:	400b      	ands	r3, r1
 800852c:	3b08      	subs	r3, #8
 800852e:	089b      	lsrs	r3, r3, #2
 8008530:	3306      	adds	r3, #6
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	18d3      	adds	r3, r2, r3
 8008536:	3304      	adds	r3, #4
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	1dfa      	adds	r2, r7, #7
 800853c:	7812      	ldrb	r2, [r2, #0]
 800853e:	0011      	movs	r1, r2
 8008540:	2203      	movs	r2, #3
 8008542:	400a      	ands	r2, r1
 8008544:	00d2      	lsls	r2, r2, #3
 8008546:	21ff      	movs	r1, #255	; 0xff
 8008548:	4091      	lsls	r1, r2
 800854a:	000a      	movs	r2, r1
 800854c:	43d2      	mvns	r2, r2
 800854e:	401a      	ands	r2, r3
 8008550:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	019b      	lsls	r3, r3, #6
 8008556:	22ff      	movs	r2, #255	; 0xff
 8008558:	401a      	ands	r2, r3
 800855a:	1dfb      	adds	r3, r7, #7
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	0018      	movs	r0, r3
 8008560:	2303      	movs	r3, #3
 8008562:	4003      	ands	r3, r0
 8008564:	00db      	lsls	r3, r3, #3
 8008566:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008568:	4809      	ldr	r0, [pc, #36]	; (8008590 <__NVIC_SetPriority+0xd8>)
 800856a:	1dfb      	adds	r3, r7, #7
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	001c      	movs	r4, r3
 8008570:	230f      	movs	r3, #15
 8008572:	4023      	ands	r3, r4
 8008574:	3b08      	subs	r3, #8
 8008576:	089b      	lsrs	r3, r3, #2
 8008578:	430a      	orrs	r2, r1
 800857a:	3306      	adds	r3, #6
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	18c3      	adds	r3, r0, r3
 8008580:	3304      	adds	r3, #4
 8008582:	601a      	str	r2, [r3, #0]
}
 8008584:	46c0      	nop			; (mov r8, r8)
 8008586:	46bd      	mov	sp, r7
 8008588:	b003      	add	sp, #12
 800858a:	bd90      	pop	{r4, r7, pc}
 800858c:	e000e100 	.word	0xe000e100
 8008590:	e000ed00 	.word	0xe000ed00

08008594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	1e5a      	subs	r2, r3, #1
 80085a0:	2380      	movs	r3, #128	; 0x80
 80085a2:	045b      	lsls	r3, r3, #17
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d301      	bcc.n	80085ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80085a8:	2301      	movs	r3, #1
 80085aa:	e010      	b.n	80085ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80085ac:	4b0a      	ldr	r3, [pc, #40]	; (80085d8 <SysTick_Config+0x44>)
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	3a01      	subs	r2, #1
 80085b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80085b4:	2301      	movs	r3, #1
 80085b6:	425b      	negs	r3, r3
 80085b8:	2103      	movs	r1, #3
 80085ba:	0018      	movs	r0, r3
 80085bc:	f7ff ff7c 	bl	80084b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80085c0:	4b05      	ldr	r3, [pc, #20]	; (80085d8 <SysTick_Config+0x44>)
 80085c2:	2200      	movs	r2, #0
 80085c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80085c6:	4b04      	ldr	r3, [pc, #16]	; (80085d8 <SysTick_Config+0x44>)
 80085c8:	2207      	movs	r2, #7
 80085ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	0018      	movs	r0, r3
 80085d0:	46bd      	mov	sp, r7
 80085d2:	b002      	add	sp, #8
 80085d4:	bd80      	pop	{r7, pc}
 80085d6:	46c0      	nop			; (mov r8, r8)
 80085d8:	e000e010 	.word	0xe000e010

080085dc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60b9      	str	r1, [r7, #8]
 80085e4:	607a      	str	r2, [r7, #4]
 80085e6:	210f      	movs	r1, #15
 80085e8:	187b      	adds	r3, r7, r1
 80085ea:	1c02      	adds	r2, r0, #0
 80085ec:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80085ee:	68ba      	ldr	r2, [r7, #8]
 80085f0:	187b      	adds	r3, r7, r1
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	b25b      	sxtb	r3, r3
 80085f6:	0011      	movs	r1, r2
 80085f8:	0018      	movs	r0, r3
 80085fa:	f7ff ff5d 	bl	80084b8 <__NVIC_SetPriority>
}
 80085fe:	46c0      	nop			; (mov r8, r8)
 8008600:	46bd      	mov	sp, r7
 8008602:	b004      	add	sp, #16
 8008604:	bd80      	pop	{r7, pc}

08008606 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008606:	b580      	push	{r7, lr}
 8008608:	b082      	sub	sp, #8
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	0018      	movs	r0, r3
 8008612:	f7ff ffbf 	bl	8008594 <SysTick_Config>
 8008616:	0003      	movs	r3, r0
}
 8008618:	0018      	movs	r0, r3
 800861a:	46bd      	mov	sp, r7
 800861c:	b002      	add	sp, #8
 800861e:	bd80      	pop	{r7, pc}

08008620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b086      	sub	sp, #24
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800862a:	2300      	movs	r3, #0
 800862c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800862e:	e147      	b.n	80088c0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2101      	movs	r1, #1
 8008636:	697a      	ldr	r2, [r7, #20]
 8008638:	4091      	lsls	r1, r2
 800863a:	000a      	movs	r2, r1
 800863c:	4013      	ands	r3, r2
 800863e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d100      	bne.n	8008648 <HAL_GPIO_Init+0x28>
 8008646:	e138      	b.n	80088ba <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	2203      	movs	r2, #3
 800864e:	4013      	ands	r3, r2
 8008650:	2b01      	cmp	r3, #1
 8008652:	d005      	beq.n	8008660 <HAL_GPIO_Init+0x40>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	2203      	movs	r2, #3
 800865a:	4013      	ands	r3, r2
 800865c:	2b02      	cmp	r3, #2
 800865e:	d130      	bne.n	80086c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	2203      	movs	r2, #3
 800866c:	409a      	lsls	r2, r3
 800866e:	0013      	movs	r3, r2
 8008670:	43da      	mvns	r2, r3
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	4013      	ands	r3, r2
 8008676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	68da      	ldr	r2, [r3, #12]
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	005b      	lsls	r3, r3, #1
 8008680:	409a      	lsls	r2, r3
 8008682:	0013      	movs	r3, r2
 8008684:	693a      	ldr	r2, [r7, #16]
 8008686:	4313      	orrs	r3, r2
 8008688:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	693a      	ldr	r2, [r7, #16]
 800868e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008696:	2201      	movs	r2, #1
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	409a      	lsls	r2, r3
 800869c:	0013      	movs	r3, r2
 800869e:	43da      	mvns	r2, r3
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	4013      	ands	r3, r2
 80086a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	091b      	lsrs	r3, r3, #4
 80086ac:	2201      	movs	r2, #1
 80086ae:	401a      	ands	r2, r3
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	409a      	lsls	r2, r3
 80086b4:	0013      	movs	r3, r2
 80086b6:	693a      	ldr	r2, [r7, #16]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	693a      	ldr	r2, [r7, #16]
 80086c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	2203      	movs	r2, #3
 80086c8:	4013      	ands	r3, r2
 80086ca:	2b03      	cmp	r3, #3
 80086cc:	d017      	beq.n	80086fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	005b      	lsls	r3, r3, #1
 80086d8:	2203      	movs	r2, #3
 80086da:	409a      	lsls	r2, r3
 80086dc:	0013      	movs	r3, r2
 80086de:	43da      	mvns	r2, r3
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	4013      	ands	r3, r2
 80086e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	689a      	ldr	r2, [r3, #8]
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	005b      	lsls	r3, r3, #1
 80086ee:	409a      	lsls	r2, r3
 80086f0:	0013      	movs	r3, r2
 80086f2:	693a      	ldr	r2, [r7, #16]
 80086f4:	4313      	orrs	r3, r2
 80086f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	693a      	ldr	r2, [r7, #16]
 80086fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	2203      	movs	r2, #3
 8008704:	4013      	ands	r3, r2
 8008706:	2b02      	cmp	r3, #2
 8008708:	d123      	bne.n	8008752 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	08da      	lsrs	r2, r3, #3
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	3208      	adds	r2, #8
 8008712:	0092      	lsls	r2, r2, #2
 8008714:	58d3      	ldr	r3, [r2, r3]
 8008716:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	2207      	movs	r2, #7
 800871c:	4013      	ands	r3, r2
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	220f      	movs	r2, #15
 8008722:	409a      	lsls	r2, r3
 8008724:	0013      	movs	r3, r2
 8008726:	43da      	mvns	r2, r3
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	4013      	ands	r3, r2
 800872c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	691a      	ldr	r2, [r3, #16]
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	2107      	movs	r1, #7
 8008736:	400b      	ands	r3, r1
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	409a      	lsls	r2, r3
 800873c:	0013      	movs	r3, r2
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	4313      	orrs	r3, r2
 8008742:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	08da      	lsrs	r2, r3, #3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	3208      	adds	r2, #8
 800874c:	0092      	lsls	r2, r2, #2
 800874e:	6939      	ldr	r1, [r7, #16]
 8008750:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	005b      	lsls	r3, r3, #1
 800875c:	2203      	movs	r2, #3
 800875e:	409a      	lsls	r2, r3
 8008760:	0013      	movs	r3, r2
 8008762:	43da      	mvns	r2, r3
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	4013      	ands	r3, r2
 8008768:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	2203      	movs	r2, #3
 8008770:	401a      	ands	r2, r3
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	005b      	lsls	r3, r3, #1
 8008776:	409a      	lsls	r2, r3
 8008778:	0013      	movs	r3, r2
 800877a:	693a      	ldr	r2, [r7, #16]
 800877c:	4313      	orrs	r3, r2
 800877e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	693a      	ldr	r2, [r7, #16]
 8008784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	685a      	ldr	r2, [r3, #4]
 800878a:	23c0      	movs	r3, #192	; 0xc0
 800878c:	029b      	lsls	r3, r3, #10
 800878e:	4013      	ands	r3, r2
 8008790:	d100      	bne.n	8008794 <HAL_GPIO_Init+0x174>
 8008792:	e092      	b.n	80088ba <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008794:	4a50      	ldr	r2, [pc, #320]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	089b      	lsrs	r3, r3, #2
 800879a:	3318      	adds	r3, #24
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	589b      	ldr	r3, [r3, r2]
 80087a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	2203      	movs	r2, #3
 80087a6:	4013      	ands	r3, r2
 80087a8:	00db      	lsls	r3, r3, #3
 80087aa:	220f      	movs	r2, #15
 80087ac:	409a      	lsls	r2, r3
 80087ae:	0013      	movs	r3, r2
 80087b0:	43da      	mvns	r2, r3
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	4013      	ands	r3, r2
 80087b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	23a0      	movs	r3, #160	; 0xa0
 80087bc:	05db      	lsls	r3, r3, #23
 80087be:	429a      	cmp	r2, r3
 80087c0:	d013      	beq.n	80087ea <HAL_GPIO_Init+0x1ca>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a45      	ldr	r2, [pc, #276]	; (80088dc <HAL_GPIO_Init+0x2bc>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d00d      	beq.n	80087e6 <HAL_GPIO_Init+0x1c6>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	4a44      	ldr	r2, [pc, #272]	; (80088e0 <HAL_GPIO_Init+0x2c0>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d007      	beq.n	80087e2 <HAL_GPIO_Init+0x1c2>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a43      	ldr	r2, [pc, #268]	; (80088e4 <HAL_GPIO_Init+0x2c4>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d101      	bne.n	80087de <HAL_GPIO_Init+0x1be>
 80087da:	2303      	movs	r3, #3
 80087dc:	e006      	b.n	80087ec <HAL_GPIO_Init+0x1cc>
 80087de:	2305      	movs	r3, #5
 80087e0:	e004      	b.n	80087ec <HAL_GPIO_Init+0x1cc>
 80087e2:	2302      	movs	r3, #2
 80087e4:	e002      	b.n	80087ec <HAL_GPIO_Init+0x1cc>
 80087e6:	2301      	movs	r3, #1
 80087e8:	e000      	b.n	80087ec <HAL_GPIO_Init+0x1cc>
 80087ea:	2300      	movs	r3, #0
 80087ec:	697a      	ldr	r2, [r7, #20]
 80087ee:	2103      	movs	r1, #3
 80087f0:	400a      	ands	r2, r1
 80087f2:	00d2      	lsls	r2, r2, #3
 80087f4:	4093      	lsls	r3, r2
 80087f6:	693a      	ldr	r2, [r7, #16]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80087fc:	4936      	ldr	r1, [pc, #216]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	089b      	lsrs	r3, r3, #2
 8008802:	3318      	adds	r3, #24
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	693a      	ldr	r2, [r7, #16]
 8008808:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800880a:	4b33      	ldr	r3, [pc, #204]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	43da      	mvns	r2, r3
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	4013      	ands	r3, r2
 8008818:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	685a      	ldr	r2, [r3, #4]
 800881e:	2380      	movs	r3, #128	; 0x80
 8008820:	035b      	lsls	r3, r3, #13
 8008822:	4013      	ands	r3, r2
 8008824:	d003      	beq.n	800882e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	4313      	orrs	r3, r2
 800882c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800882e:	4b2a      	ldr	r3, [pc, #168]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 8008830:	693a      	ldr	r2, [r7, #16]
 8008832:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8008834:	4b28      	ldr	r3, [pc, #160]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	43da      	mvns	r2, r3
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	4013      	ands	r3, r2
 8008842:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	685a      	ldr	r2, [r3, #4]
 8008848:	2380      	movs	r3, #128	; 0x80
 800884a:	039b      	lsls	r3, r3, #14
 800884c:	4013      	ands	r3, r2
 800884e:	d003      	beq.n	8008858 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8008850:	693a      	ldr	r2, [r7, #16]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	4313      	orrs	r3, r2
 8008856:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008858:	4b1f      	ldr	r3, [pc, #124]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 800885a:	693a      	ldr	r2, [r7, #16]
 800885c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800885e:	4a1e      	ldr	r2, [pc, #120]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 8008860:	2384      	movs	r3, #132	; 0x84
 8008862:	58d3      	ldr	r3, [r2, r3]
 8008864:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	43da      	mvns	r2, r3
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	4013      	ands	r3, r2
 800886e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	685a      	ldr	r2, [r3, #4]
 8008874:	2380      	movs	r3, #128	; 0x80
 8008876:	029b      	lsls	r3, r3, #10
 8008878:	4013      	ands	r3, r2
 800887a:	d003      	beq.n	8008884 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	4313      	orrs	r3, r2
 8008882:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008884:	4914      	ldr	r1, [pc, #80]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 8008886:	2284      	movs	r2, #132	; 0x84
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800888c:	4a12      	ldr	r2, [pc, #72]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 800888e:	2380      	movs	r3, #128	; 0x80
 8008890:	58d3      	ldr	r3, [r2, r3]
 8008892:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	43da      	mvns	r2, r3
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	4013      	ands	r3, r2
 800889c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	685a      	ldr	r2, [r3, #4]
 80088a2:	2380      	movs	r3, #128	; 0x80
 80088a4:	025b      	lsls	r3, r3, #9
 80088a6:	4013      	ands	r3, r2
 80088a8:	d003      	beq.n	80088b2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80088aa:	693a      	ldr	r2, [r7, #16]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80088b2:	4909      	ldr	r1, [pc, #36]	; (80088d8 <HAL_GPIO_Init+0x2b8>)
 80088b4:	2280      	movs	r2, #128	; 0x80
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	3301      	adds	r3, #1
 80088be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	681a      	ldr	r2, [r3, #0]
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	40da      	lsrs	r2, r3
 80088c8:	1e13      	subs	r3, r2, #0
 80088ca:	d000      	beq.n	80088ce <HAL_GPIO_Init+0x2ae>
 80088cc:	e6b0      	b.n	8008630 <HAL_GPIO_Init+0x10>
  }
}
 80088ce:	46c0      	nop			; (mov r8, r8)
 80088d0:	46c0      	nop			; (mov r8, r8)
 80088d2:	46bd      	mov	sp, r7
 80088d4:	b006      	add	sp, #24
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	40021800 	.word	0x40021800
 80088dc:	50000400 	.word	0x50000400
 80088e0:	50000800 	.word	0x50000800
 80088e4:	50000c00 	.word	0x50000c00

080088e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b082      	sub	sp, #8
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	0008      	movs	r0, r1
 80088f2:	0011      	movs	r1, r2
 80088f4:	1cbb      	adds	r3, r7, #2
 80088f6:	1c02      	adds	r2, r0, #0
 80088f8:	801a      	strh	r2, [r3, #0]
 80088fa:	1c7b      	adds	r3, r7, #1
 80088fc:	1c0a      	adds	r2, r1, #0
 80088fe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008900:	1c7b      	adds	r3, r7, #1
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d004      	beq.n	8008912 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008908:	1cbb      	adds	r3, r7, #2
 800890a:	881a      	ldrh	r2, [r3, #0]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008910:	e003      	b.n	800891a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008912:	1cbb      	adds	r3, r7, #2
 8008914:	881a      	ldrh	r2, [r3, #0]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	629a      	str	r2, [r3, #40]	; 0x28
}
 800891a:	46c0      	nop			; (mov r8, r8)
 800891c:	46bd      	mov	sp, r7
 800891e:	b002      	add	sp, #8
 8008920:	bd80      	pop	{r7, pc}
	...

08008924 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800892c:	4b19      	ldr	r3, [pc, #100]	; (8008994 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a19      	ldr	r2, [pc, #100]	; (8008998 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8008932:	4013      	ands	r3, r2
 8008934:	0019      	movs	r1, r3
 8008936:	4b17      	ldr	r3, [pc, #92]	; (8008994 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	430a      	orrs	r2, r1
 800893c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	2380      	movs	r3, #128	; 0x80
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	429a      	cmp	r2, r3
 8008946:	d11f      	bne.n	8008988 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8008948:	4b14      	ldr	r3, [pc, #80]	; (800899c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	0013      	movs	r3, r2
 800894e:	005b      	lsls	r3, r3, #1
 8008950:	189b      	adds	r3, r3, r2
 8008952:	005b      	lsls	r3, r3, #1
 8008954:	4912      	ldr	r1, [pc, #72]	; (80089a0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8008956:	0018      	movs	r0, r3
 8008958:	f7fe ffde 	bl	8007918 <__udivsi3>
 800895c:	0003      	movs	r3, r0
 800895e:	3301      	adds	r3, #1
 8008960:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008962:	e008      	b.n	8008976 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d003      	beq.n	8008972 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	3b01      	subs	r3, #1
 800896e:	60fb      	str	r3, [r7, #12]
 8008970:	e001      	b.n	8008976 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8008972:	2303      	movs	r3, #3
 8008974:	e009      	b.n	800898a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008976:	4b07      	ldr	r3, [pc, #28]	; (8008994 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008978:	695a      	ldr	r2, [r3, #20]
 800897a:	2380      	movs	r3, #128	; 0x80
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	401a      	ands	r2, r3
 8008980:	2380      	movs	r3, #128	; 0x80
 8008982:	00db      	lsls	r3, r3, #3
 8008984:	429a      	cmp	r2, r3
 8008986:	d0ed      	beq.n	8008964 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	0018      	movs	r0, r3
 800898c:	46bd      	mov	sp, r7
 800898e:	b004      	add	sp, #16
 8008990:	bd80      	pop	{r7, pc}
 8008992:	46c0      	nop			; (mov r8, r8)
 8008994:	40007000 	.word	0x40007000
 8008998:	fffff9ff 	.word	0xfffff9ff
 800899c:	20000000 	.word	0x20000000
 80089a0:	000f4240 	.word	0x000f4240

080089a4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80089a8:	4b03      	ldr	r3, [pc, #12]	; (80089b8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80089aa:	689a      	ldr	r2, [r3, #8]
 80089ac:	23e0      	movs	r3, #224	; 0xe0
 80089ae:	01db      	lsls	r3, r3, #7
 80089b0:	4013      	ands	r3, r2
}
 80089b2:	0018      	movs	r0, r3
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}
 80089b8:	40021000 	.word	0x40021000

080089bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b088      	sub	sp, #32
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d101      	bne.n	80089ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e2fe      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2201      	movs	r2, #1
 80089d4:	4013      	ands	r3, r2
 80089d6:	d100      	bne.n	80089da <HAL_RCC_OscConfig+0x1e>
 80089d8:	e07c      	b.n	8008ad4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089da:	4bc3      	ldr	r3, [pc, #780]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	2238      	movs	r2, #56	; 0x38
 80089e0:	4013      	ands	r3, r2
 80089e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80089e4:	4bc0      	ldr	r3, [pc, #768]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	2203      	movs	r2, #3
 80089ea:	4013      	ands	r3, r2
 80089ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	2b10      	cmp	r3, #16
 80089f2:	d102      	bne.n	80089fa <HAL_RCC_OscConfig+0x3e>
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	2b03      	cmp	r3, #3
 80089f8:	d002      	beq.n	8008a00 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	2b08      	cmp	r3, #8
 80089fe:	d10b      	bne.n	8008a18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a00:	4bb9      	ldr	r3, [pc, #740]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	2380      	movs	r3, #128	; 0x80
 8008a06:	029b      	lsls	r3, r3, #10
 8008a08:	4013      	ands	r3, r2
 8008a0a:	d062      	beq.n	8008ad2 <HAL_RCC_OscConfig+0x116>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d15e      	bne.n	8008ad2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8008a14:	2301      	movs	r3, #1
 8008a16:	e2d9      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	685a      	ldr	r2, [r3, #4]
 8008a1c:	2380      	movs	r3, #128	; 0x80
 8008a1e:	025b      	lsls	r3, r3, #9
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d107      	bne.n	8008a34 <HAL_RCC_OscConfig+0x78>
 8008a24:	4bb0      	ldr	r3, [pc, #704]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a26:	681a      	ldr	r2, [r3, #0]
 8008a28:	4baf      	ldr	r3, [pc, #700]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a2a:	2180      	movs	r1, #128	; 0x80
 8008a2c:	0249      	lsls	r1, r1, #9
 8008a2e:	430a      	orrs	r2, r1
 8008a30:	601a      	str	r2, [r3, #0]
 8008a32:	e020      	b.n	8008a76 <HAL_RCC_OscConfig+0xba>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	685a      	ldr	r2, [r3, #4]
 8008a38:	23a0      	movs	r3, #160	; 0xa0
 8008a3a:	02db      	lsls	r3, r3, #11
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d10e      	bne.n	8008a5e <HAL_RCC_OscConfig+0xa2>
 8008a40:	4ba9      	ldr	r3, [pc, #676]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	4ba8      	ldr	r3, [pc, #672]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a46:	2180      	movs	r1, #128	; 0x80
 8008a48:	02c9      	lsls	r1, r1, #11
 8008a4a:	430a      	orrs	r2, r1
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	4ba6      	ldr	r3, [pc, #664]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	4ba5      	ldr	r3, [pc, #660]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a54:	2180      	movs	r1, #128	; 0x80
 8008a56:	0249      	lsls	r1, r1, #9
 8008a58:	430a      	orrs	r2, r1
 8008a5a:	601a      	str	r2, [r3, #0]
 8008a5c:	e00b      	b.n	8008a76 <HAL_RCC_OscConfig+0xba>
 8008a5e:	4ba2      	ldr	r3, [pc, #648]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	4ba1      	ldr	r3, [pc, #644]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a64:	49a1      	ldr	r1, [pc, #644]	; (8008cec <HAL_RCC_OscConfig+0x330>)
 8008a66:	400a      	ands	r2, r1
 8008a68:	601a      	str	r2, [r3, #0]
 8008a6a:	4b9f      	ldr	r3, [pc, #636]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	4b9e      	ldr	r3, [pc, #632]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a70:	499f      	ldr	r1, [pc, #636]	; (8008cf0 <HAL_RCC_OscConfig+0x334>)
 8008a72:	400a      	ands	r2, r1
 8008a74:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d014      	beq.n	8008aa8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a7e:	f7ff fced 	bl	800845c <HAL_GetTick>
 8008a82:	0003      	movs	r3, r0
 8008a84:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008a86:	e008      	b.n	8008a9a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a88:	f7ff fce8 	bl	800845c <HAL_GetTick>
 8008a8c:	0002      	movs	r2, r0
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	2b64      	cmp	r3, #100	; 0x64
 8008a94:	d901      	bls.n	8008a9a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e298      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008a9a:	4b93      	ldr	r3, [pc, #588]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	2380      	movs	r3, #128	; 0x80
 8008aa0:	029b      	lsls	r3, r3, #10
 8008aa2:	4013      	ands	r3, r2
 8008aa4:	d0f0      	beq.n	8008a88 <HAL_RCC_OscConfig+0xcc>
 8008aa6:	e015      	b.n	8008ad4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008aa8:	f7ff fcd8 	bl	800845c <HAL_GetTick>
 8008aac:	0003      	movs	r3, r0
 8008aae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008ab0:	e008      	b.n	8008ac4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ab2:	f7ff fcd3 	bl	800845c <HAL_GetTick>
 8008ab6:	0002      	movs	r2, r0
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	1ad3      	subs	r3, r2, r3
 8008abc:	2b64      	cmp	r3, #100	; 0x64
 8008abe:	d901      	bls.n	8008ac4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	e283      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008ac4:	4b88      	ldr	r3, [pc, #544]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008ac6:	681a      	ldr	r2, [r3, #0]
 8008ac8:	2380      	movs	r3, #128	; 0x80
 8008aca:	029b      	lsls	r3, r3, #10
 8008acc:	4013      	ands	r3, r2
 8008ace:	d1f0      	bne.n	8008ab2 <HAL_RCC_OscConfig+0xf6>
 8008ad0:	e000      	b.n	8008ad4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ad2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2202      	movs	r2, #2
 8008ada:	4013      	ands	r3, r2
 8008adc:	d100      	bne.n	8008ae0 <HAL_RCC_OscConfig+0x124>
 8008ade:	e099      	b.n	8008c14 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008ae0:	4b81      	ldr	r3, [pc, #516]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	2238      	movs	r2, #56	; 0x38
 8008ae6:	4013      	ands	r3, r2
 8008ae8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008aea:	4b7f      	ldr	r3, [pc, #508]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008aec:	68db      	ldr	r3, [r3, #12]
 8008aee:	2203      	movs	r2, #3
 8008af0:	4013      	ands	r3, r2
 8008af2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8008af4:	69bb      	ldr	r3, [r7, #24]
 8008af6:	2b10      	cmp	r3, #16
 8008af8:	d102      	bne.n	8008b00 <HAL_RCC_OscConfig+0x144>
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	2b02      	cmp	r3, #2
 8008afe:	d002      	beq.n	8008b06 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8008b00:	69bb      	ldr	r3, [r7, #24]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d135      	bne.n	8008b72 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008b06:	4b78      	ldr	r3, [pc, #480]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	2380      	movs	r3, #128	; 0x80
 8008b0c:	00db      	lsls	r3, r3, #3
 8008b0e:	4013      	ands	r3, r2
 8008b10:	d005      	beq.n	8008b1e <HAL_RCC_OscConfig+0x162>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d101      	bne.n	8008b1e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e256      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b1e:	4b72      	ldr	r3, [pc, #456]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	4a74      	ldr	r2, [pc, #464]	; (8008cf4 <HAL_RCC_OscConfig+0x338>)
 8008b24:	4013      	ands	r3, r2
 8008b26:	0019      	movs	r1, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	695b      	ldr	r3, [r3, #20]
 8008b2c:	021a      	lsls	r2, r3, #8
 8008b2e:	4b6e      	ldr	r3, [pc, #440]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b30:	430a      	orrs	r2, r1
 8008b32:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d112      	bne.n	8008b60 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008b3a:	4b6b      	ldr	r3, [pc, #428]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	4a6e      	ldr	r2, [pc, #440]	; (8008cf8 <HAL_RCC_OscConfig+0x33c>)
 8008b40:	4013      	ands	r3, r2
 8008b42:	0019      	movs	r1, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	691a      	ldr	r2, [r3, #16]
 8008b48:	4b67      	ldr	r3, [pc, #412]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b4a:	430a      	orrs	r2, r1
 8008b4c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8008b4e:	4b66      	ldr	r3, [pc, #408]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	0adb      	lsrs	r3, r3, #11
 8008b54:	2207      	movs	r2, #7
 8008b56:	4013      	ands	r3, r2
 8008b58:	4a68      	ldr	r2, [pc, #416]	; (8008cfc <HAL_RCC_OscConfig+0x340>)
 8008b5a:	40da      	lsrs	r2, r3
 8008b5c:	4b68      	ldr	r3, [pc, #416]	; (8008d00 <HAL_RCC_OscConfig+0x344>)
 8008b5e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008b60:	4b68      	ldr	r3, [pc, #416]	; (8008d04 <HAL_RCC_OscConfig+0x348>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	0018      	movs	r0, r3
 8008b66:	f7ff fc1d 	bl	80083a4 <HAL_InitTick>
 8008b6a:	1e03      	subs	r3, r0, #0
 8008b6c:	d051      	beq.n	8008c12 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	e22c      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d030      	beq.n	8008bdc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008b7a:	4b5b      	ldr	r3, [pc, #364]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	4a5e      	ldr	r2, [pc, #376]	; (8008cf8 <HAL_RCC_OscConfig+0x33c>)
 8008b80:	4013      	ands	r3, r2
 8008b82:	0019      	movs	r1, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	691a      	ldr	r2, [r3, #16]
 8008b88:	4b57      	ldr	r3, [pc, #348]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b8a:	430a      	orrs	r2, r1
 8008b8c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8008b8e:	4b56      	ldr	r3, [pc, #344]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	4b55      	ldr	r3, [pc, #340]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008b94:	2180      	movs	r1, #128	; 0x80
 8008b96:	0049      	lsls	r1, r1, #1
 8008b98:	430a      	orrs	r2, r1
 8008b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b9c:	f7ff fc5e 	bl	800845c <HAL_GetTick>
 8008ba0:	0003      	movs	r3, r0
 8008ba2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008ba4:	e008      	b.n	8008bb8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ba6:	f7ff fc59 	bl	800845c <HAL_GetTick>
 8008baa:	0002      	movs	r2, r0
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	1ad3      	subs	r3, r2, r3
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	d901      	bls.n	8008bb8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008bb4:	2303      	movs	r3, #3
 8008bb6:	e209      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008bb8:	4b4b      	ldr	r3, [pc, #300]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	2380      	movs	r3, #128	; 0x80
 8008bbe:	00db      	lsls	r3, r3, #3
 8008bc0:	4013      	ands	r3, r2
 8008bc2:	d0f0      	beq.n	8008ba6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008bc4:	4b48      	ldr	r3, [pc, #288]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	4a4a      	ldr	r2, [pc, #296]	; (8008cf4 <HAL_RCC_OscConfig+0x338>)
 8008bca:	4013      	ands	r3, r2
 8008bcc:	0019      	movs	r1, r3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	695b      	ldr	r3, [r3, #20]
 8008bd2:	021a      	lsls	r2, r3, #8
 8008bd4:	4b44      	ldr	r3, [pc, #272]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008bd6:	430a      	orrs	r2, r1
 8008bd8:	605a      	str	r2, [r3, #4]
 8008bda:	e01b      	b.n	8008c14 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8008bdc:	4b42      	ldr	r3, [pc, #264]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	4b41      	ldr	r3, [pc, #260]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008be2:	4949      	ldr	r1, [pc, #292]	; (8008d08 <HAL_RCC_OscConfig+0x34c>)
 8008be4:	400a      	ands	r2, r1
 8008be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008be8:	f7ff fc38 	bl	800845c <HAL_GetTick>
 8008bec:	0003      	movs	r3, r0
 8008bee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008bf0:	e008      	b.n	8008c04 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008bf2:	f7ff fc33 	bl	800845c <HAL_GetTick>
 8008bf6:	0002      	movs	r2, r0
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	2b02      	cmp	r3, #2
 8008bfe:	d901      	bls.n	8008c04 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008c00:	2303      	movs	r3, #3
 8008c02:	e1e3      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c04:	4b38      	ldr	r3, [pc, #224]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	2380      	movs	r3, #128	; 0x80
 8008c0a:	00db      	lsls	r3, r3, #3
 8008c0c:	4013      	ands	r3, r2
 8008c0e:	d1f0      	bne.n	8008bf2 <HAL_RCC_OscConfig+0x236>
 8008c10:	e000      	b.n	8008c14 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c12:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	2208      	movs	r2, #8
 8008c1a:	4013      	ands	r3, r2
 8008c1c:	d047      	beq.n	8008cae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008c1e:	4b32      	ldr	r3, [pc, #200]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	2238      	movs	r2, #56	; 0x38
 8008c24:	4013      	ands	r3, r2
 8008c26:	2b18      	cmp	r3, #24
 8008c28:	d10a      	bne.n	8008c40 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008c2a:	4b2f      	ldr	r3, [pc, #188]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c2e:	2202      	movs	r2, #2
 8008c30:	4013      	ands	r3, r2
 8008c32:	d03c      	beq.n	8008cae <HAL_RCC_OscConfig+0x2f2>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d138      	bne.n	8008cae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e1c5      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	699b      	ldr	r3, [r3, #24]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d019      	beq.n	8008c7c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8008c48:	4b27      	ldr	r3, [pc, #156]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c4a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008c4c:	4b26      	ldr	r3, [pc, #152]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c4e:	2101      	movs	r1, #1
 8008c50:	430a      	orrs	r2, r1
 8008c52:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c54:	f7ff fc02 	bl	800845c <HAL_GetTick>
 8008c58:	0003      	movs	r3, r0
 8008c5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008c5c:	e008      	b.n	8008c70 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c5e:	f7ff fbfd 	bl	800845c <HAL_GetTick>
 8008c62:	0002      	movs	r2, r0
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	1ad3      	subs	r3, r2, r3
 8008c68:	2b02      	cmp	r3, #2
 8008c6a:	d901      	bls.n	8008c70 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	e1ad      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008c70:	4b1d      	ldr	r3, [pc, #116]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c74:	2202      	movs	r2, #2
 8008c76:	4013      	ands	r3, r2
 8008c78:	d0f1      	beq.n	8008c5e <HAL_RCC_OscConfig+0x2a2>
 8008c7a:	e018      	b.n	8008cae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8008c7c:	4b1a      	ldr	r3, [pc, #104]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c7e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008c80:	4b19      	ldr	r3, [pc, #100]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008c82:	2101      	movs	r1, #1
 8008c84:	438a      	bics	r2, r1
 8008c86:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c88:	f7ff fbe8 	bl	800845c <HAL_GetTick>
 8008c8c:	0003      	movs	r3, r0
 8008c8e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008c90:	e008      	b.n	8008ca4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c92:	f7ff fbe3 	bl	800845c <HAL_GetTick>
 8008c96:	0002      	movs	r2, r0
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	1ad3      	subs	r3, r2, r3
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d901      	bls.n	8008ca4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e193      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008ca4:	4b10      	ldr	r3, [pc, #64]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008ca6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ca8:	2202      	movs	r2, #2
 8008caa:	4013      	ands	r3, r2
 8008cac:	d1f1      	bne.n	8008c92 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	2204      	movs	r2, #4
 8008cb4:	4013      	ands	r3, r2
 8008cb6:	d100      	bne.n	8008cba <HAL_RCC_OscConfig+0x2fe>
 8008cb8:	e0c6      	b.n	8008e48 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008cba:	231f      	movs	r3, #31
 8008cbc:	18fb      	adds	r3, r7, r3
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008cc2:	4b09      	ldr	r3, [pc, #36]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	2238      	movs	r2, #56	; 0x38
 8008cc8:	4013      	ands	r3, r2
 8008cca:	2b20      	cmp	r3, #32
 8008ccc:	d11e      	bne.n	8008d0c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008cce:	4b06      	ldr	r3, [pc, #24]	; (8008ce8 <HAL_RCC_OscConfig+0x32c>)
 8008cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	4013      	ands	r3, r2
 8008cd6:	d100      	bne.n	8008cda <HAL_RCC_OscConfig+0x31e>
 8008cd8:	e0b6      	b.n	8008e48 <HAL_RCC_OscConfig+0x48c>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	689b      	ldr	r3, [r3, #8]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d000      	beq.n	8008ce4 <HAL_RCC_OscConfig+0x328>
 8008ce2:	e0b1      	b.n	8008e48 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e171      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
 8008ce8:	40021000 	.word	0x40021000
 8008cec:	fffeffff 	.word	0xfffeffff
 8008cf0:	fffbffff 	.word	0xfffbffff
 8008cf4:	ffff80ff 	.word	0xffff80ff
 8008cf8:	ffffc7ff 	.word	0xffffc7ff
 8008cfc:	00f42400 	.word	0x00f42400
 8008d00:	20000000 	.word	0x20000000
 8008d04:	20000004 	.word	0x20000004
 8008d08:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008d0c:	4bb1      	ldr	r3, [pc, #708]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008d0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d10:	2380      	movs	r3, #128	; 0x80
 8008d12:	055b      	lsls	r3, r3, #21
 8008d14:	4013      	ands	r3, r2
 8008d16:	d101      	bne.n	8008d1c <HAL_RCC_OscConfig+0x360>
 8008d18:	2301      	movs	r3, #1
 8008d1a:	e000      	b.n	8008d1e <HAL_RCC_OscConfig+0x362>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d011      	beq.n	8008d46 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008d22:	4bac      	ldr	r3, [pc, #688]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008d24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d26:	4bab      	ldr	r3, [pc, #684]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008d28:	2180      	movs	r1, #128	; 0x80
 8008d2a:	0549      	lsls	r1, r1, #21
 8008d2c:	430a      	orrs	r2, r1
 8008d2e:	63da      	str	r2, [r3, #60]	; 0x3c
 8008d30:	4ba8      	ldr	r3, [pc, #672]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008d32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d34:	2380      	movs	r3, #128	; 0x80
 8008d36:	055b      	lsls	r3, r3, #21
 8008d38:	4013      	ands	r3, r2
 8008d3a:	60fb      	str	r3, [r7, #12]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008d3e:	231f      	movs	r3, #31
 8008d40:	18fb      	adds	r3, r7, r3
 8008d42:	2201      	movs	r2, #1
 8008d44:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d46:	4ba4      	ldr	r3, [pc, #656]	; (8008fd8 <HAL_RCC_OscConfig+0x61c>)
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	2380      	movs	r3, #128	; 0x80
 8008d4c:	005b      	lsls	r3, r3, #1
 8008d4e:	4013      	ands	r3, r2
 8008d50:	d11a      	bne.n	8008d88 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d52:	4ba1      	ldr	r3, [pc, #644]	; (8008fd8 <HAL_RCC_OscConfig+0x61c>)
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	4ba0      	ldr	r3, [pc, #640]	; (8008fd8 <HAL_RCC_OscConfig+0x61c>)
 8008d58:	2180      	movs	r1, #128	; 0x80
 8008d5a:	0049      	lsls	r1, r1, #1
 8008d5c:	430a      	orrs	r2, r1
 8008d5e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008d60:	f7ff fb7c 	bl	800845c <HAL_GetTick>
 8008d64:	0003      	movs	r3, r0
 8008d66:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d68:	e008      	b.n	8008d7c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d6a:	f7ff fb77 	bl	800845c <HAL_GetTick>
 8008d6e:	0002      	movs	r2, r0
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	1ad3      	subs	r3, r2, r3
 8008d74:	2b02      	cmp	r3, #2
 8008d76:	d901      	bls.n	8008d7c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8008d78:	2303      	movs	r3, #3
 8008d7a:	e127      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d7c:	4b96      	ldr	r3, [pc, #600]	; (8008fd8 <HAL_RCC_OscConfig+0x61c>)
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	2380      	movs	r3, #128	; 0x80
 8008d82:	005b      	lsls	r3, r3, #1
 8008d84:	4013      	ands	r3, r2
 8008d86:	d0f0      	beq.n	8008d6a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d106      	bne.n	8008d9e <HAL_RCC_OscConfig+0x3e2>
 8008d90:	4b90      	ldr	r3, [pc, #576]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008d92:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008d94:	4b8f      	ldr	r3, [pc, #572]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008d96:	2101      	movs	r1, #1
 8008d98:	430a      	orrs	r2, r1
 8008d9a:	65da      	str	r2, [r3, #92]	; 0x5c
 8008d9c:	e01c      	b.n	8008dd8 <HAL_RCC_OscConfig+0x41c>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	689b      	ldr	r3, [r3, #8]
 8008da2:	2b05      	cmp	r3, #5
 8008da4:	d10c      	bne.n	8008dc0 <HAL_RCC_OscConfig+0x404>
 8008da6:	4b8b      	ldr	r3, [pc, #556]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008da8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008daa:	4b8a      	ldr	r3, [pc, #552]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008dac:	2104      	movs	r1, #4
 8008dae:	430a      	orrs	r2, r1
 8008db0:	65da      	str	r2, [r3, #92]	; 0x5c
 8008db2:	4b88      	ldr	r3, [pc, #544]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008db4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008db6:	4b87      	ldr	r3, [pc, #540]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008db8:	2101      	movs	r1, #1
 8008dba:	430a      	orrs	r2, r1
 8008dbc:	65da      	str	r2, [r3, #92]	; 0x5c
 8008dbe:	e00b      	b.n	8008dd8 <HAL_RCC_OscConfig+0x41c>
 8008dc0:	4b84      	ldr	r3, [pc, #528]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008dc2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008dc4:	4b83      	ldr	r3, [pc, #524]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	438a      	bics	r2, r1
 8008dca:	65da      	str	r2, [r3, #92]	; 0x5c
 8008dcc:	4b81      	ldr	r3, [pc, #516]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008dce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008dd0:	4b80      	ldr	r3, [pc, #512]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008dd2:	2104      	movs	r1, #4
 8008dd4:	438a      	bics	r2, r1
 8008dd6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d014      	beq.n	8008e0a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008de0:	f7ff fb3c 	bl	800845c <HAL_GetTick>
 8008de4:	0003      	movs	r3, r0
 8008de6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008de8:	e009      	b.n	8008dfe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008dea:	f7ff fb37 	bl	800845c <HAL_GetTick>
 8008dee:	0002      	movs	r2, r0
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	1ad3      	subs	r3, r2, r3
 8008df4:	4a79      	ldr	r2, [pc, #484]	; (8008fdc <HAL_RCC_OscConfig+0x620>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d901      	bls.n	8008dfe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e0e6      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008dfe:	4b75      	ldr	r3, [pc, #468]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e02:	2202      	movs	r2, #2
 8008e04:	4013      	ands	r3, r2
 8008e06:	d0f0      	beq.n	8008dea <HAL_RCC_OscConfig+0x42e>
 8008e08:	e013      	b.n	8008e32 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e0a:	f7ff fb27 	bl	800845c <HAL_GetTick>
 8008e0e:	0003      	movs	r3, r0
 8008e10:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e12:	e009      	b.n	8008e28 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e14:	f7ff fb22 	bl	800845c <HAL_GetTick>
 8008e18:	0002      	movs	r2, r0
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	1ad3      	subs	r3, r2, r3
 8008e1e:	4a6f      	ldr	r2, [pc, #444]	; (8008fdc <HAL_RCC_OscConfig+0x620>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d901      	bls.n	8008e28 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e0d1      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e28:	4b6a      	ldr	r3, [pc, #424]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	4013      	ands	r3, r2
 8008e30:	d1f0      	bne.n	8008e14 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008e32:	231f      	movs	r3, #31
 8008e34:	18fb      	adds	r3, r7, r3
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d105      	bne.n	8008e48 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008e3c:	4b65      	ldr	r3, [pc, #404]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e40:	4b64      	ldr	r3, [pc, #400]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e42:	4967      	ldr	r1, [pc, #412]	; (8008fe0 <HAL_RCC_OscConfig+0x624>)
 8008e44:	400a      	ands	r2, r1
 8008e46:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	69db      	ldr	r3, [r3, #28]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d100      	bne.n	8008e52 <HAL_RCC_OscConfig+0x496>
 8008e50:	e0bb      	b.n	8008fca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e52:	4b60      	ldr	r3, [pc, #384]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	2238      	movs	r2, #56	; 0x38
 8008e58:	4013      	ands	r3, r2
 8008e5a:	2b10      	cmp	r3, #16
 8008e5c:	d100      	bne.n	8008e60 <HAL_RCC_OscConfig+0x4a4>
 8008e5e:	e07b      	b.n	8008f58 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	69db      	ldr	r3, [r3, #28]
 8008e64:	2b02      	cmp	r3, #2
 8008e66:	d156      	bne.n	8008f16 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e68:	4b5a      	ldr	r3, [pc, #360]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	4b59      	ldr	r3, [pc, #356]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e6e:	495d      	ldr	r1, [pc, #372]	; (8008fe4 <HAL_RCC_OscConfig+0x628>)
 8008e70:	400a      	ands	r2, r1
 8008e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e74:	f7ff faf2 	bl	800845c <HAL_GetTick>
 8008e78:	0003      	movs	r3, r0
 8008e7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e7c:	e008      	b.n	8008e90 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e7e:	f7ff faed 	bl	800845c <HAL_GetTick>
 8008e82:	0002      	movs	r2, r0
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d901      	bls.n	8008e90 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e09d      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e90:	4b50      	ldr	r3, [pc, #320]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	2380      	movs	r3, #128	; 0x80
 8008e96:	049b      	lsls	r3, r3, #18
 8008e98:	4013      	ands	r3, r2
 8008e9a:	d1f0      	bne.n	8008e7e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008e9c:	4b4d      	ldr	r3, [pc, #308]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	4a51      	ldr	r2, [pc, #324]	; (8008fe8 <HAL_RCC_OscConfig+0x62c>)
 8008ea2:	4013      	ands	r3, r2
 8008ea4:	0019      	movs	r1, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a1a      	ldr	r2, [r3, #32]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eae:	431a      	orrs	r2, r3
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eb4:	021b      	lsls	r3, r3, #8
 8008eb6:	431a      	orrs	r2, r3
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ebc:	431a      	orrs	r2, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ec2:	431a      	orrs	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	4b42      	ldr	r3, [pc, #264]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008ecc:	430a      	orrs	r2, r1
 8008ece:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ed0:	4b40      	ldr	r3, [pc, #256]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	4b3f      	ldr	r3, [pc, #252]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008ed6:	2180      	movs	r1, #128	; 0x80
 8008ed8:	0449      	lsls	r1, r1, #17
 8008eda:	430a      	orrs	r2, r1
 8008edc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008ede:	4b3d      	ldr	r3, [pc, #244]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008ee0:	68da      	ldr	r2, [r3, #12]
 8008ee2:	4b3c      	ldr	r3, [pc, #240]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008ee4:	2180      	movs	r1, #128	; 0x80
 8008ee6:	0549      	lsls	r1, r1, #21
 8008ee8:	430a      	orrs	r2, r1
 8008eea:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008eec:	f7ff fab6 	bl	800845c <HAL_GetTick>
 8008ef0:	0003      	movs	r3, r0
 8008ef2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ef4:	e008      	b.n	8008f08 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ef6:	f7ff fab1 	bl	800845c <HAL_GetTick>
 8008efa:	0002      	movs	r2, r0
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	1ad3      	subs	r3, r2, r3
 8008f00:	2b02      	cmp	r3, #2
 8008f02:	d901      	bls.n	8008f08 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8008f04:	2303      	movs	r3, #3
 8008f06:	e061      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f08:	4b32      	ldr	r3, [pc, #200]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	2380      	movs	r3, #128	; 0x80
 8008f0e:	049b      	lsls	r3, r3, #18
 8008f10:	4013      	ands	r3, r2
 8008f12:	d0f0      	beq.n	8008ef6 <HAL_RCC_OscConfig+0x53a>
 8008f14:	e059      	b.n	8008fca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f16:	4b2f      	ldr	r3, [pc, #188]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	4b2e      	ldr	r3, [pc, #184]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008f1c:	4931      	ldr	r1, [pc, #196]	; (8008fe4 <HAL_RCC_OscConfig+0x628>)
 8008f1e:	400a      	ands	r2, r1
 8008f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f22:	f7ff fa9b 	bl	800845c <HAL_GetTick>
 8008f26:	0003      	movs	r3, r0
 8008f28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f2a:	e008      	b.n	8008f3e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f2c:	f7ff fa96 	bl	800845c <HAL_GetTick>
 8008f30:	0002      	movs	r2, r0
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	1ad3      	subs	r3, r2, r3
 8008f36:	2b02      	cmp	r3, #2
 8008f38:	d901      	bls.n	8008f3e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8008f3a:	2303      	movs	r3, #3
 8008f3c:	e046      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f3e:	4b25      	ldr	r3, [pc, #148]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	2380      	movs	r3, #128	; 0x80
 8008f44:	049b      	lsls	r3, r3, #18
 8008f46:	4013      	ands	r3, r2
 8008f48:	d1f0      	bne.n	8008f2c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8008f4a:	4b22      	ldr	r3, [pc, #136]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	4b21      	ldr	r3, [pc, #132]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008f50:	4926      	ldr	r1, [pc, #152]	; (8008fec <HAL_RCC_OscConfig+0x630>)
 8008f52:	400a      	ands	r2, r1
 8008f54:	60da      	str	r2, [r3, #12]
 8008f56:	e038      	b.n	8008fca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	69db      	ldr	r3, [r3, #28]
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d101      	bne.n	8008f64 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8008f60:	2301      	movs	r3, #1
 8008f62:	e033      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008f64:	4b1b      	ldr	r3, [pc, #108]	; (8008fd4 <HAL_RCC_OscConfig+0x618>)
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	2203      	movs	r2, #3
 8008f6e:	401a      	ands	r2, r3
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d126      	bne.n	8008fc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	2270      	movs	r2, #112	; 0x70
 8008f7c:	401a      	ands	r2, r3
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d11f      	bne.n	8008fc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	23fe      	movs	r3, #254	; 0xfe
 8008f8a:	01db      	lsls	r3, r3, #7
 8008f8c:	401a      	ands	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f92:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d116      	bne.n	8008fc6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	23f8      	movs	r3, #248	; 0xf8
 8008f9c:	039b      	lsls	r3, r3, #14
 8008f9e:	401a      	ands	r2, r3
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d10e      	bne.n	8008fc6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	23e0      	movs	r3, #224	; 0xe0
 8008fac:	051b      	lsls	r3, r3, #20
 8008fae:	401a      	ands	r2, r3
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d106      	bne.n	8008fc6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	0f5b      	lsrs	r3, r3, #29
 8008fbc:	075a      	lsls	r2, r3, #29
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d001      	beq.n	8008fca <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e000      	b.n	8008fcc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	0018      	movs	r0, r3
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	b008      	add	sp, #32
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	40021000 	.word	0x40021000
 8008fd8:	40007000 	.word	0x40007000
 8008fdc:	00001388 	.word	0x00001388
 8008fe0:	efffffff 	.word	0xefffffff
 8008fe4:	feffffff 	.word	0xfeffffff
 8008fe8:	11c1808c 	.word	0x11c1808c
 8008fec:	eefefffc 	.word	0xeefefffc

08008ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d101      	bne.n	8009004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	e0e9      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009004:	4b76      	ldr	r3, [pc, #472]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2207      	movs	r2, #7
 800900a:	4013      	ands	r3, r2
 800900c:	683a      	ldr	r2, [r7, #0]
 800900e:	429a      	cmp	r2, r3
 8009010:	d91e      	bls.n	8009050 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009012:	4b73      	ldr	r3, [pc, #460]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2207      	movs	r2, #7
 8009018:	4393      	bics	r3, r2
 800901a:	0019      	movs	r1, r3
 800901c:	4b70      	ldr	r3, [pc, #448]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 800901e:	683a      	ldr	r2, [r7, #0]
 8009020:	430a      	orrs	r2, r1
 8009022:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009024:	f7ff fa1a 	bl	800845c <HAL_GetTick>
 8009028:	0003      	movs	r3, r0
 800902a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800902c:	e009      	b.n	8009042 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800902e:	f7ff fa15 	bl	800845c <HAL_GetTick>
 8009032:	0002      	movs	r2, r0
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	1ad3      	subs	r3, r2, r3
 8009038:	4a6a      	ldr	r2, [pc, #424]	; (80091e4 <HAL_RCC_ClockConfig+0x1f4>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d901      	bls.n	8009042 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800903e:	2303      	movs	r3, #3
 8009040:	e0ca      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009042:	4b67      	ldr	r3, [pc, #412]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2207      	movs	r2, #7
 8009048:	4013      	ands	r3, r2
 800904a:	683a      	ldr	r2, [r7, #0]
 800904c:	429a      	cmp	r2, r3
 800904e:	d1ee      	bne.n	800902e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2202      	movs	r2, #2
 8009056:	4013      	ands	r3, r2
 8009058:	d015      	beq.n	8009086 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2204      	movs	r2, #4
 8009060:	4013      	ands	r3, r2
 8009062:	d006      	beq.n	8009072 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009064:	4b60      	ldr	r3, [pc, #384]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 8009066:	689a      	ldr	r2, [r3, #8]
 8009068:	4b5f      	ldr	r3, [pc, #380]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 800906a:	21e0      	movs	r1, #224	; 0xe0
 800906c:	01c9      	lsls	r1, r1, #7
 800906e:	430a      	orrs	r2, r1
 8009070:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009072:	4b5d      	ldr	r3, [pc, #372]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 8009074:	689b      	ldr	r3, [r3, #8]
 8009076:	4a5d      	ldr	r2, [pc, #372]	; (80091ec <HAL_RCC_ClockConfig+0x1fc>)
 8009078:	4013      	ands	r3, r2
 800907a:	0019      	movs	r1, r3
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	689a      	ldr	r2, [r3, #8]
 8009080:	4b59      	ldr	r3, [pc, #356]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 8009082:	430a      	orrs	r2, r1
 8009084:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	2201      	movs	r2, #1
 800908c:	4013      	ands	r3, r2
 800908e:	d057      	beq.n	8009140 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	2b01      	cmp	r3, #1
 8009096:	d107      	bne.n	80090a8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009098:	4b53      	ldr	r3, [pc, #332]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	2380      	movs	r3, #128	; 0x80
 800909e:	029b      	lsls	r3, r3, #10
 80090a0:	4013      	ands	r3, r2
 80090a2:	d12b      	bne.n	80090fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090a4:	2301      	movs	r3, #1
 80090a6:	e097      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	2b02      	cmp	r3, #2
 80090ae:	d107      	bne.n	80090c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80090b0:	4b4d      	ldr	r3, [pc, #308]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	2380      	movs	r3, #128	; 0x80
 80090b6:	049b      	lsls	r3, r3, #18
 80090b8:	4013      	ands	r3, r2
 80090ba:	d11f      	bne.n	80090fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	e08b      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d107      	bne.n	80090d8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090c8:	4b47      	ldr	r3, [pc, #284]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	2380      	movs	r3, #128	; 0x80
 80090ce:	00db      	lsls	r3, r3, #3
 80090d0:	4013      	ands	r3, r2
 80090d2:	d113      	bne.n	80090fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090d4:	2301      	movs	r3, #1
 80090d6:	e07f      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	2b03      	cmp	r3, #3
 80090de:	d106      	bne.n	80090ee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80090e0:	4b41      	ldr	r3, [pc, #260]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 80090e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090e4:	2202      	movs	r2, #2
 80090e6:	4013      	ands	r3, r2
 80090e8:	d108      	bne.n	80090fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090ea:	2301      	movs	r3, #1
 80090ec:	e074      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090ee:	4b3e      	ldr	r3, [pc, #248]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 80090f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090f2:	2202      	movs	r2, #2
 80090f4:	4013      	ands	r3, r2
 80090f6:	d101      	bne.n	80090fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e06d      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80090fc:	4b3a      	ldr	r3, [pc, #232]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 80090fe:	689b      	ldr	r3, [r3, #8]
 8009100:	2207      	movs	r2, #7
 8009102:	4393      	bics	r3, r2
 8009104:	0019      	movs	r1, r3
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	685a      	ldr	r2, [r3, #4]
 800910a:	4b37      	ldr	r3, [pc, #220]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 800910c:	430a      	orrs	r2, r1
 800910e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009110:	f7ff f9a4 	bl	800845c <HAL_GetTick>
 8009114:	0003      	movs	r3, r0
 8009116:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009118:	e009      	b.n	800912e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800911a:	f7ff f99f 	bl	800845c <HAL_GetTick>
 800911e:	0002      	movs	r2, r0
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	4a2f      	ldr	r2, [pc, #188]	; (80091e4 <HAL_RCC_ClockConfig+0x1f4>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d901      	bls.n	800912e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800912a:	2303      	movs	r3, #3
 800912c:	e054      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800912e:	4b2e      	ldr	r3, [pc, #184]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	2238      	movs	r2, #56	; 0x38
 8009134:	401a      	ands	r2, r3
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	00db      	lsls	r3, r3, #3
 800913c:	429a      	cmp	r2, r3
 800913e:	d1ec      	bne.n	800911a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009140:	4b27      	ldr	r3, [pc, #156]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	2207      	movs	r2, #7
 8009146:	4013      	ands	r3, r2
 8009148:	683a      	ldr	r2, [r7, #0]
 800914a:	429a      	cmp	r2, r3
 800914c:	d21e      	bcs.n	800918c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800914e:	4b24      	ldr	r3, [pc, #144]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2207      	movs	r2, #7
 8009154:	4393      	bics	r3, r2
 8009156:	0019      	movs	r1, r3
 8009158:	4b21      	ldr	r3, [pc, #132]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 800915a:	683a      	ldr	r2, [r7, #0]
 800915c:	430a      	orrs	r2, r1
 800915e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009160:	f7ff f97c 	bl	800845c <HAL_GetTick>
 8009164:	0003      	movs	r3, r0
 8009166:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009168:	e009      	b.n	800917e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800916a:	f7ff f977 	bl	800845c <HAL_GetTick>
 800916e:	0002      	movs	r2, r0
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	1ad3      	subs	r3, r2, r3
 8009174:	4a1b      	ldr	r2, [pc, #108]	; (80091e4 <HAL_RCC_ClockConfig+0x1f4>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d901      	bls.n	800917e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800917a:	2303      	movs	r3, #3
 800917c:	e02c      	b.n	80091d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800917e:	4b18      	ldr	r3, [pc, #96]	; (80091e0 <HAL_RCC_ClockConfig+0x1f0>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2207      	movs	r2, #7
 8009184:	4013      	ands	r3, r2
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	429a      	cmp	r2, r3
 800918a:	d1ee      	bne.n	800916a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	2204      	movs	r2, #4
 8009192:	4013      	ands	r3, r2
 8009194:	d009      	beq.n	80091aa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8009196:	4b14      	ldr	r3, [pc, #80]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	4a15      	ldr	r2, [pc, #84]	; (80091f0 <HAL_RCC_ClockConfig+0x200>)
 800919c:	4013      	ands	r3, r2
 800919e:	0019      	movs	r1, r3
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	68da      	ldr	r2, [r3, #12]
 80091a4:	4b10      	ldr	r3, [pc, #64]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 80091a6:	430a      	orrs	r2, r1
 80091a8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80091aa:	f000 f829 	bl	8009200 <HAL_RCC_GetSysClockFreq>
 80091ae:	0001      	movs	r1, r0
 80091b0:	4b0d      	ldr	r3, [pc, #52]	; (80091e8 <HAL_RCC_ClockConfig+0x1f8>)
 80091b2:	689b      	ldr	r3, [r3, #8]
 80091b4:	0a1b      	lsrs	r3, r3, #8
 80091b6:	220f      	movs	r2, #15
 80091b8:	401a      	ands	r2, r3
 80091ba:	4b0e      	ldr	r3, [pc, #56]	; (80091f4 <HAL_RCC_ClockConfig+0x204>)
 80091bc:	0092      	lsls	r2, r2, #2
 80091be:	58d3      	ldr	r3, [r2, r3]
 80091c0:	221f      	movs	r2, #31
 80091c2:	4013      	ands	r3, r2
 80091c4:	000a      	movs	r2, r1
 80091c6:	40da      	lsrs	r2, r3
 80091c8:	4b0b      	ldr	r3, [pc, #44]	; (80091f8 <HAL_RCC_ClockConfig+0x208>)
 80091ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80091cc:	4b0b      	ldr	r3, [pc, #44]	; (80091fc <HAL_RCC_ClockConfig+0x20c>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	0018      	movs	r0, r3
 80091d2:	f7ff f8e7 	bl	80083a4 <HAL_InitTick>
 80091d6:	0003      	movs	r3, r0
}
 80091d8:	0018      	movs	r0, r3
 80091da:	46bd      	mov	sp, r7
 80091dc:	b004      	add	sp, #16
 80091de:	bd80      	pop	{r7, pc}
 80091e0:	40022000 	.word	0x40022000
 80091e4:	00001388 	.word	0x00001388
 80091e8:	40021000 	.word	0x40021000
 80091ec:	fffff0ff 	.word	0xfffff0ff
 80091f0:	ffff8fff 	.word	0xffff8fff
 80091f4:	0800b55c 	.word	0x0800b55c
 80091f8:	20000000 	.word	0x20000000
 80091fc:	20000004 	.word	0x20000004

08009200 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b086      	sub	sp, #24
 8009204:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009206:	4b3c      	ldr	r3, [pc, #240]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	2238      	movs	r2, #56	; 0x38
 800920c:	4013      	ands	r3, r2
 800920e:	d10f      	bne.n	8009230 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8009210:	4b39      	ldr	r3, [pc, #228]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	0adb      	lsrs	r3, r3, #11
 8009216:	2207      	movs	r2, #7
 8009218:	4013      	ands	r3, r2
 800921a:	2201      	movs	r2, #1
 800921c:	409a      	lsls	r2, r3
 800921e:	0013      	movs	r3, r2
 8009220:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8009222:	6839      	ldr	r1, [r7, #0]
 8009224:	4835      	ldr	r0, [pc, #212]	; (80092fc <HAL_RCC_GetSysClockFreq+0xfc>)
 8009226:	f7fe fb77 	bl	8007918 <__udivsi3>
 800922a:	0003      	movs	r3, r0
 800922c:	613b      	str	r3, [r7, #16]
 800922e:	e05d      	b.n	80092ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009230:	4b31      	ldr	r3, [pc, #196]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	2238      	movs	r2, #56	; 0x38
 8009236:	4013      	ands	r3, r2
 8009238:	2b08      	cmp	r3, #8
 800923a:	d102      	bne.n	8009242 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800923c:	4b30      	ldr	r3, [pc, #192]	; (8009300 <HAL_RCC_GetSysClockFreq+0x100>)
 800923e:	613b      	str	r3, [r7, #16]
 8009240:	e054      	b.n	80092ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009242:	4b2d      	ldr	r3, [pc, #180]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	2238      	movs	r2, #56	; 0x38
 8009248:	4013      	ands	r3, r2
 800924a:	2b10      	cmp	r3, #16
 800924c:	d138      	bne.n	80092c0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800924e:	4b2a      	ldr	r3, [pc, #168]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	2203      	movs	r2, #3
 8009254:	4013      	ands	r3, r2
 8009256:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009258:	4b27      	ldr	r3, [pc, #156]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	091b      	lsrs	r3, r3, #4
 800925e:	2207      	movs	r2, #7
 8009260:	4013      	ands	r3, r2
 8009262:	3301      	adds	r3, #1
 8009264:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	2b03      	cmp	r3, #3
 800926a:	d10d      	bne.n	8009288 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800926c:	68b9      	ldr	r1, [r7, #8]
 800926e:	4824      	ldr	r0, [pc, #144]	; (8009300 <HAL_RCC_GetSysClockFreq+0x100>)
 8009270:	f7fe fb52 	bl	8007918 <__udivsi3>
 8009274:	0003      	movs	r3, r0
 8009276:	0019      	movs	r1, r3
 8009278:	4b1f      	ldr	r3, [pc, #124]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800927a:	68db      	ldr	r3, [r3, #12]
 800927c:	0a1b      	lsrs	r3, r3, #8
 800927e:	227f      	movs	r2, #127	; 0x7f
 8009280:	4013      	ands	r3, r2
 8009282:	434b      	muls	r3, r1
 8009284:	617b      	str	r3, [r7, #20]
        break;
 8009286:	e00d      	b.n	80092a4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8009288:	68b9      	ldr	r1, [r7, #8]
 800928a:	481c      	ldr	r0, [pc, #112]	; (80092fc <HAL_RCC_GetSysClockFreq+0xfc>)
 800928c:	f7fe fb44 	bl	8007918 <__udivsi3>
 8009290:	0003      	movs	r3, r0
 8009292:	0019      	movs	r1, r3
 8009294:	4b18      	ldr	r3, [pc, #96]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	0a1b      	lsrs	r3, r3, #8
 800929a:	227f      	movs	r2, #127	; 0x7f
 800929c:	4013      	ands	r3, r2
 800929e:	434b      	muls	r3, r1
 80092a0:	617b      	str	r3, [r7, #20]
        break;
 80092a2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80092a4:	4b14      	ldr	r3, [pc, #80]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	0f5b      	lsrs	r3, r3, #29
 80092aa:	2207      	movs	r2, #7
 80092ac:	4013      	ands	r3, r2
 80092ae:	3301      	adds	r3, #1
 80092b0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80092b2:	6879      	ldr	r1, [r7, #4]
 80092b4:	6978      	ldr	r0, [r7, #20]
 80092b6:	f7fe fb2f 	bl	8007918 <__udivsi3>
 80092ba:	0003      	movs	r3, r0
 80092bc:	613b      	str	r3, [r7, #16]
 80092be:	e015      	b.n	80092ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80092c0:	4b0d      	ldr	r3, [pc, #52]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	2238      	movs	r2, #56	; 0x38
 80092c6:	4013      	ands	r3, r2
 80092c8:	2b20      	cmp	r3, #32
 80092ca:	d103      	bne.n	80092d4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80092cc:	2380      	movs	r3, #128	; 0x80
 80092ce:	021b      	lsls	r3, r3, #8
 80092d0:	613b      	str	r3, [r7, #16]
 80092d2:	e00b      	b.n	80092ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80092d4:	4b08      	ldr	r3, [pc, #32]	; (80092f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80092d6:	689b      	ldr	r3, [r3, #8]
 80092d8:	2238      	movs	r2, #56	; 0x38
 80092da:	4013      	ands	r3, r2
 80092dc:	2b18      	cmp	r3, #24
 80092de:	d103      	bne.n	80092e8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80092e0:	23fa      	movs	r3, #250	; 0xfa
 80092e2:	01db      	lsls	r3, r3, #7
 80092e4:	613b      	str	r3, [r7, #16]
 80092e6:	e001      	b.n	80092ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80092e8:	2300      	movs	r3, #0
 80092ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80092ec:	693b      	ldr	r3, [r7, #16]
}
 80092ee:	0018      	movs	r0, r3
 80092f0:	46bd      	mov	sp, r7
 80092f2:	b006      	add	sp, #24
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	46c0      	nop			; (mov r8, r8)
 80092f8:	40021000 	.word	0x40021000
 80092fc:	00f42400 	.word	0x00f42400
 8009300:	007a1200 	.word	0x007a1200

08009304 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009308:	4b02      	ldr	r3, [pc, #8]	; (8009314 <HAL_RCC_GetHCLKFreq+0x10>)
 800930a:	681b      	ldr	r3, [r3, #0]
}
 800930c:	0018      	movs	r0, r3
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	46c0      	nop			; (mov r8, r8)
 8009314:	20000000 	.word	0x20000000

08009318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009318:	b5b0      	push	{r4, r5, r7, lr}
 800931a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800931c:	f7ff fff2 	bl	8009304 <HAL_RCC_GetHCLKFreq>
 8009320:	0004      	movs	r4, r0
 8009322:	f7ff fb3f 	bl	80089a4 <LL_RCC_GetAPB1Prescaler>
 8009326:	0003      	movs	r3, r0
 8009328:	0b1a      	lsrs	r2, r3, #12
 800932a:	4b05      	ldr	r3, [pc, #20]	; (8009340 <HAL_RCC_GetPCLK1Freq+0x28>)
 800932c:	0092      	lsls	r2, r2, #2
 800932e:	58d3      	ldr	r3, [r2, r3]
 8009330:	221f      	movs	r2, #31
 8009332:	4013      	ands	r3, r2
 8009334:	40dc      	lsrs	r4, r3
 8009336:	0023      	movs	r3, r4
}
 8009338:	0018      	movs	r0, r3
 800933a:	46bd      	mov	sp, r7
 800933c:	bdb0      	pop	{r4, r5, r7, pc}
 800933e:	46c0      	nop			; (mov r8, r8)
 8009340:	0800b59c 	.word	0x0800b59c

08009344 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b086      	sub	sp, #24
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800934c:	2313      	movs	r3, #19
 800934e:	18fb      	adds	r3, r7, r3
 8009350:	2200      	movs	r2, #0
 8009352:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009354:	2312      	movs	r3, #18
 8009356:	18fb      	adds	r3, r7, r3
 8009358:	2200      	movs	r2, #0
 800935a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681a      	ldr	r2, [r3, #0]
 8009360:	2380      	movs	r3, #128	; 0x80
 8009362:	029b      	lsls	r3, r3, #10
 8009364:	4013      	ands	r3, r2
 8009366:	d100      	bne.n	800936a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8009368:	e0a3      	b.n	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800936a:	2011      	movs	r0, #17
 800936c:	183b      	adds	r3, r7, r0
 800936e:	2200      	movs	r2, #0
 8009370:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009372:	4bc3      	ldr	r3, [pc, #780]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009374:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009376:	2380      	movs	r3, #128	; 0x80
 8009378:	055b      	lsls	r3, r3, #21
 800937a:	4013      	ands	r3, r2
 800937c:	d110      	bne.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800937e:	4bc0      	ldr	r3, [pc, #768]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009380:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009382:	4bbf      	ldr	r3, [pc, #764]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009384:	2180      	movs	r1, #128	; 0x80
 8009386:	0549      	lsls	r1, r1, #21
 8009388:	430a      	orrs	r2, r1
 800938a:	63da      	str	r2, [r3, #60]	; 0x3c
 800938c:	4bbc      	ldr	r3, [pc, #752]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800938e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009390:	2380      	movs	r3, #128	; 0x80
 8009392:	055b      	lsls	r3, r3, #21
 8009394:	4013      	ands	r3, r2
 8009396:	60bb      	str	r3, [r7, #8]
 8009398:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800939a:	183b      	adds	r3, r7, r0
 800939c:	2201      	movs	r2, #1
 800939e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80093a0:	4bb8      	ldr	r3, [pc, #736]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	4bb7      	ldr	r3, [pc, #732]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80093a6:	2180      	movs	r1, #128	; 0x80
 80093a8:	0049      	lsls	r1, r1, #1
 80093aa:	430a      	orrs	r2, r1
 80093ac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80093ae:	f7ff f855 	bl	800845c <HAL_GetTick>
 80093b2:	0003      	movs	r3, r0
 80093b4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80093b6:	e00b      	b.n	80093d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80093b8:	f7ff f850 	bl	800845c <HAL_GetTick>
 80093bc:	0002      	movs	r2, r0
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	1ad3      	subs	r3, r2, r3
 80093c2:	2b02      	cmp	r3, #2
 80093c4:	d904      	bls.n	80093d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80093c6:	2313      	movs	r3, #19
 80093c8:	18fb      	adds	r3, r7, r3
 80093ca:	2203      	movs	r2, #3
 80093cc:	701a      	strb	r2, [r3, #0]
        break;
 80093ce:	e005      	b.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80093d0:	4bac      	ldr	r3, [pc, #688]	; (8009684 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	2380      	movs	r3, #128	; 0x80
 80093d6:	005b      	lsls	r3, r3, #1
 80093d8:	4013      	ands	r3, r2
 80093da:	d0ed      	beq.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80093dc:	2313      	movs	r3, #19
 80093de:	18fb      	adds	r3, r7, r3
 80093e0:	781b      	ldrb	r3, [r3, #0]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d154      	bne.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80093e6:	4ba6      	ldr	r3, [pc, #664]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80093e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80093ea:	23c0      	movs	r3, #192	; 0xc0
 80093ec:	009b      	lsls	r3, r3, #2
 80093ee:	4013      	ands	r3, r2
 80093f0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d019      	beq.n	800942c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093fc:	697a      	ldr	r2, [r7, #20]
 80093fe:	429a      	cmp	r2, r3
 8009400:	d014      	beq.n	800942c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009402:	4b9f      	ldr	r3, [pc, #636]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009406:	4aa0      	ldr	r2, [pc, #640]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8009408:	4013      	ands	r3, r2
 800940a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800940c:	4b9c      	ldr	r3, [pc, #624]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800940e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009410:	4b9b      	ldr	r3, [pc, #620]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009412:	2180      	movs	r1, #128	; 0x80
 8009414:	0249      	lsls	r1, r1, #9
 8009416:	430a      	orrs	r2, r1
 8009418:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800941a:	4b99      	ldr	r3, [pc, #612]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800941c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800941e:	4b98      	ldr	r3, [pc, #608]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009420:	499a      	ldr	r1, [pc, #616]	; (800968c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8009422:	400a      	ands	r2, r1
 8009424:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009426:	4b96      	ldr	r3, [pc, #600]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009428:	697a      	ldr	r2, [r7, #20]
 800942a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	2201      	movs	r2, #1
 8009430:	4013      	ands	r3, r2
 8009432:	d016      	beq.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009434:	f7ff f812 	bl	800845c <HAL_GetTick>
 8009438:	0003      	movs	r3, r0
 800943a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800943c:	e00c      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800943e:	f7ff f80d 	bl	800845c <HAL_GetTick>
 8009442:	0002      	movs	r2, r0
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	1ad3      	subs	r3, r2, r3
 8009448:	4a91      	ldr	r2, [pc, #580]	; (8009690 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d904      	bls.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800944e:	2313      	movs	r3, #19
 8009450:	18fb      	adds	r3, r7, r3
 8009452:	2203      	movs	r2, #3
 8009454:	701a      	strb	r2, [r3, #0]
            break;
 8009456:	e004      	b.n	8009462 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009458:	4b89      	ldr	r3, [pc, #548]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800945a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800945c:	2202      	movs	r2, #2
 800945e:	4013      	ands	r3, r2
 8009460:	d0ed      	beq.n	800943e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8009462:	2313      	movs	r3, #19
 8009464:	18fb      	adds	r3, r7, r3
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d10a      	bne.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800946c:	4b84      	ldr	r3, [pc, #528]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800946e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009470:	4a85      	ldr	r2, [pc, #532]	; (8009688 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8009472:	4013      	ands	r3, r2
 8009474:	0019      	movs	r1, r3
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800947a:	4b81      	ldr	r3, [pc, #516]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800947c:	430a      	orrs	r2, r1
 800947e:	65da      	str	r2, [r3, #92]	; 0x5c
 8009480:	e00c      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009482:	2312      	movs	r3, #18
 8009484:	18fb      	adds	r3, r7, r3
 8009486:	2213      	movs	r2, #19
 8009488:	18ba      	adds	r2, r7, r2
 800948a:	7812      	ldrb	r2, [r2, #0]
 800948c:	701a      	strb	r2, [r3, #0]
 800948e:	e005      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009490:	2312      	movs	r3, #18
 8009492:	18fb      	adds	r3, r7, r3
 8009494:	2213      	movs	r2, #19
 8009496:	18ba      	adds	r2, r7, r2
 8009498:	7812      	ldrb	r2, [r2, #0]
 800949a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800949c:	2311      	movs	r3, #17
 800949e:	18fb      	adds	r3, r7, r3
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d105      	bne.n	80094b2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094a6:	4b76      	ldr	r3, [pc, #472]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80094a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80094aa:	4b75      	ldr	r3, [pc, #468]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80094ac:	4979      	ldr	r1, [pc, #484]	; (8009694 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80094ae:	400a      	ands	r2, r1
 80094b0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	2201      	movs	r2, #1
 80094b8:	4013      	ands	r3, r2
 80094ba:	d009      	beq.n	80094d0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80094bc:	4b70      	ldr	r3, [pc, #448]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80094be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094c0:	2203      	movs	r2, #3
 80094c2:	4393      	bics	r3, r2
 80094c4:	0019      	movs	r1, r3
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	685a      	ldr	r2, [r3, #4]
 80094ca:	4b6d      	ldr	r3, [pc, #436]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80094cc:	430a      	orrs	r2, r1
 80094ce:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2202      	movs	r2, #2
 80094d6:	4013      	ands	r3, r2
 80094d8:	d009      	beq.n	80094ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80094da:	4b69      	ldr	r3, [pc, #420]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80094dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094de:	220c      	movs	r2, #12
 80094e0:	4393      	bics	r3, r2
 80094e2:	0019      	movs	r1, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	689a      	ldr	r2, [r3, #8]
 80094e8:	4b65      	ldr	r3, [pc, #404]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80094ea:	430a      	orrs	r2, r1
 80094ec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2210      	movs	r2, #16
 80094f4:	4013      	ands	r3, r2
 80094f6:	d009      	beq.n	800950c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80094f8:	4b61      	ldr	r3, [pc, #388]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80094fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094fc:	4a66      	ldr	r2, [pc, #408]	; (8009698 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80094fe:	4013      	ands	r3, r2
 8009500:	0019      	movs	r1, r3
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	68da      	ldr	r2, [r3, #12]
 8009506:	4b5e      	ldr	r3, [pc, #376]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009508:	430a      	orrs	r2, r1
 800950a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681a      	ldr	r2, [r3, #0]
 8009510:	2380      	movs	r3, #128	; 0x80
 8009512:	009b      	lsls	r3, r3, #2
 8009514:	4013      	ands	r3, r2
 8009516:	d009      	beq.n	800952c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009518:	4b59      	ldr	r3, [pc, #356]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800951a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800951c:	4a5f      	ldr	r2, [pc, #380]	; (800969c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800951e:	4013      	ands	r3, r2
 8009520:	0019      	movs	r1, r3
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	699a      	ldr	r2, [r3, #24]
 8009526:	4b56      	ldr	r3, [pc, #344]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009528:	430a      	orrs	r2, r1
 800952a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	2380      	movs	r3, #128	; 0x80
 8009532:	00db      	lsls	r3, r3, #3
 8009534:	4013      	ands	r3, r2
 8009536:	d009      	beq.n	800954c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009538:	4b51      	ldr	r3, [pc, #324]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800953a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800953c:	4a58      	ldr	r2, [pc, #352]	; (80096a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800953e:	4013      	ands	r3, r2
 8009540:	0019      	movs	r1, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	69da      	ldr	r2, [r3, #28]
 8009546:	4b4e      	ldr	r3, [pc, #312]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009548:	430a      	orrs	r2, r1
 800954a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2220      	movs	r2, #32
 8009552:	4013      	ands	r3, r2
 8009554:	d009      	beq.n	800956a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009556:	4b4a      	ldr	r3, [pc, #296]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800955a:	4a52      	ldr	r2, [pc, #328]	; (80096a4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800955c:	4013      	ands	r3, r2
 800955e:	0019      	movs	r1, r3
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	691a      	ldr	r2, [r3, #16]
 8009564:	4b46      	ldr	r3, [pc, #280]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009566:	430a      	orrs	r2, r1
 8009568:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	2380      	movs	r3, #128	; 0x80
 8009570:	01db      	lsls	r3, r3, #7
 8009572:	4013      	ands	r3, r2
 8009574:	d015      	beq.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009576:	4b42      	ldr	r3, [pc, #264]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	0899      	lsrs	r1, r3, #2
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6a1a      	ldr	r2, [r3, #32]
 8009582:	4b3f      	ldr	r3, [pc, #252]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009584:	430a      	orrs	r2, r1
 8009586:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6a1a      	ldr	r2, [r3, #32]
 800958c:	2380      	movs	r3, #128	; 0x80
 800958e:	05db      	lsls	r3, r3, #23
 8009590:	429a      	cmp	r2, r3
 8009592:	d106      	bne.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009594:	4b3a      	ldr	r3, [pc, #232]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009596:	68da      	ldr	r2, [r3, #12]
 8009598:	4b39      	ldr	r3, [pc, #228]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800959a:	2180      	movs	r1, #128	; 0x80
 800959c:	0249      	lsls	r1, r1, #9
 800959e:	430a      	orrs	r2, r1
 80095a0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	2380      	movs	r3, #128	; 0x80
 80095a8:	031b      	lsls	r3, r3, #12
 80095aa:	4013      	ands	r3, r2
 80095ac:	d009      	beq.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80095ae:	4b34      	ldr	r3, [pc, #208]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80095b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095b2:	2240      	movs	r2, #64	; 0x40
 80095b4:	4393      	bics	r3, r2
 80095b6:	0019      	movs	r1, r3
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80095bc:	4b30      	ldr	r3, [pc, #192]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80095be:	430a      	orrs	r2, r1
 80095c0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	2380      	movs	r3, #128	; 0x80
 80095c8:	039b      	lsls	r3, r3, #14
 80095ca:	4013      	ands	r3, r2
 80095cc:	d016      	beq.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80095ce:	4b2c      	ldr	r3, [pc, #176]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80095d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095d2:	4a35      	ldr	r2, [pc, #212]	; (80096a8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80095d4:	4013      	ands	r3, r2
 80095d6:	0019      	movs	r1, r3
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80095dc:	4b28      	ldr	r3, [pc, #160]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80095de:	430a      	orrs	r2, r1
 80095e0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80095e6:	2380      	movs	r3, #128	; 0x80
 80095e8:	03db      	lsls	r3, r3, #15
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d106      	bne.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80095ee:	4b24      	ldr	r3, [pc, #144]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80095f0:	68da      	ldr	r2, [r3, #12]
 80095f2:	4b23      	ldr	r3, [pc, #140]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80095f4:	2180      	movs	r1, #128	; 0x80
 80095f6:	0449      	lsls	r1, r1, #17
 80095f8:	430a      	orrs	r2, r1
 80095fa:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681a      	ldr	r2, [r3, #0]
 8009600:	2380      	movs	r3, #128	; 0x80
 8009602:	03db      	lsls	r3, r3, #15
 8009604:	4013      	ands	r3, r2
 8009606:	d016      	beq.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8009608:	4b1d      	ldr	r3, [pc, #116]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800960a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800960c:	4a27      	ldr	r2, [pc, #156]	; (80096ac <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800960e:	4013      	ands	r3, r2
 8009610:	0019      	movs	r1, r3
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009616:	4b1a      	ldr	r3, [pc, #104]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009618:	430a      	orrs	r2, r1
 800961a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009620:	2380      	movs	r3, #128	; 0x80
 8009622:	045b      	lsls	r3, r3, #17
 8009624:	429a      	cmp	r2, r3
 8009626:	d106      	bne.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8009628:	4b15      	ldr	r3, [pc, #84]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800962a:	68da      	ldr	r2, [r3, #12]
 800962c:	4b14      	ldr	r3, [pc, #80]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800962e:	2180      	movs	r1, #128	; 0x80
 8009630:	0449      	lsls	r1, r1, #17
 8009632:	430a      	orrs	r2, r1
 8009634:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	2380      	movs	r3, #128	; 0x80
 800963c:	011b      	lsls	r3, r3, #4
 800963e:	4013      	ands	r3, r2
 8009640:	d016      	beq.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8009642:	4b0f      	ldr	r3, [pc, #60]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009646:	4a1a      	ldr	r2, [pc, #104]	; (80096b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8009648:	4013      	ands	r3, r2
 800964a:	0019      	movs	r1, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	695a      	ldr	r2, [r3, #20]
 8009650:	4b0b      	ldr	r3, [pc, #44]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009652:	430a      	orrs	r2, r1
 8009654:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	695a      	ldr	r2, [r3, #20]
 800965a:	2380      	movs	r3, #128	; 0x80
 800965c:	01db      	lsls	r3, r3, #7
 800965e:	429a      	cmp	r2, r3
 8009660:	d106      	bne.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009662:	4b07      	ldr	r3, [pc, #28]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009664:	68da      	ldr	r2, [r3, #12]
 8009666:	4b06      	ldr	r3, [pc, #24]	; (8009680 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8009668:	2180      	movs	r1, #128	; 0x80
 800966a:	0249      	lsls	r1, r1, #9
 800966c:	430a      	orrs	r2, r1
 800966e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8009670:	2312      	movs	r3, #18
 8009672:	18fb      	adds	r3, r7, r3
 8009674:	781b      	ldrb	r3, [r3, #0]
}
 8009676:	0018      	movs	r0, r3
 8009678:	46bd      	mov	sp, r7
 800967a:	b006      	add	sp, #24
 800967c:	bd80      	pop	{r7, pc}
 800967e:	46c0      	nop			; (mov r8, r8)
 8009680:	40021000 	.word	0x40021000
 8009684:	40007000 	.word	0x40007000
 8009688:	fffffcff 	.word	0xfffffcff
 800968c:	fffeffff 	.word	0xfffeffff
 8009690:	00001388 	.word	0x00001388
 8009694:	efffffff 	.word	0xefffffff
 8009698:	fffff3ff 	.word	0xfffff3ff
 800969c:	fff3ffff 	.word	0xfff3ffff
 80096a0:	ffcfffff 	.word	0xffcfffff
 80096a4:	ffffcfff 	.word	0xffffcfff
 80096a8:	ffbfffff 	.word	0xffbfffff
 80096ac:	feffffff 	.word	0xfeffffff
 80096b0:	ffff3fff 	.word	0xffff3fff

080096b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b082      	sub	sp, #8
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	e046      	b.n	8009754 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2288      	movs	r2, #136	; 0x88
 80096ca:	589b      	ldr	r3, [r3, r2]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d107      	bne.n	80096e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2284      	movs	r2, #132	; 0x84
 80096d4:	2100      	movs	r1, #0
 80096d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	0018      	movs	r0, r3
 80096dc:	f7fe fd16 	bl	800810c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2288      	movs	r2, #136	; 0x88
 80096e4:	2124      	movs	r1, #36	; 0x24
 80096e6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	2101      	movs	r1, #1
 80096f4:	438a      	bics	r2, r1
 80096f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	0018      	movs	r0, r3
 80096fc:	f000 f8cc 	bl	8009898 <UART_SetConfig>
 8009700:	0003      	movs	r3, r0
 8009702:	2b01      	cmp	r3, #1
 8009704:	d101      	bne.n	800970a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e024      	b.n	8009754 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800970e:	2b00      	cmp	r3, #0
 8009710:	d003      	beq.n	800971a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	0018      	movs	r0, r3
 8009716:	f000 fb7d 	bl	8009e14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	685a      	ldr	r2, [r3, #4]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	490d      	ldr	r1, [pc, #52]	; (800975c <HAL_UART_Init+0xa8>)
 8009726:	400a      	ands	r2, r1
 8009728:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	689a      	ldr	r2, [r3, #8]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	212a      	movs	r1, #42	; 0x2a
 8009736:	438a      	bics	r2, r1
 8009738:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	2101      	movs	r1, #1
 8009746:	430a      	orrs	r2, r1
 8009748:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	0018      	movs	r0, r3
 800974e:	f000 fc15 	bl	8009f7c <UART_CheckIdleState>
 8009752:	0003      	movs	r3, r0
}
 8009754:	0018      	movs	r0, r3
 8009756:	46bd      	mov	sp, r7
 8009758:	b002      	add	sp, #8
 800975a:	bd80      	pop	{r7, pc}
 800975c:	ffffb7ff 	.word	0xffffb7ff

08009760 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b08a      	sub	sp, #40	; 0x28
 8009764:	af02      	add	r7, sp, #8
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	60b9      	str	r1, [r7, #8]
 800976a:	603b      	str	r3, [r7, #0]
 800976c:	1dbb      	adds	r3, r7, #6
 800976e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2288      	movs	r2, #136	; 0x88
 8009774:	589b      	ldr	r3, [r3, r2]
 8009776:	2b20      	cmp	r3, #32
 8009778:	d000      	beq.n	800977c <HAL_UART_Transmit+0x1c>
 800977a:	e088      	b.n	800988e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d003      	beq.n	800978a <HAL_UART_Transmit+0x2a>
 8009782:	1dbb      	adds	r3, r7, #6
 8009784:	881b      	ldrh	r3, [r3, #0]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e080      	b.n	8009890 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	689a      	ldr	r2, [r3, #8]
 8009792:	2380      	movs	r3, #128	; 0x80
 8009794:	015b      	lsls	r3, r3, #5
 8009796:	429a      	cmp	r2, r3
 8009798:	d109      	bne.n	80097ae <HAL_UART_Transmit+0x4e>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	691b      	ldr	r3, [r3, #16]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d105      	bne.n	80097ae <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	2201      	movs	r2, #1
 80097a6:	4013      	ands	r3, r2
 80097a8:	d001      	beq.n	80097ae <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	e070      	b.n	8009890 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2290      	movs	r2, #144	; 0x90
 80097b2:	2100      	movs	r1, #0
 80097b4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2288      	movs	r2, #136	; 0x88
 80097ba:	2121      	movs	r1, #33	; 0x21
 80097bc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80097be:	f7fe fe4d 	bl	800845c <HAL_GetTick>
 80097c2:	0003      	movs	r3, r0
 80097c4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	1dba      	adds	r2, r7, #6
 80097ca:	2154      	movs	r1, #84	; 0x54
 80097cc:	8812      	ldrh	r2, [r2, #0]
 80097ce:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	1dba      	adds	r2, r7, #6
 80097d4:	2156      	movs	r1, #86	; 0x56
 80097d6:	8812      	ldrh	r2, [r2, #0]
 80097d8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	689a      	ldr	r2, [r3, #8]
 80097de:	2380      	movs	r3, #128	; 0x80
 80097e0:	015b      	lsls	r3, r3, #5
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d108      	bne.n	80097f8 <HAL_UART_Transmit+0x98>
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	691b      	ldr	r3, [r3, #16]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d104      	bne.n	80097f8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80097ee:	2300      	movs	r3, #0
 80097f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	61bb      	str	r3, [r7, #24]
 80097f6:	e003      	b.n	8009800 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80097fc:	2300      	movs	r3, #0
 80097fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009800:	e02c      	b.n	800985c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009802:	697a      	ldr	r2, [r7, #20]
 8009804:	68f8      	ldr	r0, [r7, #12]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	9300      	str	r3, [sp, #0]
 800980a:	0013      	movs	r3, r2
 800980c:	2200      	movs	r2, #0
 800980e:	2180      	movs	r1, #128	; 0x80
 8009810:	f000 fc02 	bl	800a018 <UART_WaitOnFlagUntilTimeout>
 8009814:	1e03      	subs	r3, r0, #0
 8009816:	d001      	beq.n	800981c <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8009818:	2303      	movs	r3, #3
 800981a:	e039      	b.n	8009890 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d10b      	bne.n	800983a <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	001a      	movs	r2, r3
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	05d2      	lsls	r2, r2, #23
 800982e:	0dd2      	lsrs	r2, r2, #23
 8009830:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009832:	69bb      	ldr	r3, [r7, #24]
 8009834:	3302      	adds	r3, #2
 8009836:	61bb      	str	r3, [r7, #24]
 8009838:	e007      	b.n	800984a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800983a:	69fb      	ldr	r3, [r7, #28]
 800983c:	781a      	ldrb	r2, [r3, #0]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	3301      	adds	r3, #1
 8009848:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2256      	movs	r2, #86	; 0x56
 800984e:	5a9b      	ldrh	r3, [r3, r2]
 8009850:	b29b      	uxth	r3, r3
 8009852:	3b01      	subs	r3, #1
 8009854:	b299      	uxth	r1, r3
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2256      	movs	r2, #86	; 0x56
 800985a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2256      	movs	r2, #86	; 0x56
 8009860:	5a9b      	ldrh	r3, [r3, r2]
 8009862:	b29b      	uxth	r3, r3
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1cc      	bne.n	8009802 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009868:	697a      	ldr	r2, [r7, #20]
 800986a:	68f8      	ldr	r0, [r7, #12]
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	0013      	movs	r3, r2
 8009872:	2200      	movs	r2, #0
 8009874:	2140      	movs	r1, #64	; 0x40
 8009876:	f000 fbcf 	bl	800a018 <UART_WaitOnFlagUntilTimeout>
 800987a:	1e03      	subs	r3, r0, #0
 800987c:	d001      	beq.n	8009882 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800987e:	2303      	movs	r3, #3
 8009880:	e006      	b.n	8009890 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2288      	movs	r2, #136	; 0x88
 8009886:	2120      	movs	r1, #32
 8009888:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800988a:	2300      	movs	r3, #0
 800988c:	e000      	b.n	8009890 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800988e:	2302      	movs	r3, #2
  }
}
 8009890:	0018      	movs	r0, r3
 8009892:	46bd      	mov	sp, r7
 8009894:	b008      	add	sp, #32
 8009896:	bd80      	pop	{r7, pc}

08009898 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009898:	b5b0      	push	{r4, r5, r7, lr}
 800989a:	b090      	sub	sp, #64	; 0x40
 800989c:	af00      	add	r7, sp, #0
 800989e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80098a0:	231a      	movs	r3, #26
 80098a2:	2220      	movs	r2, #32
 80098a4:	189b      	adds	r3, r3, r2
 80098a6:	19db      	adds	r3, r3, r7
 80098a8:	2200      	movs	r2, #0
 80098aa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80098ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ae:	689a      	ldr	r2, [r3, #8]
 80098b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b2:	691b      	ldr	r3, [r3, #16]
 80098b4:	431a      	orrs	r2, r3
 80098b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b8:	695b      	ldr	r3, [r3, #20]
 80098ba:	431a      	orrs	r2, r3
 80098bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098be:	69db      	ldr	r3, [r3, #28]
 80098c0:	4313      	orrs	r3, r2
 80098c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80098c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4aaf      	ldr	r2, [pc, #700]	; (8009b88 <UART_SetConfig+0x2f0>)
 80098cc:	4013      	ands	r3, r2
 80098ce:	0019      	movs	r1, r3
 80098d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d2:	681a      	ldr	r2, [r3, #0]
 80098d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098d6:	430b      	orrs	r3, r1
 80098d8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	4aaa      	ldr	r2, [pc, #680]	; (8009b8c <UART_SetConfig+0x2f4>)
 80098e2:	4013      	ands	r3, r2
 80098e4:	0018      	movs	r0, r3
 80098e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e8:	68d9      	ldr	r1, [r3, #12]
 80098ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	0003      	movs	r3, r0
 80098f0:	430b      	orrs	r3, r1
 80098f2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80098f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f6:	699b      	ldr	r3, [r3, #24]
 80098f8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4aa4      	ldr	r2, [pc, #656]	; (8009b90 <UART_SetConfig+0x2f8>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d004      	beq.n	800990e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009906:	6a1b      	ldr	r3, [r3, #32]
 8009908:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800990a:	4313      	orrs	r3, r2
 800990c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800990e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	4a9f      	ldr	r2, [pc, #636]	; (8009b94 <UART_SetConfig+0x2fc>)
 8009916:	4013      	ands	r3, r2
 8009918:	0019      	movs	r1, r3
 800991a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800991c:	681a      	ldr	r2, [r3, #0]
 800991e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009920:	430b      	orrs	r3, r1
 8009922:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800992a:	220f      	movs	r2, #15
 800992c:	4393      	bics	r3, r2
 800992e:	0018      	movs	r0, r3
 8009930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009932:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	0003      	movs	r3, r0
 800993a:	430b      	orrs	r3, r1
 800993c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800993e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a95      	ldr	r2, [pc, #596]	; (8009b98 <UART_SetConfig+0x300>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d131      	bne.n	80099ac <UART_SetConfig+0x114>
 8009948:	4b94      	ldr	r3, [pc, #592]	; (8009b9c <UART_SetConfig+0x304>)
 800994a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800994c:	2203      	movs	r2, #3
 800994e:	4013      	ands	r3, r2
 8009950:	2b03      	cmp	r3, #3
 8009952:	d01d      	beq.n	8009990 <UART_SetConfig+0xf8>
 8009954:	d823      	bhi.n	800999e <UART_SetConfig+0x106>
 8009956:	2b02      	cmp	r3, #2
 8009958:	d00c      	beq.n	8009974 <UART_SetConfig+0xdc>
 800995a:	d820      	bhi.n	800999e <UART_SetConfig+0x106>
 800995c:	2b00      	cmp	r3, #0
 800995e:	d002      	beq.n	8009966 <UART_SetConfig+0xce>
 8009960:	2b01      	cmp	r3, #1
 8009962:	d00e      	beq.n	8009982 <UART_SetConfig+0xea>
 8009964:	e01b      	b.n	800999e <UART_SetConfig+0x106>
 8009966:	231b      	movs	r3, #27
 8009968:	2220      	movs	r2, #32
 800996a:	189b      	adds	r3, r3, r2
 800996c:	19db      	adds	r3, r3, r7
 800996e:	2200      	movs	r2, #0
 8009970:	701a      	strb	r2, [r3, #0]
 8009972:	e0b4      	b.n	8009ade <UART_SetConfig+0x246>
 8009974:	231b      	movs	r3, #27
 8009976:	2220      	movs	r2, #32
 8009978:	189b      	adds	r3, r3, r2
 800997a:	19db      	adds	r3, r3, r7
 800997c:	2202      	movs	r2, #2
 800997e:	701a      	strb	r2, [r3, #0]
 8009980:	e0ad      	b.n	8009ade <UART_SetConfig+0x246>
 8009982:	231b      	movs	r3, #27
 8009984:	2220      	movs	r2, #32
 8009986:	189b      	adds	r3, r3, r2
 8009988:	19db      	adds	r3, r3, r7
 800998a:	2204      	movs	r2, #4
 800998c:	701a      	strb	r2, [r3, #0]
 800998e:	e0a6      	b.n	8009ade <UART_SetConfig+0x246>
 8009990:	231b      	movs	r3, #27
 8009992:	2220      	movs	r2, #32
 8009994:	189b      	adds	r3, r3, r2
 8009996:	19db      	adds	r3, r3, r7
 8009998:	2208      	movs	r2, #8
 800999a:	701a      	strb	r2, [r3, #0]
 800999c:	e09f      	b.n	8009ade <UART_SetConfig+0x246>
 800999e:	231b      	movs	r3, #27
 80099a0:	2220      	movs	r2, #32
 80099a2:	189b      	adds	r3, r3, r2
 80099a4:	19db      	adds	r3, r3, r7
 80099a6:	2210      	movs	r2, #16
 80099a8:	701a      	strb	r2, [r3, #0]
 80099aa:	e098      	b.n	8009ade <UART_SetConfig+0x246>
 80099ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a7b      	ldr	r2, [pc, #492]	; (8009ba0 <UART_SetConfig+0x308>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d131      	bne.n	8009a1a <UART_SetConfig+0x182>
 80099b6:	4b79      	ldr	r3, [pc, #484]	; (8009b9c <UART_SetConfig+0x304>)
 80099b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099ba:	220c      	movs	r2, #12
 80099bc:	4013      	ands	r3, r2
 80099be:	2b0c      	cmp	r3, #12
 80099c0:	d01d      	beq.n	80099fe <UART_SetConfig+0x166>
 80099c2:	d823      	bhi.n	8009a0c <UART_SetConfig+0x174>
 80099c4:	2b08      	cmp	r3, #8
 80099c6:	d00c      	beq.n	80099e2 <UART_SetConfig+0x14a>
 80099c8:	d820      	bhi.n	8009a0c <UART_SetConfig+0x174>
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d002      	beq.n	80099d4 <UART_SetConfig+0x13c>
 80099ce:	2b04      	cmp	r3, #4
 80099d0:	d00e      	beq.n	80099f0 <UART_SetConfig+0x158>
 80099d2:	e01b      	b.n	8009a0c <UART_SetConfig+0x174>
 80099d4:	231b      	movs	r3, #27
 80099d6:	2220      	movs	r2, #32
 80099d8:	189b      	adds	r3, r3, r2
 80099da:	19db      	adds	r3, r3, r7
 80099dc:	2200      	movs	r2, #0
 80099de:	701a      	strb	r2, [r3, #0]
 80099e0:	e07d      	b.n	8009ade <UART_SetConfig+0x246>
 80099e2:	231b      	movs	r3, #27
 80099e4:	2220      	movs	r2, #32
 80099e6:	189b      	adds	r3, r3, r2
 80099e8:	19db      	adds	r3, r3, r7
 80099ea:	2202      	movs	r2, #2
 80099ec:	701a      	strb	r2, [r3, #0]
 80099ee:	e076      	b.n	8009ade <UART_SetConfig+0x246>
 80099f0:	231b      	movs	r3, #27
 80099f2:	2220      	movs	r2, #32
 80099f4:	189b      	adds	r3, r3, r2
 80099f6:	19db      	adds	r3, r3, r7
 80099f8:	2204      	movs	r2, #4
 80099fa:	701a      	strb	r2, [r3, #0]
 80099fc:	e06f      	b.n	8009ade <UART_SetConfig+0x246>
 80099fe:	231b      	movs	r3, #27
 8009a00:	2220      	movs	r2, #32
 8009a02:	189b      	adds	r3, r3, r2
 8009a04:	19db      	adds	r3, r3, r7
 8009a06:	2208      	movs	r2, #8
 8009a08:	701a      	strb	r2, [r3, #0]
 8009a0a:	e068      	b.n	8009ade <UART_SetConfig+0x246>
 8009a0c:	231b      	movs	r3, #27
 8009a0e:	2220      	movs	r2, #32
 8009a10:	189b      	adds	r3, r3, r2
 8009a12:	19db      	adds	r3, r3, r7
 8009a14:	2210      	movs	r2, #16
 8009a16:	701a      	strb	r2, [r3, #0]
 8009a18:	e061      	b.n	8009ade <UART_SetConfig+0x246>
 8009a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a61      	ldr	r2, [pc, #388]	; (8009ba4 <UART_SetConfig+0x30c>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d106      	bne.n	8009a32 <UART_SetConfig+0x19a>
 8009a24:	231b      	movs	r3, #27
 8009a26:	2220      	movs	r2, #32
 8009a28:	189b      	adds	r3, r3, r2
 8009a2a:	19db      	adds	r3, r3, r7
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	701a      	strb	r2, [r3, #0]
 8009a30:	e055      	b.n	8009ade <UART_SetConfig+0x246>
 8009a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	4a5c      	ldr	r2, [pc, #368]	; (8009ba8 <UART_SetConfig+0x310>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d106      	bne.n	8009a4a <UART_SetConfig+0x1b2>
 8009a3c:	231b      	movs	r3, #27
 8009a3e:	2220      	movs	r2, #32
 8009a40:	189b      	adds	r3, r3, r2
 8009a42:	19db      	adds	r3, r3, r7
 8009a44:	2200      	movs	r2, #0
 8009a46:	701a      	strb	r2, [r3, #0]
 8009a48:	e049      	b.n	8009ade <UART_SetConfig+0x246>
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a50      	ldr	r2, [pc, #320]	; (8009b90 <UART_SetConfig+0x2f8>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d13e      	bne.n	8009ad2 <UART_SetConfig+0x23a>
 8009a54:	4b51      	ldr	r3, [pc, #324]	; (8009b9c <UART_SetConfig+0x304>)
 8009a56:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009a58:	23c0      	movs	r3, #192	; 0xc0
 8009a5a:	011b      	lsls	r3, r3, #4
 8009a5c:	4013      	ands	r3, r2
 8009a5e:	22c0      	movs	r2, #192	; 0xc0
 8009a60:	0112      	lsls	r2, r2, #4
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d027      	beq.n	8009ab6 <UART_SetConfig+0x21e>
 8009a66:	22c0      	movs	r2, #192	; 0xc0
 8009a68:	0112      	lsls	r2, r2, #4
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d82a      	bhi.n	8009ac4 <UART_SetConfig+0x22c>
 8009a6e:	2280      	movs	r2, #128	; 0x80
 8009a70:	0112      	lsls	r2, r2, #4
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d011      	beq.n	8009a9a <UART_SetConfig+0x202>
 8009a76:	2280      	movs	r2, #128	; 0x80
 8009a78:	0112      	lsls	r2, r2, #4
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d822      	bhi.n	8009ac4 <UART_SetConfig+0x22c>
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d004      	beq.n	8009a8c <UART_SetConfig+0x1f4>
 8009a82:	2280      	movs	r2, #128	; 0x80
 8009a84:	00d2      	lsls	r2, r2, #3
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d00e      	beq.n	8009aa8 <UART_SetConfig+0x210>
 8009a8a:	e01b      	b.n	8009ac4 <UART_SetConfig+0x22c>
 8009a8c:	231b      	movs	r3, #27
 8009a8e:	2220      	movs	r2, #32
 8009a90:	189b      	adds	r3, r3, r2
 8009a92:	19db      	adds	r3, r3, r7
 8009a94:	2200      	movs	r2, #0
 8009a96:	701a      	strb	r2, [r3, #0]
 8009a98:	e021      	b.n	8009ade <UART_SetConfig+0x246>
 8009a9a:	231b      	movs	r3, #27
 8009a9c:	2220      	movs	r2, #32
 8009a9e:	189b      	adds	r3, r3, r2
 8009aa0:	19db      	adds	r3, r3, r7
 8009aa2:	2202      	movs	r2, #2
 8009aa4:	701a      	strb	r2, [r3, #0]
 8009aa6:	e01a      	b.n	8009ade <UART_SetConfig+0x246>
 8009aa8:	231b      	movs	r3, #27
 8009aaa:	2220      	movs	r2, #32
 8009aac:	189b      	adds	r3, r3, r2
 8009aae:	19db      	adds	r3, r3, r7
 8009ab0:	2204      	movs	r2, #4
 8009ab2:	701a      	strb	r2, [r3, #0]
 8009ab4:	e013      	b.n	8009ade <UART_SetConfig+0x246>
 8009ab6:	231b      	movs	r3, #27
 8009ab8:	2220      	movs	r2, #32
 8009aba:	189b      	adds	r3, r3, r2
 8009abc:	19db      	adds	r3, r3, r7
 8009abe:	2208      	movs	r2, #8
 8009ac0:	701a      	strb	r2, [r3, #0]
 8009ac2:	e00c      	b.n	8009ade <UART_SetConfig+0x246>
 8009ac4:	231b      	movs	r3, #27
 8009ac6:	2220      	movs	r2, #32
 8009ac8:	189b      	adds	r3, r3, r2
 8009aca:	19db      	adds	r3, r3, r7
 8009acc:	2210      	movs	r2, #16
 8009ace:	701a      	strb	r2, [r3, #0]
 8009ad0:	e005      	b.n	8009ade <UART_SetConfig+0x246>
 8009ad2:	231b      	movs	r3, #27
 8009ad4:	2220      	movs	r2, #32
 8009ad6:	189b      	adds	r3, r3, r2
 8009ad8:	19db      	adds	r3, r3, r7
 8009ada:	2210      	movs	r2, #16
 8009adc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a2b      	ldr	r2, [pc, #172]	; (8009b90 <UART_SetConfig+0x2f8>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d000      	beq.n	8009aea <UART_SetConfig+0x252>
 8009ae8:	e0a9      	b.n	8009c3e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009aea:	231b      	movs	r3, #27
 8009aec:	2220      	movs	r2, #32
 8009aee:	189b      	adds	r3, r3, r2
 8009af0:	19db      	adds	r3, r3, r7
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	2b08      	cmp	r3, #8
 8009af6:	d015      	beq.n	8009b24 <UART_SetConfig+0x28c>
 8009af8:	dc18      	bgt.n	8009b2c <UART_SetConfig+0x294>
 8009afa:	2b04      	cmp	r3, #4
 8009afc:	d00d      	beq.n	8009b1a <UART_SetConfig+0x282>
 8009afe:	dc15      	bgt.n	8009b2c <UART_SetConfig+0x294>
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d002      	beq.n	8009b0a <UART_SetConfig+0x272>
 8009b04:	2b02      	cmp	r3, #2
 8009b06:	d005      	beq.n	8009b14 <UART_SetConfig+0x27c>
 8009b08:	e010      	b.n	8009b2c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b0a:	f7ff fc05 	bl	8009318 <HAL_RCC_GetPCLK1Freq>
 8009b0e:	0003      	movs	r3, r0
 8009b10:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009b12:	e014      	b.n	8009b3e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b14:	4b25      	ldr	r3, [pc, #148]	; (8009bac <UART_SetConfig+0x314>)
 8009b16:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009b18:	e011      	b.n	8009b3e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b1a:	f7ff fb71 	bl	8009200 <HAL_RCC_GetSysClockFreq>
 8009b1e:	0003      	movs	r3, r0
 8009b20:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009b22:	e00c      	b.n	8009b3e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b24:	2380      	movs	r3, #128	; 0x80
 8009b26:	021b      	lsls	r3, r3, #8
 8009b28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009b2a:	e008      	b.n	8009b3e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8009b30:	231a      	movs	r3, #26
 8009b32:	2220      	movs	r2, #32
 8009b34:	189b      	adds	r3, r3, r2
 8009b36:	19db      	adds	r3, r3, r7
 8009b38:	2201      	movs	r2, #1
 8009b3a:	701a      	strb	r2, [r3, #0]
        break;
 8009b3c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d100      	bne.n	8009b46 <UART_SetConfig+0x2ae>
 8009b44:	e14b      	b.n	8009dde <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b4a:	4b19      	ldr	r3, [pc, #100]	; (8009bb0 <UART_SetConfig+0x318>)
 8009b4c:	0052      	lsls	r2, r2, #1
 8009b4e:	5ad3      	ldrh	r3, [r2, r3]
 8009b50:	0019      	movs	r1, r3
 8009b52:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009b54:	f7fd fee0 	bl	8007918 <__udivsi3>
 8009b58:	0003      	movs	r3, r0
 8009b5a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b5e:	685a      	ldr	r2, [r3, #4]
 8009b60:	0013      	movs	r3, r2
 8009b62:	005b      	lsls	r3, r3, #1
 8009b64:	189b      	adds	r3, r3, r2
 8009b66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d305      	bcc.n	8009b78 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009b72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d91d      	bls.n	8009bb4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8009b78:	231a      	movs	r3, #26
 8009b7a:	2220      	movs	r2, #32
 8009b7c:	189b      	adds	r3, r3, r2
 8009b7e:	19db      	adds	r3, r3, r7
 8009b80:	2201      	movs	r2, #1
 8009b82:	701a      	strb	r2, [r3, #0]
 8009b84:	e12b      	b.n	8009dde <UART_SetConfig+0x546>
 8009b86:	46c0      	nop			; (mov r8, r8)
 8009b88:	cfff69f3 	.word	0xcfff69f3
 8009b8c:	ffffcfff 	.word	0xffffcfff
 8009b90:	40008000 	.word	0x40008000
 8009b94:	11fff4ff 	.word	0x11fff4ff
 8009b98:	40013800 	.word	0x40013800
 8009b9c:	40021000 	.word	0x40021000
 8009ba0:	40004400 	.word	0x40004400
 8009ba4:	40004800 	.word	0x40004800
 8009ba8:	40004c00 	.word	0x40004c00
 8009bac:	00f42400 	.word	0x00f42400
 8009bb0:	0800b5bc 	.word	0x0800b5bc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bb6:	61bb      	str	r3, [r7, #24]
 8009bb8:	2300      	movs	r3, #0
 8009bba:	61fb      	str	r3, [r7, #28]
 8009bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009bc0:	4b92      	ldr	r3, [pc, #584]	; (8009e0c <UART_SetConfig+0x574>)
 8009bc2:	0052      	lsls	r2, r2, #1
 8009bc4:	5ad3      	ldrh	r3, [r2, r3]
 8009bc6:	613b      	str	r3, [r7, #16]
 8009bc8:	2300      	movs	r3, #0
 8009bca:	617b      	str	r3, [r7, #20]
 8009bcc:	693a      	ldr	r2, [r7, #16]
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	69b8      	ldr	r0, [r7, #24]
 8009bd2:	69f9      	ldr	r1, [r7, #28]
 8009bd4:	f7fe f816 	bl	8007c04 <__aeabi_uldivmod>
 8009bd8:	0002      	movs	r2, r0
 8009bda:	000b      	movs	r3, r1
 8009bdc:	0e11      	lsrs	r1, r2, #24
 8009bde:	021d      	lsls	r5, r3, #8
 8009be0:	430d      	orrs	r5, r1
 8009be2:	0214      	lsls	r4, r2, #8
 8009be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be6:	685b      	ldr	r3, [r3, #4]
 8009be8:	085b      	lsrs	r3, r3, #1
 8009bea:	60bb      	str	r3, [r7, #8]
 8009bec:	2300      	movs	r3, #0
 8009bee:	60fb      	str	r3, [r7, #12]
 8009bf0:	68b8      	ldr	r0, [r7, #8]
 8009bf2:	68f9      	ldr	r1, [r7, #12]
 8009bf4:	1900      	adds	r0, r0, r4
 8009bf6:	4169      	adcs	r1, r5
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	603b      	str	r3, [r7, #0]
 8009bfe:	2300      	movs	r3, #0
 8009c00:	607b      	str	r3, [r7, #4]
 8009c02:	683a      	ldr	r2, [r7, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f7fd fffd 	bl	8007c04 <__aeabi_uldivmod>
 8009c0a:	0002      	movs	r2, r0
 8009c0c:	000b      	movs	r3, r1
 8009c0e:	0013      	movs	r3, r2
 8009c10:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c14:	23c0      	movs	r3, #192	; 0xc0
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d309      	bcc.n	8009c30 <UART_SetConfig+0x398>
 8009c1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c1e:	2380      	movs	r3, #128	; 0x80
 8009c20:	035b      	lsls	r3, r3, #13
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d204      	bcs.n	8009c30 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8009c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c2c:	60da      	str	r2, [r3, #12]
 8009c2e:	e0d6      	b.n	8009dde <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8009c30:	231a      	movs	r3, #26
 8009c32:	2220      	movs	r2, #32
 8009c34:	189b      	adds	r3, r3, r2
 8009c36:	19db      	adds	r3, r3, r7
 8009c38:	2201      	movs	r2, #1
 8009c3a:	701a      	strb	r2, [r3, #0]
 8009c3c:	e0cf      	b.n	8009dde <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c40:	69da      	ldr	r2, [r3, #28]
 8009c42:	2380      	movs	r3, #128	; 0x80
 8009c44:	021b      	lsls	r3, r3, #8
 8009c46:	429a      	cmp	r2, r3
 8009c48:	d000      	beq.n	8009c4c <UART_SetConfig+0x3b4>
 8009c4a:	e070      	b.n	8009d2e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8009c4c:	231b      	movs	r3, #27
 8009c4e:	2220      	movs	r2, #32
 8009c50:	189b      	adds	r3, r3, r2
 8009c52:	19db      	adds	r3, r3, r7
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	2b08      	cmp	r3, #8
 8009c58:	d015      	beq.n	8009c86 <UART_SetConfig+0x3ee>
 8009c5a:	dc18      	bgt.n	8009c8e <UART_SetConfig+0x3f6>
 8009c5c:	2b04      	cmp	r3, #4
 8009c5e:	d00d      	beq.n	8009c7c <UART_SetConfig+0x3e4>
 8009c60:	dc15      	bgt.n	8009c8e <UART_SetConfig+0x3f6>
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d002      	beq.n	8009c6c <UART_SetConfig+0x3d4>
 8009c66:	2b02      	cmp	r3, #2
 8009c68:	d005      	beq.n	8009c76 <UART_SetConfig+0x3de>
 8009c6a:	e010      	b.n	8009c8e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c6c:	f7ff fb54 	bl	8009318 <HAL_RCC_GetPCLK1Freq>
 8009c70:	0003      	movs	r3, r0
 8009c72:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009c74:	e014      	b.n	8009ca0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c76:	4b66      	ldr	r3, [pc, #408]	; (8009e10 <UART_SetConfig+0x578>)
 8009c78:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009c7a:	e011      	b.n	8009ca0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c7c:	f7ff fac0 	bl	8009200 <HAL_RCC_GetSysClockFreq>
 8009c80:	0003      	movs	r3, r0
 8009c82:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009c84:	e00c      	b.n	8009ca0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c86:	2380      	movs	r3, #128	; 0x80
 8009c88:	021b      	lsls	r3, r3, #8
 8009c8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009c8c:	e008      	b.n	8009ca0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8009c92:	231a      	movs	r3, #26
 8009c94:	2220      	movs	r2, #32
 8009c96:	189b      	adds	r3, r3, r2
 8009c98:	19db      	adds	r3, r3, r7
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	701a      	strb	r2, [r3, #0]
        break;
 8009c9e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d100      	bne.n	8009ca8 <UART_SetConfig+0x410>
 8009ca6:	e09a      	b.n	8009dde <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009caa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009cac:	4b57      	ldr	r3, [pc, #348]	; (8009e0c <UART_SetConfig+0x574>)
 8009cae:	0052      	lsls	r2, r2, #1
 8009cb0:	5ad3      	ldrh	r3, [r2, r3]
 8009cb2:	0019      	movs	r1, r3
 8009cb4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009cb6:	f7fd fe2f 	bl	8007918 <__udivsi3>
 8009cba:	0003      	movs	r3, r0
 8009cbc:	005a      	lsls	r2, r3, #1
 8009cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	085b      	lsrs	r3, r3, #1
 8009cc4:	18d2      	adds	r2, r2, r3
 8009cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	0019      	movs	r1, r3
 8009ccc:	0010      	movs	r0, r2
 8009cce:	f7fd fe23 	bl	8007918 <__udivsi3>
 8009cd2:	0003      	movs	r3, r0
 8009cd4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd8:	2b0f      	cmp	r3, #15
 8009cda:	d921      	bls.n	8009d20 <UART_SetConfig+0x488>
 8009cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cde:	2380      	movs	r3, #128	; 0x80
 8009ce0:	025b      	lsls	r3, r3, #9
 8009ce2:	429a      	cmp	r2, r3
 8009ce4:	d21c      	bcs.n	8009d20 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ce8:	b29a      	uxth	r2, r3
 8009cea:	200e      	movs	r0, #14
 8009cec:	2420      	movs	r4, #32
 8009cee:	1903      	adds	r3, r0, r4
 8009cf0:	19db      	adds	r3, r3, r7
 8009cf2:	210f      	movs	r1, #15
 8009cf4:	438a      	bics	r2, r1
 8009cf6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cfa:	085b      	lsrs	r3, r3, #1
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	2207      	movs	r2, #7
 8009d00:	4013      	ands	r3, r2
 8009d02:	b299      	uxth	r1, r3
 8009d04:	1903      	adds	r3, r0, r4
 8009d06:	19db      	adds	r3, r3, r7
 8009d08:	1902      	adds	r2, r0, r4
 8009d0a:	19d2      	adds	r2, r2, r7
 8009d0c:	8812      	ldrh	r2, [r2, #0]
 8009d0e:	430a      	orrs	r2, r1
 8009d10:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	1902      	adds	r2, r0, r4
 8009d18:	19d2      	adds	r2, r2, r7
 8009d1a:	8812      	ldrh	r2, [r2, #0]
 8009d1c:	60da      	str	r2, [r3, #12]
 8009d1e:	e05e      	b.n	8009dde <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8009d20:	231a      	movs	r3, #26
 8009d22:	2220      	movs	r2, #32
 8009d24:	189b      	adds	r3, r3, r2
 8009d26:	19db      	adds	r3, r3, r7
 8009d28:	2201      	movs	r2, #1
 8009d2a:	701a      	strb	r2, [r3, #0]
 8009d2c:	e057      	b.n	8009dde <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009d2e:	231b      	movs	r3, #27
 8009d30:	2220      	movs	r2, #32
 8009d32:	189b      	adds	r3, r3, r2
 8009d34:	19db      	adds	r3, r3, r7
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	2b08      	cmp	r3, #8
 8009d3a:	d015      	beq.n	8009d68 <UART_SetConfig+0x4d0>
 8009d3c:	dc18      	bgt.n	8009d70 <UART_SetConfig+0x4d8>
 8009d3e:	2b04      	cmp	r3, #4
 8009d40:	d00d      	beq.n	8009d5e <UART_SetConfig+0x4c6>
 8009d42:	dc15      	bgt.n	8009d70 <UART_SetConfig+0x4d8>
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d002      	beq.n	8009d4e <UART_SetConfig+0x4b6>
 8009d48:	2b02      	cmp	r3, #2
 8009d4a:	d005      	beq.n	8009d58 <UART_SetConfig+0x4c0>
 8009d4c:	e010      	b.n	8009d70 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d4e:	f7ff fae3 	bl	8009318 <HAL_RCC_GetPCLK1Freq>
 8009d52:	0003      	movs	r3, r0
 8009d54:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009d56:	e014      	b.n	8009d82 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d58:	4b2d      	ldr	r3, [pc, #180]	; (8009e10 <UART_SetConfig+0x578>)
 8009d5a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009d5c:	e011      	b.n	8009d82 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d5e:	f7ff fa4f 	bl	8009200 <HAL_RCC_GetSysClockFreq>
 8009d62:	0003      	movs	r3, r0
 8009d64:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009d66:	e00c      	b.n	8009d82 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d68:	2380      	movs	r3, #128	; 0x80
 8009d6a:	021b      	lsls	r3, r3, #8
 8009d6c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009d6e:	e008      	b.n	8009d82 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8009d70:	2300      	movs	r3, #0
 8009d72:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8009d74:	231a      	movs	r3, #26
 8009d76:	2220      	movs	r2, #32
 8009d78:	189b      	adds	r3, r3, r2
 8009d7a:	19db      	adds	r3, r3, r7
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	701a      	strb	r2, [r3, #0]
        break;
 8009d80:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8009d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d02a      	beq.n	8009dde <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009d8c:	4b1f      	ldr	r3, [pc, #124]	; (8009e0c <UART_SetConfig+0x574>)
 8009d8e:	0052      	lsls	r2, r2, #1
 8009d90:	5ad3      	ldrh	r3, [r2, r3]
 8009d92:	0019      	movs	r1, r3
 8009d94:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009d96:	f7fd fdbf 	bl	8007918 <__udivsi3>
 8009d9a:	0003      	movs	r3, r0
 8009d9c:	001a      	movs	r2, r3
 8009d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	085b      	lsrs	r3, r3, #1
 8009da4:	18d2      	adds	r2, r2, r3
 8009da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	0019      	movs	r1, r3
 8009dac:	0010      	movs	r0, r2
 8009dae:	f7fd fdb3 	bl	8007918 <__udivsi3>
 8009db2:	0003      	movs	r3, r0
 8009db4:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009db8:	2b0f      	cmp	r3, #15
 8009dba:	d90a      	bls.n	8009dd2 <UART_SetConfig+0x53a>
 8009dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dbe:	2380      	movs	r3, #128	; 0x80
 8009dc0:	025b      	lsls	r3, r3, #9
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d205      	bcs.n	8009dd2 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dc8:	b29a      	uxth	r2, r3
 8009dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	60da      	str	r2, [r3, #12]
 8009dd0:	e005      	b.n	8009dde <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8009dd2:	231a      	movs	r3, #26
 8009dd4:	2220      	movs	r2, #32
 8009dd6:	189b      	adds	r3, r3, r2
 8009dd8:	19db      	adds	r3, r3, r7
 8009dda:	2201      	movs	r2, #1
 8009ddc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de0:	226a      	movs	r2, #106	; 0x6a
 8009de2:	2101      	movs	r1, #1
 8009de4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de8:	2268      	movs	r2, #104	; 0x68
 8009dea:	2101      	movs	r1, #1
 8009dec:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df0:	2200      	movs	r2, #0
 8009df2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8009df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df6:	2200      	movs	r2, #0
 8009df8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8009dfa:	231a      	movs	r3, #26
 8009dfc:	2220      	movs	r2, #32
 8009dfe:	189b      	adds	r3, r3, r2
 8009e00:	19db      	adds	r3, r3, r7
 8009e02:	781b      	ldrb	r3, [r3, #0]
}
 8009e04:	0018      	movs	r0, r3
 8009e06:	46bd      	mov	sp, r7
 8009e08:	b010      	add	sp, #64	; 0x40
 8009e0a:	bdb0      	pop	{r4, r5, r7, pc}
 8009e0c:	0800b5bc 	.word	0x0800b5bc
 8009e10:	00f42400 	.word	0x00f42400

08009e14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b082      	sub	sp, #8
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e20:	2201      	movs	r2, #1
 8009e22:	4013      	ands	r3, r2
 8009e24:	d00b      	beq.n	8009e3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	685b      	ldr	r3, [r3, #4]
 8009e2c:	4a4a      	ldr	r2, [pc, #296]	; (8009f58 <UART_AdvFeatureConfig+0x144>)
 8009e2e:	4013      	ands	r3, r2
 8009e30:	0019      	movs	r1, r3
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	430a      	orrs	r2, r1
 8009e3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e42:	2202      	movs	r2, #2
 8009e44:	4013      	ands	r3, r2
 8009e46:	d00b      	beq.n	8009e60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	4a43      	ldr	r2, [pc, #268]	; (8009f5c <UART_AdvFeatureConfig+0x148>)
 8009e50:	4013      	ands	r3, r2
 8009e52:	0019      	movs	r1, r3
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	430a      	orrs	r2, r1
 8009e5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e64:	2204      	movs	r2, #4
 8009e66:	4013      	ands	r3, r2
 8009e68:	d00b      	beq.n	8009e82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	4a3b      	ldr	r2, [pc, #236]	; (8009f60 <UART_AdvFeatureConfig+0x14c>)
 8009e72:	4013      	ands	r3, r2
 8009e74:	0019      	movs	r1, r3
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e86:	2208      	movs	r2, #8
 8009e88:	4013      	ands	r3, r2
 8009e8a:	d00b      	beq.n	8009ea4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	685b      	ldr	r3, [r3, #4]
 8009e92:	4a34      	ldr	r2, [pc, #208]	; (8009f64 <UART_AdvFeatureConfig+0x150>)
 8009e94:	4013      	ands	r3, r2
 8009e96:	0019      	movs	r1, r3
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	430a      	orrs	r2, r1
 8009ea2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea8:	2210      	movs	r2, #16
 8009eaa:	4013      	ands	r3, r2
 8009eac:	d00b      	beq.n	8009ec6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	4a2c      	ldr	r2, [pc, #176]	; (8009f68 <UART_AdvFeatureConfig+0x154>)
 8009eb6:	4013      	ands	r3, r2
 8009eb8:	0019      	movs	r1, r3
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	430a      	orrs	r2, r1
 8009ec4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eca:	2220      	movs	r2, #32
 8009ecc:	4013      	ands	r3, r2
 8009ece:	d00b      	beq.n	8009ee8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	4a25      	ldr	r2, [pc, #148]	; (8009f6c <UART_AdvFeatureConfig+0x158>)
 8009ed8:	4013      	ands	r3, r2
 8009eda:	0019      	movs	r1, r3
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	430a      	orrs	r2, r1
 8009ee6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eec:	2240      	movs	r2, #64	; 0x40
 8009eee:	4013      	ands	r3, r2
 8009ef0:	d01d      	beq.n	8009f2e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	4a1d      	ldr	r2, [pc, #116]	; (8009f70 <UART_AdvFeatureConfig+0x15c>)
 8009efa:	4013      	ands	r3, r2
 8009efc:	0019      	movs	r1, r3
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	430a      	orrs	r2, r1
 8009f08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f0e:	2380      	movs	r3, #128	; 0x80
 8009f10:	035b      	lsls	r3, r3, #13
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d10b      	bne.n	8009f2e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	4a15      	ldr	r2, [pc, #84]	; (8009f74 <UART_AdvFeatureConfig+0x160>)
 8009f1e:	4013      	ands	r3, r2
 8009f20:	0019      	movs	r1, r3
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	430a      	orrs	r2, r1
 8009f2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f32:	2280      	movs	r2, #128	; 0x80
 8009f34:	4013      	ands	r3, r2
 8009f36:	d00b      	beq.n	8009f50 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	4a0e      	ldr	r2, [pc, #56]	; (8009f78 <UART_AdvFeatureConfig+0x164>)
 8009f40:	4013      	ands	r3, r2
 8009f42:	0019      	movs	r1, r3
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	430a      	orrs	r2, r1
 8009f4e:	605a      	str	r2, [r3, #4]
  }
}
 8009f50:	46c0      	nop			; (mov r8, r8)
 8009f52:	46bd      	mov	sp, r7
 8009f54:	b002      	add	sp, #8
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	fffdffff 	.word	0xfffdffff
 8009f5c:	fffeffff 	.word	0xfffeffff
 8009f60:	fffbffff 	.word	0xfffbffff
 8009f64:	ffff7fff 	.word	0xffff7fff
 8009f68:	ffffefff 	.word	0xffffefff
 8009f6c:	ffffdfff 	.word	0xffffdfff
 8009f70:	ffefffff 	.word	0xffefffff
 8009f74:	ff9fffff 	.word	0xff9fffff
 8009f78:	fff7ffff 	.word	0xfff7ffff

08009f7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b086      	sub	sp, #24
 8009f80:	af02      	add	r7, sp, #8
 8009f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2290      	movs	r2, #144	; 0x90
 8009f88:	2100      	movs	r1, #0
 8009f8a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f8c:	f7fe fa66 	bl	800845c <HAL_GetTick>
 8009f90:	0003      	movs	r3, r0
 8009f92:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2208      	movs	r2, #8
 8009f9c:	4013      	ands	r3, r2
 8009f9e:	2b08      	cmp	r3, #8
 8009fa0:	d10c      	bne.n	8009fbc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2280      	movs	r2, #128	; 0x80
 8009fa6:	0391      	lsls	r1, r2, #14
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	4a1a      	ldr	r2, [pc, #104]	; (800a014 <UART_CheckIdleState+0x98>)
 8009fac:	9200      	str	r2, [sp, #0]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f000 f832 	bl	800a018 <UART_WaitOnFlagUntilTimeout>
 8009fb4:	1e03      	subs	r3, r0, #0
 8009fb6:	d001      	beq.n	8009fbc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fb8:	2303      	movs	r3, #3
 8009fba:	e026      	b.n	800a00a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	2204      	movs	r2, #4
 8009fc4:	4013      	ands	r3, r2
 8009fc6:	2b04      	cmp	r3, #4
 8009fc8:	d10c      	bne.n	8009fe4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2280      	movs	r2, #128	; 0x80
 8009fce:	03d1      	lsls	r1, r2, #15
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	4a10      	ldr	r2, [pc, #64]	; (800a014 <UART_CheckIdleState+0x98>)
 8009fd4:	9200      	str	r2, [sp, #0]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f000 f81e 	bl	800a018 <UART_WaitOnFlagUntilTimeout>
 8009fdc:	1e03      	subs	r3, r0, #0
 8009fde:	d001      	beq.n	8009fe4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009fe0:	2303      	movs	r3, #3
 8009fe2:	e012      	b.n	800a00a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2288      	movs	r2, #136	; 0x88
 8009fe8:	2120      	movs	r1, #32
 8009fea:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	228c      	movs	r2, #140	; 0x8c
 8009ff0:	2120      	movs	r1, #32
 8009ff2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2284      	movs	r2, #132	; 0x84
 800a004:	2100      	movs	r1, #0
 800a006:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	0018      	movs	r0, r3
 800a00c:	46bd      	mov	sp, r7
 800a00e:	b004      	add	sp, #16
 800a010:	bd80      	pop	{r7, pc}
 800a012:	46c0      	nop			; (mov r8, r8)
 800a014:	01ffffff 	.word	0x01ffffff

0800a018 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b094      	sub	sp, #80	; 0x50
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	603b      	str	r3, [r7, #0]
 800a024:	1dfb      	adds	r3, r7, #7
 800a026:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a028:	e0a7      	b.n	800a17a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a02a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a02c:	3301      	adds	r3, #1
 800a02e:	d100      	bne.n	800a032 <UART_WaitOnFlagUntilTimeout+0x1a>
 800a030:	e0a3      	b.n	800a17a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a032:	f7fe fa13 	bl	800845c <HAL_GetTick>
 800a036:	0002      	movs	r2, r0
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	1ad3      	subs	r3, r2, r3
 800a03c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a03e:	429a      	cmp	r2, r3
 800a040:	d302      	bcc.n	800a048 <UART_WaitOnFlagUntilTimeout+0x30>
 800a042:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a044:	2b00      	cmp	r3, #0
 800a046:	d13f      	bne.n	800a0c8 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a048:	f3ef 8310 	mrs	r3, PRIMASK
 800a04c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800a04e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a050:	647b      	str	r3, [r7, #68]	; 0x44
 800a052:	2301      	movs	r3, #1
 800a054:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a058:	f383 8810 	msr	PRIMASK, r3
}
 800a05c:	46c0      	nop			; (mov r8, r8)
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	494e      	ldr	r1, [pc, #312]	; (800a1a4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800a06a:	400a      	ands	r2, r1
 800a06c:	601a      	str	r2, [r3, #0]
 800a06e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a070:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a074:	f383 8810 	msr	PRIMASK, r3
}
 800a078:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a07a:	f3ef 8310 	mrs	r3, PRIMASK
 800a07e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800a080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a082:	643b      	str	r3, [r7, #64]	; 0x40
 800a084:	2301      	movs	r3, #1
 800a086:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a08a:	f383 8810 	msr	PRIMASK, r3
}
 800a08e:	46c0      	nop			; (mov r8, r8)
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	689a      	ldr	r2, [r3, #8]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2101      	movs	r1, #1
 800a09c:	438a      	bics	r2, r1
 800a09e:	609a      	str	r2, [r3, #8]
 800a0a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0a6:	f383 8810 	msr	PRIMASK, r3
}
 800a0aa:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2288      	movs	r2, #136	; 0x88
 800a0b0:	2120      	movs	r1, #32
 800a0b2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	228c      	movs	r2, #140	; 0x8c
 800a0b8:	2120      	movs	r1, #32
 800a0ba:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2284      	movs	r2, #132	; 0x84
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a0c4:	2303      	movs	r3, #3
 800a0c6:	e069      	b.n	800a19c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	2204      	movs	r2, #4
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	d052      	beq.n	800a17a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	69da      	ldr	r2, [r3, #28]
 800a0da:	2380      	movs	r3, #128	; 0x80
 800a0dc:	011b      	lsls	r3, r3, #4
 800a0de:	401a      	ands	r2, r3
 800a0e0:	2380      	movs	r3, #128	; 0x80
 800a0e2:	011b      	lsls	r3, r3, #4
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d148      	bne.n	800a17a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	2280      	movs	r2, #128	; 0x80
 800a0ee:	0112      	lsls	r2, r2, #4
 800a0f0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0f2:	f3ef 8310 	mrs	r3, PRIMASK
 800a0f6:	613b      	str	r3, [r7, #16]
  return(result);
 800a0f8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a0fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	f383 8810 	msr	PRIMASK, r3
}
 800a106:	46c0      	nop			; (mov r8, r8)
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	681a      	ldr	r2, [r3, #0]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4924      	ldr	r1, [pc, #144]	; (800a1a4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800a114:	400a      	ands	r2, r1
 800a116:	601a      	str	r2, [r3, #0]
 800a118:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a11a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	f383 8810 	msr	PRIMASK, r3
}
 800a122:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a124:	f3ef 8310 	mrs	r3, PRIMASK
 800a128:	61fb      	str	r3, [r7, #28]
  return(result);
 800a12a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a12c:	64bb      	str	r3, [r7, #72]	; 0x48
 800a12e:	2301      	movs	r3, #1
 800a130:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a132:	6a3b      	ldr	r3, [r7, #32]
 800a134:	f383 8810 	msr	PRIMASK, r3
}
 800a138:	46c0      	nop			; (mov r8, r8)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	689a      	ldr	r2, [r3, #8]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	2101      	movs	r1, #1
 800a146:	438a      	bics	r2, r1
 800a148:	609a      	str	r2, [r3, #8]
 800a14a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a14c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a14e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a150:	f383 8810 	msr	PRIMASK, r3
}
 800a154:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2288      	movs	r2, #136	; 0x88
 800a15a:	2120      	movs	r1, #32
 800a15c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	228c      	movs	r2, #140	; 0x8c
 800a162:	2120      	movs	r1, #32
 800a164:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2290      	movs	r2, #144	; 0x90
 800a16a:	2120      	movs	r1, #32
 800a16c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2284      	movs	r2, #132	; 0x84
 800a172:	2100      	movs	r1, #0
 800a174:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a176:	2303      	movs	r3, #3
 800a178:	e010      	b.n	800a19c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	69db      	ldr	r3, [r3, #28]
 800a180:	68ba      	ldr	r2, [r7, #8]
 800a182:	4013      	ands	r3, r2
 800a184:	68ba      	ldr	r2, [r7, #8]
 800a186:	1ad3      	subs	r3, r2, r3
 800a188:	425a      	negs	r2, r3
 800a18a:	4153      	adcs	r3, r2
 800a18c:	b2db      	uxtb	r3, r3
 800a18e:	001a      	movs	r2, r3
 800a190:	1dfb      	adds	r3, r7, #7
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	429a      	cmp	r2, r3
 800a196:	d100      	bne.n	800a19a <UART_WaitOnFlagUntilTimeout+0x182>
 800a198:	e747      	b.n	800a02a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a19a:	2300      	movs	r3, #0
}
 800a19c:	0018      	movs	r0, r3
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	b014      	add	sp, #80	; 0x50
 800a1a2:	bd80      	pop	{r7, pc}
 800a1a4:	fffffe5f 	.word	0xfffffe5f

0800a1a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2284      	movs	r2, #132	; 0x84
 800a1b4:	5c9b      	ldrb	r3, [r3, r2]
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d101      	bne.n	800a1be <HAL_UARTEx_DisableFifoMode+0x16>
 800a1ba:	2302      	movs	r3, #2
 800a1bc:	e027      	b.n	800a20e <HAL_UARTEx_DisableFifoMode+0x66>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2284      	movs	r2, #132	; 0x84
 800a1c2:	2101      	movs	r1, #1
 800a1c4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2288      	movs	r2, #136	; 0x88
 800a1ca:	2124      	movs	r1, #36	; 0x24
 800a1cc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2101      	movs	r1, #1
 800a1e2:	438a      	bics	r2, r1
 800a1e4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	4a0b      	ldr	r2, [pc, #44]	; (800a218 <HAL_UARTEx_DisableFifoMode+0x70>)
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	68fa      	ldr	r2, [r7, #12]
 800a1fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2288      	movs	r2, #136	; 0x88
 800a200:	2120      	movs	r1, #32
 800a202:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2284      	movs	r2, #132	; 0x84
 800a208:	2100      	movs	r1, #0
 800a20a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a20c:	2300      	movs	r3, #0
}
 800a20e:	0018      	movs	r0, r3
 800a210:	46bd      	mov	sp, r7
 800a212:	b004      	add	sp, #16
 800a214:	bd80      	pop	{r7, pc}
 800a216:	46c0      	nop			; (mov r8, r8)
 800a218:	dfffffff 	.word	0xdfffffff

0800a21c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2284      	movs	r2, #132	; 0x84
 800a22a:	5c9b      	ldrb	r3, [r3, r2]
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d101      	bne.n	800a234 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a230:	2302      	movs	r3, #2
 800a232:	e02e      	b.n	800a292 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2284      	movs	r2, #132	; 0x84
 800a238:	2101      	movs	r1, #1
 800a23a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2288      	movs	r2, #136	; 0x88
 800a240:	2124      	movs	r1, #36	; 0x24
 800a242:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	2101      	movs	r1, #1
 800a258:	438a      	bics	r2, r1
 800a25a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	00db      	lsls	r3, r3, #3
 800a264:	08d9      	lsrs	r1, r3, #3
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	683a      	ldr	r2, [r7, #0]
 800a26c:	430a      	orrs	r2, r1
 800a26e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	0018      	movs	r0, r3
 800a274:	f000 f854 	bl	800a320 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	68fa      	ldr	r2, [r7, #12]
 800a27e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2288      	movs	r2, #136	; 0x88
 800a284:	2120      	movs	r1, #32
 800a286:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2284      	movs	r2, #132	; 0x84
 800a28c:	2100      	movs	r1, #0
 800a28e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a290:	2300      	movs	r3, #0
}
 800a292:	0018      	movs	r0, r3
 800a294:	46bd      	mov	sp, r7
 800a296:	b004      	add	sp, #16
 800a298:	bd80      	pop	{r7, pc}
	...

0800a29c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2284      	movs	r2, #132	; 0x84
 800a2aa:	5c9b      	ldrb	r3, [r3, r2]
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d101      	bne.n	800a2b4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a2b0:	2302      	movs	r3, #2
 800a2b2:	e02f      	b.n	800a314 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2284      	movs	r2, #132	; 0x84
 800a2b8:	2101      	movs	r1, #1
 800a2ba:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2288      	movs	r2, #136	; 0x88
 800a2c0:	2124      	movs	r1, #36	; 0x24
 800a2c2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	681a      	ldr	r2, [r3, #0]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	2101      	movs	r1, #1
 800a2d8:	438a      	bics	r2, r1
 800a2da:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	689b      	ldr	r3, [r3, #8]
 800a2e2:	4a0e      	ldr	r2, [pc, #56]	; (800a31c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800a2e4:	4013      	ands	r3, r2
 800a2e6:	0019      	movs	r1, r3
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	430a      	orrs	r2, r1
 800a2f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	0018      	movs	r0, r3
 800a2f6:	f000 f813 	bl	800a320 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2288      	movs	r2, #136	; 0x88
 800a306:	2120      	movs	r1, #32
 800a308:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2284      	movs	r2, #132	; 0x84
 800a30e:	2100      	movs	r1, #0
 800a310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	0018      	movs	r0, r3
 800a316:	46bd      	mov	sp, r7
 800a318:	b004      	add	sp, #16
 800a31a:	bd80      	pop	{r7, pc}
 800a31c:	f1ffffff 	.word	0xf1ffffff

0800a320 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a320:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d108      	bne.n	800a342 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	226a      	movs	r2, #106	; 0x6a
 800a334:	2101      	movs	r1, #1
 800a336:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2268      	movs	r2, #104	; 0x68
 800a33c:	2101      	movs	r1, #1
 800a33e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a340:	e043      	b.n	800a3ca <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a342:	260f      	movs	r6, #15
 800a344:	19bb      	adds	r3, r7, r6
 800a346:	2208      	movs	r2, #8
 800a348:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a34a:	200e      	movs	r0, #14
 800a34c:	183b      	adds	r3, r7, r0
 800a34e:	2208      	movs	r2, #8
 800a350:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	0e5b      	lsrs	r3, r3, #25
 800a35a:	b2da      	uxtb	r2, r3
 800a35c:	240d      	movs	r4, #13
 800a35e:	193b      	adds	r3, r7, r4
 800a360:	2107      	movs	r1, #7
 800a362:	400a      	ands	r2, r1
 800a364:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	689b      	ldr	r3, [r3, #8]
 800a36c:	0f5b      	lsrs	r3, r3, #29
 800a36e:	b2da      	uxtb	r2, r3
 800a370:	250c      	movs	r5, #12
 800a372:	197b      	adds	r3, r7, r5
 800a374:	2107      	movs	r1, #7
 800a376:	400a      	ands	r2, r1
 800a378:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a37a:	183b      	adds	r3, r7, r0
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	197a      	adds	r2, r7, r5
 800a380:	7812      	ldrb	r2, [r2, #0]
 800a382:	4914      	ldr	r1, [pc, #80]	; (800a3d4 <UARTEx_SetNbDataToProcess+0xb4>)
 800a384:	5c8a      	ldrb	r2, [r1, r2]
 800a386:	435a      	muls	r2, r3
 800a388:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800a38a:	197b      	adds	r3, r7, r5
 800a38c:	781b      	ldrb	r3, [r3, #0]
 800a38e:	4a12      	ldr	r2, [pc, #72]	; (800a3d8 <UARTEx_SetNbDataToProcess+0xb8>)
 800a390:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a392:	0019      	movs	r1, r3
 800a394:	f7fd fb4a 	bl	8007a2c <__divsi3>
 800a398:	0003      	movs	r3, r0
 800a39a:	b299      	uxth	r1, r3
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	226a      	movs	r2, #106	; 0x6a
 800a3a0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3a2:	19bb      	adds	r3, r7, r6
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	193a      	adds	r2, r7, r4
 800a3a8:	7812      	ldrb	r2, [r2, #0]
 800a3aa:	490a      	ldr	r1, [pc, #40]	; (800a3d4 <UARTEx_SetNbDataToProcess+0xb4>)
 800a3ac:	5c8a      	ldrb	r2, [r1, r2]
 800a3ae:	435a      	muls	r2, r3
 800a3b0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800a3b2:	193b      	adds	r3, r7, r4
 800a3b4:	781b      	ldrb	r3, [r3, #0]
 800a3b6:	4a08      	ldr	r2, [pc, #32]	; (800a3d8 <UARTEx_SetNbDataToProcess+0xb8>)
 800a3b8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3ba:	0019      	movs	r1, r3
 800a3bc:	f7fd fb36 	bl	8007a2c <__divsi3>
 800a3c0:	0003      	movs	r3, r0
 800a3c2:	b299      	uxth	r1, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2268      	movs	r2, #104	; 0x68
 800a3c8:	5299      	strh	r1, [r3, r2]
}
 800a3ca:	46c0      	nop			; (mov r8, r8)
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	b005      	add	sp, #20
 800a3d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3d2:	46c0      	nop			; (mov r8, r8)
 800a3d4:	0800b5d4 	.word	0x0800b5d4
 800a3d8:	0800b5dc 	.word	0x0800b5dc

0800a3dc <add>:


#include "staticlib.h"

int add (int x, int y)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
	return x + y;
 800a3e6:	687a      	ldr	r2, [r7, #4]
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	18d3      	adds	r3, r2, r3
}
 800a3ec:	0018      	movs	r0, r3
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	b002      	add	sp, #8
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <__errno>:
 800a3f4:	4b01      	ldr	r3, [pc, #4]	; (800a3fc <__errno+0x8>)
 800a3f6:	6818      	ldr	r0, [r3, #0]
 800a3f8:	4770      	bx	lr
 800a3fa:	46c0      	nop			; (mov r8, r8)
 800a3fc:	2000000c 	.word	0x2000000c

0800a400 <__libc_init_array>:
 800a400:	b570      	push	{r4, r5, r6, lr}
 800a402:	2600      	movs	r6, #0
 800a404:	4d0c      	ldr	r5, [pc, #48]	; (800a438 <__libc_init_array+0x38>)
 800a406:	4c0d      	ldr	r4, [pc, #52]	; (800a43c <__libc_init_array+0x3c>)
 800a408:	1b64      	subs	r4, r4, r5
 800a40a:	10a4      	asrs	r4, r4, #2
 800a40c:	42a6      	cmp	r6, r4
 800a40e:	d109      	bne.n	800a424 <__libc_init_array+0x24>
 800a410:	2600      	movs	r6, #0
 800a412:	f001 f875 	bl	800b500 <_init>
 800a416:	4d0a      	ldr	r5, [pc, #40]	; (800a440 <__libc_init_array+0x40>)
 800a418:	4c0a      	ldr	r4, [pc, #40]	; (800a444 <__libc_init_array+0x44>)
 800a41a:	1b64      	subs	r4, r4, r5
 800a41c:	10a4      	asrs	r4, r4, #2
 800a41e:	42a6      	cmp	r6, r4
 800a420:	d105      	bne.n	800a42e <__libc_init_array+0x2e>
 800a422:	bd70      	pop	{r4, r5, r6, pc}
 800a424:	00b3      	lsls	r3, r6, #2
 800a426:	58eb      	ldr	r3, [r5, r3]
 800a428:	4798      	blx	r3
 800a42a:	3601      	adds	r6, #1
 800a42c:	e7ee      	b.n	800a40c <__libc_init_array+0xc>
 800a42e:	00b3      	lsls	r3, r6, #2
 800a430:	58eb      	ldr	r3, [r5, r3]
 800a432:	4798      	blx	r3
 800a434:	3601      	adds	r6, #1
 800a436:	e7f2      	b.n	800a41e <__libc_init_array+0x1e>
 800a438:	0800b684 	.word	0x0800b684
 800a43c:	0800b684 	.word	0x0800b684
 800a440:	0800b684 	.word	0x0800b684
 800a444:	0800b688 	.word	0x0800b688

0800a448 <memset>:
 800a448:	0003      	movs	r3, r0
 800a44a:	1882      	adds	r2, r0, r2
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d100      	bne.n	800a452 <memset+0xa>
 800a450:	4770      	bx	lr
 800a452:	7019      	strb	r1, [r3, #0]
 800a454:	3301      	adds	r3, #1
 800a456:	e7f9      	b.n	800a44c <memset+0x4>

0800a458 <iprintf>:
 800a458:	b40f      	push	{r0, r1, r2, r3}
 800a45a:	4b0b      	ldr	r3, [pc, #44]	; (800a488 <iprintf+0x30>)
 800a45c:	b513      	push	{r0, r1, r4, lr}
 800a45e:	681c      	ldr	r4, [r3, #0]
 800a460:	2c00      	cmp	r4, #0
 800a462:	d005      	beq.n	800a470 <iprintf+0x18>
 800a464:	69a3      	ldr	r3, [r4, #24]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d102      	bne.n	800a470 <iprintf+0x18>
 800a46a:	0020      	movs	r0, r4
 800a46c:	f000 fa86 	bl	800a97c <__sinit>
 800a470:	ab05      	add	r3, sp, #20
 800a472:	0020      	movs	r0, r4
 800a474:	9a04      	ldr	r2, [sp, #16]
 800a476:	68a1      	ldr	r1, [r4, #8]
 800a478:	9301      	str	r3, [sp, #4]
 800a47a:	f000 fc99 	bl	800adb0 <_vfiprintf_r>
 800a47e:	bc16      	pop	{r1, r2, r4}
 800a480:	bc08      	pop	{r3}
 800a482:	b004      	add	sp, #16
 800a484:	4718      	bx	r3
 800a486:	46c0      	nop			; (mov r8, r8)
 800a488:	2000000c 	.word	0x2000000c

0800a48c <_puts_r>:
 800a48c:	b570      	push	{r4, r5, r6, lr}
 800a48e:	0005      	movs	r5, r0
 800a490:	000e      	movs	r6, r1
 800a492:	2800      	cmp	r0, #0
 800a494:	d004      	beq.n	800a4a0 <_puts_r+0x14>
 800a496:	6983      	ldr	r3, [r0, #24]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d101      	bne.n	800a4a0 <_puts_r+0x14>
 800a49c:	f000 fa6e 	bl	800a97c <__sinit>
 800a4a0:	69ab      	ldr	r3, [r5, #24]
 800a4a2:	68ac      	ldr	r4, [r5, #8]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d102      	bne.n	800a4ae <_puts_r+0x22>
 800a4a8:	0028      	movs	r0, r5
 800a4aa:	f000 fa67 	bl	800a97c <__sinit>
 800a4ae:	4b2d      	ldr	r3, [pc, #180]	; (800a564 <_puts_r+0xd8>)
 800a4b0:	429c      	cmp	r4, r3
 800a4b2:	d122      	bne.n	800a4fa <_puts_r+0x6e>
 800a4b4:	686c      	ldr	r4, [r5, #4]
 800a4b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4b8:	07db      	lsls	r3, r3, #31
 800a4ba:	d405      	bmi.n	800a4c8 <_puts_r+0x3c>
 800a4bc:	89a3      	ldrh	r3, [r4, #12]
 800a4be:	059b      	lsls	r3, r3, #22
 800a4c0:	d402      	bmi.n	800a4c8 <_puts_r+0x3c>
 800a4c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4c4:	f000 fafb 	bl	800aabe <__retarget_lock_acquire_recursive>
 800a4c8:	89a3      	ldrh	r3, [r4, #12]
 800a4ca:	071b      	lsls	r3, r3, #28
 800a4cc:	d502      	bpl.n	800a4d4 <_puts_r+0x48>
 800a4ce:	6923      	ldr	r3, [r4, #16]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d129      	bne.n	800a528 <_puts_r+0x9c>
 800a4d4:	0021      	movs	r1, r4
 800a4d6:	0028      	movs	r0, r5
 800a4d8:	f000 f8aa 	bl	800a630 <__swsetup_r>
 800a4dc:	2800      	cmp	r0, #0
 800a4de:	d023      	beq.n	800a528 <_puts_r+0x9c>
 800a4e0:	2501      	movs	r5, #1
 800a4e2:	426d      	negs	r5, r5
 800a4e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a4e6:	07db      	lsls	r3, r3, #31
 800a4e8:	d405      	bmi.n	800a4f6 <_puts_r+0x6a>
 800a4ea:	89a3      	ldrh	r3, [r4, #12]
 800a4ec:	059b      	lsls	r3, r3, #22
 800a4ee:	d402      	bmi.n	800a4f6 <_puts_r+0x6a>
 800a4f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4f2:	f000 fae5 	bl	800aac0 <__retarget_lock_release_recursive>
 800a4f6:	0028      	movs	r0, r5
 800a4f8:	bd70      	pop	{r4, r5, r6, pc}
 800a4fa:	4b1b      	ldr	r3, [pc, #108]	; (800a568 <_puts_r+0xdc>)
 800a4fc:	429c      	cmp	r4, r3
 800a4fe:	d101      	bne.n	800a504 <_puts_r+0x78>
 800a500:	68ac      	ldr	r4, [r5, #8]
 800a502:	e7d8      	b.n	800a4b6 <_puts_r+0x2a>
 800a504:	4b19      	ldr	r3, [pc, #100]	; (800a56c <_puts_r+0xe0>)
 800a506:	429c      	cmp	r4, r3
 800a508:	d1d5      	bne.n	800a4b6 <_puts_r+0x2a>
 800a50a:	68ec      	ldr	r4, [r5, #12]
 800a50c:	e7d3      	b.n	800a4b6 <_puts_r+0x2a>
 800a50e:	3601      	adds	r6, #1
 800a510:	60a3      	str	r3, [r4, #8]
 800a512:	2b00      	cmp	r3, #0
 800a514:	da04      	bge.n	800a520 <_puts_r+0x94>
 800a516:	69a2      	ldr	r2, [r4, #24]
 800a518:	429a      	cmp	r2, r3
 800a51a:	dc16      	bgt.n	800a54a <_puts_r+0xbe>
 800a51c:	290a      	cmp	r1, #10
 800a51e:	d014      	beq.n	800a54a <_puts_r+0xbe>
 800a520:	6823      	ldr	r3, [r4, #0]
 800a522:	1c5a      	adds	r2, r3, #1
 800a524:	6022      	str	r2, [r4, #0]
 800a526:	7019      	strb	r1, [r3, #0]
 800a528:	68a3      	ldr	r3, [r4, #8]
 800a52a:	7831      	ldrb	r1, [r6, #0]
 800a52c:	3b01      	subs	r3, #1
 800a52e:	2900      	cmp	r1, #0
 800a530:	d1ed      	bne.n	800a50e <_puts_r+0x82>
 800a532:	60a3      	str	r3, [r4, #8]
 800a534:	2b00      	cmp	r3, #0
 800a536:	da0f      	bge.n	800a558 <_puts_r+0xcc>
 800a538:	0028      	movs	r0, r5
 800a53a:	0022      	movs	r2, r4
 800a53c:	310a      	adds	r1, #10
 800a53e:	f000 f821 	bl	800a584 <__swbuf_r>
 800a542:	250a      	movs	r5, #10
 800a544:	1c43      	adds	r3, r0, #1
 800a546:	d1cd      	bne.n	800a4e4 <_puts_r+0x58>
 800a548:	e7ca      	b.n	800a4e0 <_puts_r+0x54>
 800a54a:	0022      	movs	r2, r4
 800a54c:	0028      	movs	r0, r5
 800a54e:	f000 f819 	bl	800a584 <__swbuf_r>
 800a552:	1c43      	adds	r3, r0, #1
 800a554:	d1e8      	bne.n	800a528 <_puts_r+0x9c>
 800a556:	e7c3      	b.n	800a4e0 <_puts_r+0x54>
 800a558:	250a      	movs	r5, #10
 800a55a:	6823      	ldr	r3, [r4, #0]
 800a55c:	1c5a      	adds	r2, r3, #1
 800a55e:	6022      	str	r2, [r4, #0]
 800a560:	701d      	strb	r5, [r3, #0]
 800a562:	e7bf      	b.n	800a4e4 <_puts_r+0x58>
 800a564:	0800b608 	.word	0x0800b608
 800a568:	0800b628 	.word	0x0800b628
 800a56c:	0800b5e8 	.word	0x0800b5e8

0800a570 <puts>:
 800a570:	b510      	push	{r4, lr}
 800a572:	4b03      	ldr	r3, [pc, #12]	; (800a580 <puts+0x10>)
 800a574:	0001      	movs	r1, r0
 800a576:	6818      	ldr	r0, [r3, #0]
 800a578:	f7ff ff88 	bl	800a48c <_puts_r>
 800a57c:	bd10      	pop	{r4, pc}
 800a57e:	46c0      	nop			; (mov r8, r8)
 800a580:	2000000c 	.word	0x2000000c

0800a584 <__swbuf_r>:
 800a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a586:	0005      	movs	r5, r0
 800a588:	000e      	movs	r6, r1
 800a58a:	0014      	movs	r4, r2
 800a58c:	2800      	cmp	r0, #0
 800a58e:	d004      	beq.n	800a59a <__swbuf_r+0x16>
 800a590:	6983      	ldr	r3, [r0, #24]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d101      	bne.n	800a59a <__swbuf_r+0x16>
 800a596:	f000 f9f1 	bl	800a97c <__sinit>
 800a59a:	4b22      	ldr	r3, [pc, #136]	; (800a624 <__swbuf_r+0xa0>)
 800a59c:	429c      	cmp	r4, r3
 800a59e:	d12e      	bne.n	800a5fe <__swbuf_r+0x7a>
 800a5a0:	686c      	ldr	r4, [r5, #4]
 800a5a2:	69a3      	ldr	r3, [r4, #24]
 800a5a4:	60a3      	str	r3, [r4, #8]
 800a5a6:	89a3      	ldrh	r3, [r4, #12]
 800a5a8:	071b      	lsls	r3, r3, #28
 800a5aa:	d532      	bpl.n	800a612 <__swbuf_r+0x8e>
 800a5ac:	6923      	ldr	r3, [r4, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d02f      	beq.n	800a612 <__swbuf_r+0x8e>
 800a5b2:	6823      	ldr	r3, [r4, #0]
 800a5b4:	6922      	ldr	r2, [r4, #16]
 800a5b6:	b2f7      	uxtb	r7, r6
 800a5b8:	1a98      	subs	r0, r3, r2
 800a5ba:	6963      	ldr	r3, [r4, #20]
 800a5bc:	b2f6      	uxtb	r6, r6
 800a5be:	4283      	cmp	r3, r0
 800a5c0:	dc05      	bgt.n	800a5ce <__swbuf_r+0x4a>
 800a5c2:	0021      	movs	r1, r4
 800a5c4:	0028      	movs	r0, r5
 800a5c6:	f000 f937 	bl	800a838 <_fflush_r>
 800a5ca:	2800      	cmp	r0, #0
 800a5cc:	d127      	bne.n	800a61e <__swbuf_r+0x9a>
 800a5ce:	68a3      	ldr	r3, [r4, #8]
 800a5d0:	3001      	adds	r0, #1
 800a5d2:	3b01      	subs	r3, #1
 800a5d4:	60a3      	str	r3, [r4, #8]
 800a5d6:	6823      	ldr	r3, [r4, #0]
 800a5d8:	1c5a      	adds	r2, r3, #1
 800a5da:	6022      	str	r2, [r4, #0]
 800a5dc:	701f      	strb	r7, [r3, #0]
 800a5de:	6963      	ldr	r3, [r4, #20]
 800a5e0:	4283      	cmp	r3, r0
 800a5e2:	d004      	beq.n	800a5ee <__swbuf_r+0x6a>
 800a5e4:	89a3      	ldrh	r3, [r4, #12]
 800a5e6:	07db      	lsls	r3, r3, #31
 800a5e8:	d507      	bpl.n	800a5fa <__swbuf_r+0x76>
 800a5ea:	2e0a      	cmp	r6, #10
 800a5ec:	d105      	bne.n	800a5fa <__swbuf_r+0x76>
 800a5ee:	0021      	movs	r1, r4
 800a5f0:	0028      	movs	r0, r5
 800a5f2:	f000 f921 	bl	800a838 <_fflush_r>
 800a5f6:	2800      	cmp	r0, #0
 800a5f8:	d111      	bne.n	800a61e <__swbuf_r+0x9a>
 800a5fa:	0030      	movs	r0, r6
 800a5fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5fe:	4b0a      	ldr	r3, [pc, #40]	; (800a628 <__swbuf_r+0xa4>)
 800a600:	429c      	cmp	r4, r3
 800a602:	d101      	bne.n	800a608 <__swbuf_r+0x84>
 800a604:	68ac      	ldr	r4, [r5, #8]
 800a606:	e7cc      	b.n	800a5a2 <__swbuf_r+0x1e>
 800a608:	4b08      	ldr	r3, [pc, #32]	; (800a62c <__swbuf_r+0xa8>)
 800a60a:	429c      	cmp	r4, r3
 800a60c:	d1c9      	bne.n	800a5a2 <__swbuf_r+0x1e>
 800a60e:	68ec      	ldr	r4, [r5, #12]
 800a610:	e7c7      	b.n	800a5a2 <__swbuf_r+0x1e>
 800a612:	0021      	movs	r1, r4
 800a614:	0028      	movs	r0, r5
 800a616:	f000 f80b 	bl	800a630 <__swsetup_r>
 800a61a:	2800      	cmp	r0, #0
 800a61c:	d0c9      	beq.n	800a5b2 <__swbuf_r+0x2e>
 800a61e:	2601      	movs	r6, #1
 800a620:	4276      	negs	r6, r6
 800a622:	e7ea      	b.n	800a5fa <__swbuf_r+0x76>
 800a624:	0800b608 	.word	0x0800b608
 800a628:	0800b628 	.word	0x0800b628
 800a62c:	0800b5e8 	.word	0x0800b5e8

0800a630 <__swsetup_r>:
 800a630:	4b37      	ldr	r3, [pc, #220]	; (800a710 <__swsetup_r+0xe0>)
 800a632:	b570      	push	{r4, r5, r6, lr}
 800a634:	681d      	ldr	r5, [r3, #0]
 800a636:	0006      	movs	r6, r0
 800a638:	000c      	movs	r4, r1
 800a63a:	2d00      	cmp	r5, #0
 800a63c:	d005      	beq.n	800a64a <__swsetup_r+0x1a>
 800a63e:	69ab      	ldr	r3, [r5, #24]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d102      	bne.n	800a64a <__swsetup_r+0x1a>
 800a644:	0028      	movs	r0, r5
 800a646:	f000 f999 	bl	800a97c <__sinit>
 800a64a:	4b32      	ldr	r3, [pc, #200]	; (800a714 <__swsetup_r+0xe4>)
 800a64c:	429c      	cmp	r4, r3
 800a64e:	d10f      	bne.n	800a670 <__swsetup_r+0x40>
 800a650:	686c      	ldr	r4, [r5, #4]
 800a652:	230c      	movs	r3, #12
 800a654:	5ee2      	ldrsh	r2, [r4, r3]
 800a656:	b293      	uxth	r3, r2
 800a658:	0711      	lsls	r1, r2, #28
 800a65a:	d42d      	bmi.n	800a6b8 <__swsetup_r+0x88>
 800a65c:	06d9      	lsls	r1, r3, #27
 800a65e:	d411      	bmi.n	800a684 <__swsetup_r+0x54>
 800a660:	2309      	movs	r3, #9
 800a662:	2001      	movs	r0, #1
 800a664:	6033      	str	r3, [r6, #0]
 800a666:	3337      	adds	r3, #55	; 0x37
 800a668:	4313      	orrs	r3, r2
 800a66a:	81a3      	strh	r3, [r4, #12]
 800a66c:	4240      	negs	r0, r0
 800a66e:	bd70      	pop	{r4, r5, r6, pc}
 800a670:	4b29      	ldr	r3, [pc, #164]	; (800a718 <__swsetup_r+0xe8>)
 800a672:	429c      	cmp	r4, r3
 800a674:	d101      	bne.n	800a67a <__swsetup_r+0x4a>
 800a676:	68ac      	ldr	r4, [r5, #8]
 800a678:	e7eb      	b.n	800a652 <__swsetup_r+0x22>
 800a67a:	4b28      	ldr	r3, [pc, #160]	; (800a71c <__swsetup_r+0xec>)
 800a67c:	429c      	cmp	r4, r3
 800a67e:	d1e8      	bne.n	800a652 <__swsetup_r+0x22>
 800a680:	68ec      	ldr	r4, [r5, #12]
 800a682:	e7e6      	b.n	800a652 <__swsetup_r+0x22>
 800a684:	075b      	lsls	r3, r3, #29
 800a686:	d513      	bpl.n	800a6b0 <__swsetup_r+0x80>
 800a688:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a68a:	2900      	cmp	r1, #0
 800a68c:	d008      	beq.n	800a6a0 <__swsetup_r+0x70>
 800a68e:	0023      	movs	r3, r4
 800a690:	3344      	adds	r3, #68	; 0x44
 800a692:	4299      	cmp	r1, r3
 800a694:	d002      	beq.n	800a69c <__swsetup_r+0x6c>
 800a696:	0030      	movs	r0, r6
 800a698:	f000 fa80 	bl	800ab9c <_free_r>
 800a69c:	2300      	movs	r3, #0
 800a69e:	6363      	str	r3, [r4, #52]	; 0x34
 800a6a0:	2224      	movs	r2, #36	; 0x24
 800a6a2:	89a3      	ldrh	r3, [r4, #12]
 800a6a4:	4393      	bics	r3, r2
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	6063      	str	r3, [r4, #4]
 800a6ac:	6923      	ldr	r3, [r4, #16]
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	2308      	movs	r3, #8
 800a6b2:	89a2      	ldrh	r2, [r4, #12]
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	81a3      	strh	r3, [r4, #12]
 800a6b8:	6923      	ldr	r3, [r4, #16]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d10b      	bne.n	800a6d6 <__swsetup_r+0xa6>
 800a6be:	21a0      	movs	r1, #160	; 0xa0
 800a6c0:	2280      	movs	r2, #128	; 0x80
 800a6c2:	89a3      	ldrh	r3, [r4, #12]
 800a6c4:	0089      	lsls	r1, r1, #2
 800a6c6:	0092      	lsls	r2, r2, #2
 800a6c8:	400b      	ands	r3, r1
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d003      	beq.n	800a6d6 <__swsetup_r+0xa6>
 800a6ce:	0021      	movs	r1, r4
 800a6d0:	0030      	movs	r0, r6
 800a6d2:	f000 fa1f 	bl	800ab14 <__smakebuf_r>
 800a6d6:	220c      	movs	r2, #12
 800a6d8:	5ea3      	ldrsh	r3, [r4, r2]
 800a6da:	2001      	movs	r0, #1
 800a6dc:	001a      	movs	r2, r3
 800a6de:	b299      	uxth	r1, r3
 800a6e0:	4002      	ands	r2, r0
 800a6e2:	4203      	tst	r3, r0
 800a6e4:	d00f      	beq.n	800a706 <__swsetup_r+0xd6>
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	60a2      	str	r2, [r4, #8]
 800a6ea:	6962      	ldr	r2, [r4, #20]
 800a6ec:	4252      	negs	r2, r2
 800a6ee:	61a2      	str	r2, [r4, #24]
 800a6f0:	2000      	movs	r0, #0
 800a6f2:	6922      	ldr	r2, [r4, #16]
 800a6f4:	4282      	cmp	r2, r0
 800a6f6:	d1ba      	bne.n	800a66e <__swsetup_r+0x3e>
 800a6f8:	060a      	lsls	r2, r1, #24
 800a6fa:	d5b8      	bpl.n	800a66e <__swsetup_r+0x3e>
 800a6fc:	2240      	movs	r2, #64	; 0x40
 800a6fe:	4313      	orrs	r3, r2
 800a700:	81a3      	strh	r3, [r4, #12]
 800a702:	3801      	subs	r0, #1
 800a704:	e7b3      	b.n	800a66e <__swsetup_r+0x3e>
 800a706:	0788      	lsls	r0, r1, #30
 800a708:	d400      	bmi.n	800a70c <__swsetup_r+0xdc>
 800a70a:	6962      	ldr	r2, [r4, #20]
 800a70c:	60a2      	str	r2, [r4, #8]
 800a70e:	e7ef      	b.n	800a6f0 <__swsetup_r+0xc0>
 800a710:	2000000c 	.word	0x2000000c
 800a714:	0800b608 	.word	0x0800b608
 800a718:	0800b628 	.word	0x0800b628
 800a71c:	0800b5e8 	.word	0x0800b5e8

0800a720 <__sflush_r>:
 800a720:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a722:	898b      	ldrh	r3, [r1, #12]
 800a724:	0005      	movs	r5, r0
 800a726:	000c      	movs	r4, r1
 800a728:	071a      	lsls	r2, r3, #28
 800a72a:	d45f      	bmi.n	800a7ec <__sflush_r+0xcc>
 800a72c:	684a      	ldr	r2, [r1, #4]
 800a72e:	2a00      	cmp	r2, #0
 800a730:	dc04      	bgt.n	800a73c <__sflush_r+0x1c>
 800a732:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800a734:	2a00      	cmp	r2, #0
 800a736:	dc01      	bgt.n	800a73c <__sflush_r+0x1c>
 800a738:	2000      	movs	r0, #0
 800a73a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a73c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a73e:	2f00      	cmp	r7, #0
 800a740:	d0fa      	beq.n	800a738 <__sflush_r+0x18>
 800a742:	2200      	movs	r2, #0
 800a744:	2180      	movs	r1, #128	; 0x80
 800a746:	682e      	ldr	r6, [r5, #0]
 800a748:	602a      	str	r2, [r5, #0]
 800a74a:	001a      	movs	r2, r3
 800a74c:	0149      	lsls	r1, r1, #5
 800a74e:	400a      	ands	r2, r1
 800a750:	420b      	tst	r3, r1
 800a752:	d034      	beq.n	800a7be <__sflush_r+0x9e>
 800a754:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a756:	89a3      	ldrh	r3, [r4, #12]
 800a758:	075b      	lsls	r3, r3, #29
 800a75a:	d506      	bpl.n	800a76a <__sflush_r+0x4a>
 800a75c:	6863      	ldr	r3, [r4, #4]
 800a75e:	1ac0      	subs	r0, r0, r3
 800a760:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a762:	2b00      	cmp	r3, #0
 800a764:	d001      	beq.n	800a76a <__sflush_r+0x4a>
 800a766:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a768:	1ac0      	subs	r0, r0, r3
 800a76a:	0002      	movs	r2, r0
 800a76c:	6a21      	ldr	r1, [r4, #32]
 800a76e:	2300      	movs	r3, #0
 800a770:	0028      	movs	r0, r5
 800a772:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a774:	47b8      	blx	r7
 800a776:	89a1      	ldrh	r1, [r4, #12]
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d106      	bne.n	800a78a <__sflush_r+0x6a>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	2b1d      	cmp	r3, #29
 800a780:	d831      	bhi.n	800a7e6 <__sflush_r+0xc6>
 800a782:	4a2c      	ldr	r2, [pc, #176]	; (800a834 <__sflush_r+0x114>)
 800a784:	40da      	lsrs	r2, r3
 800a786:	07d3      	lsls	r3, r2, #31
 800a788:	d52d      	bpl.n	800a7e6 <__sflush_r+0xc6>
 800a78a:	2300      	movs	r3, #0
 800a78c:	6063      	str	r3, [r4, #4]
 800a78e:	6923      	ldr	r3, [r4, #16]
 800a790:	6023      	str	r3, [r4, #0]
 800a792:	04cb      	lsls	r3, r1, #19
 800a794:	d505      	bpl.n	800a7a2 <__sflush_r+0x82>
 800a796:	1c43      	adds	r3, r0, #1
 800a798:	d102      	bne.n	800a7a0 <__sflush_r+0x80>
 800a79a:	682b      	ldr	r3, [r5, #0]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d100      	bne.n	800a7a2 <__sflush_r+0x82>
 800a7a0:	6560      	str	r0, [r4, #84]	; 0x54
 800a7a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a7a4:	602e      	str	r6, [r5, #0]
 800a7a6:	2900      	cmp	r1, #0
 800a7a8:	d0c6      	beq.n	800a738 <__sflush_r+0x18>
 800a7aa:	0023      	movs	r3, r4
 800a7ac:	3344      	adds	r3, #68	; 0x44
 800a7ae:	4299      	cmp	r1, r3
 800a7b0:	d002      	beq.n	800a7b8 <__sflush_r+0x98>
 800a7b2:	0028      	movs	r0, r5
 800a7b4:	f000 f9f2 	bl	800ab9c <_free_r>
 800a7b8:	2000      	movs	r0, #0
 800a7ba:	6360      	str	r0, [r4, #52]	; 0x34
 800a7bc:	e7bd      	b.n	800a73a <__sflush_r+0x1a>
 800a7be:	2301      	movs	r3, #1
 800a7c0:	0028      	movs	r0, r5
 800a7c2:	6a21      	ldr	r1, [r4, #32]
 800a7c4:	47b8      	blx	r7
 800a7c6:	1c43      	adds	r3, r0, #1
 800a7c8:	d1c5      	bne.n	800a756 <__sflush_r+0x36>
 800a7ca:	682b      	ldr	r3, [r5, #0]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d0c2      	beq.n	800a756 <__sflush_r+0x36>
 800a7d0:	2b1d      	cmp	r3, #29
 800a7d2:	d001      	beq.n	800a7d8 <__sflush_r+0xb8>
 800a7d4:	2b16      	cmp	r3, #22
 800a7d6:	d101      	bne.n	800a7dc <__sflush_r+0xbc>
 800a7d8:	602e      	str	r6, [r5, #0]
 800a7da:	e7ad      	b.n	800a738 <__sflush_r+0x18>
 800a7dc:	2340      	movs	r3, #64	; 0x40
 800a7de:	89a2      	ldrh	r2, [r4, #12]
 800a7e0:	4313      	orrs	r3, r2
 800a7e2:	81a3      	strh	r3, [r4, #12]
 800a7e4:	e7a9      	b.n	800a73a <__sflush_r+0x1a>
 800a7e6:	2340      	movs	r3, #64	; 0x40
 800a7e8:	430b      	orrs	r3, r1
 800a7ea:	e7fa      	b.n	800a7e2 <__sflush_r+0xc2>
 800a7ec:	690f      	ldr	r7, [r1, #16]
 800a7ee:	2f00      	cmp	r7, #0
 800a7f0:	d0a2      	beq.n	800a738 <__sflush_r+0x18>
 800a7f2:	680a      	ldr	r2, [r1, #0]
 800a7f4:	600f      	str	r7, [r1, #0]
 800a7f6:	1bd2      	subs	r2, r2, r7
 800a7f8:	9201      	str	r2, [sp, #4]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	079b      	lsls	r3, r3, #30
 800a7fe:	d100      	bne.n	800a802 <__sflush_r+0xe2>
 800a800:	694a      	ldr	r2, [r1, #20]
 800a802:	60a2      	str	r2, [r4, #8]
 800a804:	9b01      	ldr	r3, [sp, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	dc00      	bgt.n	800a80c <__sflush_r+0xec>
 800a80a:	e795      	b.n	800a738 <__sflush_r+0x18>
 800a80c:	003a      	movs	r2, r7
 800a80e:	0028      	movs	r0, r5
 800a810:	9b01      	ldr	r3, [sp, #4]
 800a812:	6a21      	ldr	r1, [r4, #32]
 800a814:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a816:	47b0      	blx	r6
 800a818:	2800      	cmp	r0, #0
 800a81a:	dc06      	bgt.n	800a82a <__sflush_r+0x10a>
 800a81c:	2340      	movs	r3, #64	; 0x40
 800a81e:	2001      	movs	r0, #1
 800a820:	89a2      	ldrh	r2, [r4, #12]
 800a822:	4240      	negs	r0, r0
 800a824:	4313      	orrs	r3, r2
 800a826:	81a3      	strh	r3, [r4, #12]
 800a828:	e787      	b.n	800a73a <__sflush_r+0x1a>
 800a82a:	9b01      	ldr	r3, [sp, #4]
 800a82c:	183f      	adds	r7, r7, r0
 800a82e:	1a1b      	subs	r3, r3, r0
 800a830:	9301      	str	r3, [sp, #4]
 800a832:	e7e7      	b.n	800a804 <__sflush_r+0xe4>
 800a834:	20400001 	.word	0x20400001

0800a838 <_fflush_r>:
 800a838:	690b      	ldr	r3, [r1, #16]
 800a83a:	b570      	push	{r4, r5, r6, lr}
 800a83c:	0005      	movs	r5, r0
 800a83e:	000c      	movs	r4, r1
 800a840:	2b00      	cmp	r3, #0
 800a842:	d102      	bne.n	800a84a <_fflush_r+0x12>
 800a844:	2500      	movs	r5, #0
 800a846:	0028      	movs	r0, r5
 800a848:	bd70      	pop	{r4, r5, r6, pc}
 800a84a:	2800      	cmp	r0, #0
 800a84c:	d004      	beq.n	800a858 <_fflush_r+0x20>
 800a84e:	6983      	ldr	r3, [r0, #24]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d101      	bne.n	800a858 <_fflush_r+0x20>
 800a854:	f000 f892 	bl	800a97c <__sinit>
 800a858:	4b14      	ldr	r3, [pc, #80]	; (800a8ac <_fflush_r+0x74>)
 800a85a:	429c      	cmp	r4, r3
 800a85c:	d11b      	bne.n	800a896 <_fflush_r+0x5e>
 800a85e:	686c      	ldr	r4, [r5, #4]
 800a860:	220c      	movs	r2, #12
 800a862:	5ea3      	ldrsh	r3, [r4, r2]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d0ed      	beq.n	800a844 <_fflush_r+0xc>
 800a868:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a86a:	07d2      	lsls	r2, r2, #31
 800a86c:	d404      	bmi.n	800a878 <_fflush_r+0x40>
 800a86e:	059b      	lsls	r3, r3, #22
 800a870:	d402      	bmi.n	800a878 <_fflush_r+0x40>
 800a872:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a874:	f000 f923 	bl	800aabe <__retarget_lock_acquire_recursive>
 800a878:	0028      	movs	r0, r5
 800a87a:	0021      	movs	r1, r4
 800a87c:	f7ff ff50 	bl	800a720 <__sflush_r>
 800a880:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a882:	0005      	movs	r5, r0
 800a884:	07db      	lsls	r3, r3, #31
 800a886:	d4de      	bmi.n	800a846 <_fflush_r+0xe>
 800a888:	89a3      	ldrh	r3, [r4, #12]
 800a88a:	059b      	lsls	r3, r3, #22
 800a88c:	d4db      	bmi.n	800a846 <_fflush_r+0xe>
 800a88e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a890:	f000 f916 	bl	800aac0 <__retarget_lock_release_recursive>
 800a894:	e7d7      	b.n	800a846 <_fflush_r+0xe>
 800a896:	4b06      	ldr	r3, [pc, #24]	; (800a8b0 <_fflush_r+0x78>)
 800a898:	429c      	cmp	r4, r3
 800a89a:	d101      	bne.n	800a8a0 <_fflush_r+0x68>
 800a89c:	68ac      	ldr	r4, [r5, #8]
 800a89e:	e7df      	b.n	800a860 <_fflush_r+0x28>
 800a8a0:	4b04      	ldr	r3, [pc, #16]	; (800a8b4 <_fflush_r+0x7c>)
 800a8a2:	429c      	cmp	r4, r3
 800a8a4:	d1dc      	bne.n	800a860 <_fflush_r+0x28>
 800a8a6:	68ec      	ldr	r4, [r5, #12]
 800a8a8:	e7da      	b.n	800a860 <_fflush_r+0x28>
 800a8aa:	46c0      	nop			; (mov r8, r8)
 800a8ac:	0800b608 	.word	0x0800b608
 800a8b0:	0800b628 	.word	0x0800b628
 800a8b4:	0800b5e8 	.word	0x0800b5e8

0800a8b8 <std>:
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	b510      	push	{r4, lr}
 800a8bc:	0004      	movs	r4, r0
 800a8be:	6003      	str	r3, [r0, #0]
 800a8c0:	6043      	str	r3, [r0, #4]
 800a8c2:	6083      	str	r3, [r0, #8]
 800a8c4:	8181      	strh	r1, [r0, #12]
 800a8c6:	6643      	str	r3, [r0, #100]	; 0x64
 800a8c8:	0019      	movs	r1, r3
 800a8ca:	81c2      	strh	r2, [r0, #14]
 800a8cc:	6103      	str	r3, [r0, #16]
 800a8ce:	6143      	str	r3, [r0, #20]
 800a8d0:	6183      	str	r3, [r0, #24]
 800a8d2:	2208      	movs	r2, #8
 800a8d4:	305c      	adds	r0, #92	; 0x5c
 800a8d6:	f7ff fdb7 	bl	800a448 <memset>
 800a8da:	4b05      	ldr	r3, [pc, #20]	; (800a8f0 <std+0x38>)
 800a8dc:	6224      	str	r4, [r4, #32]
 800a8de:	6263      	str	r3, [r4, #36]	; 0x24
 800a8e0:	4b04      	ldr	r3, [pc, #16]	; (800a8f4 <std+0x3c>)
 800a8e2:	62a3      	str	r3, [r4, #40]	; 0x28
 800a8e4:	4b04      	ldr	r3, [pc, #16]	; (800a8f8 <std+0x40>)
 800a8e6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a8e8:	4b04      	ldr	r3, [pc, #16]	; (800a8fc <std+0x44>)
 800a8ea:	6323      	str	r3, [r4, #48]	; 0x30
 800a8ec:	bd10      	pop	{r4, pc}
 800a8ee:	46c0      	nop			; (mov r8, r8)
 800a8f0:	0800b34d 	.word	0x0800b34d
 800a8f4:	0800b375 	.word	0x0800b375
 800a8f8:	0800b3ad 	.word	0x0800b3ad
 800a8fc:	0800b3d9 	.word	0x0800b3d9

0800a900 <_cleanup_r>:
 800a900:	b510      	push	{r4, lr}
 800a902:	4902      	ldr	r1, [pc, #8]	; (800a90c <_cleanup_r+0xc>)
 800a904:	f000 f8ba 	bl	800aa7c <_fwalk_reent>
 800a908:	bd10      	pop	{r4, pc}
 800a90a:	46c0      	nop			; (mov r8, r8)
 800a90c:	0800a839 	.word	0x0800a839

0800a910 <__sfmoreglue>:
 800a910:	b570      	push	{r4, r5, r6, lr}
 800a912:	2568      	movs	r5, #104	; 0x68
 800a914:	1e4a      	subs	r2, r1, #1
 800a916:	4355      	muls	r5, r2
 800a918:	000e      	movs	r6, r1
 800a91a:	0029      	movs	r1, r5
 800a91c:	3174      	adds	r1, #116	; 0x74
 800a91e:	f000 f9a9 	bl	800ac74 <_malloc_r>
 800a922:	1e04      	subs	r4, r0, #0
 800a924:	d008      	beq.n	800a938 <__sfmoreglue+0x28>
 800a926:	2100      	movs	r1, #0
 800a928:	002a      	movs	r2, r5
 800a92a:	6001      	str	r1, [r0, #0]
 800a92c:	6046      	str	r6, [r0, #4]
 800a92e:	300c      	adds	r0, #12
 800a930:	60a0      	str	r0, [r4, #8]
 800a932:	3268      	adds	r2, #104	; 0x68
 800a934:	f7ff fd88 	bl	800a448 <memset>
 800a938:	0020      	movs	r0, r4
 800a93a:	bd70      	pop	{r4, r5, r6, pc}

0800a93c <__sfp_lock_acquire>:
 800a93c:	b510      	push	{r4, lr}
 800a93e:	4802      	ldr	r0, [pc, #8]	; (800a948 <__sfp_lock_acquire+0xc>)
 800a940:	f000 f8bd 	bl	800aabe <__retarget_lock_acquire_recursive>
 800a944:	bd10      	pop	{r4, pc}
 800a946:	46c0      	nop			; (mov r8, r8)
 800a948:	20000129 	.word	0x20000129

0800a94c <__sfp_lock_release>:
 800a94c:	b510      	push	{r4, lr}
 800a94e:	4802      	ldr	r0, [pc, #8]	; (800a958 <__sfp_lock_release+0xc>)
 800a950:	f000 f8b6 	bl	800aac0 <__retarget_lock_release_recursive>
 800a954:	bd10      	pop	{r4, pc}
 800a956:	46c0      	nop			; (mov r8, r8)
 800a958:	20000129 	.word	0x20000129

0800a95c <__sinit_lock_acquire>:
 800a95c:	b510      	push	{r4, lr}
 800a95e:	4802      	ldr	r0, [pc, #8]	; (800a968 <__sinit_lock_acquire+0xc>)
 800a960:	f000 f8ad 	bl	800aabe <__retarget_lock_acquire_recursive>
 800a964:	bd10      	pop	{r4, pc}
 800a966:	46c0      	nop			; (mov r8, r8)
 800a968:	2000012a 	.word	0x2000012a

0800a96c <__sinit_lock_release>:
 800a96c:	b510      	push	{r4, lr}
 800a96e:	4802      	ldr	r0, [pc, #8]	; (800a978 <__sinit_lock_release+0xc>)
 800a970:	f000 f8a6 	bl	800aac0 <__retarget_lock_release_recursive>
 800a974:	bd10      	pop	{r4, pc}
 800a976:	46c0      	nop			; (mov r8, r8)
 800a978:	2000012a 	.word	0x2000012a

0800a97c <__sinit>:
 800a97c:	b513      	push	{r0, r1, r4, lr}
 800a97e:	0004      	movs	r4, r0
 800a980:	f7ff ffec 	bl	800a95c <__sinit_lock_acquire>
 800a984:	69a3      	ldr	r3, [r4, #24]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d002      	beq.n	800a990 <__sinit+0x14>
 800a98a:	f7ff ffef 	bl	800a96c <__sinit_lock_release>
 800a98e:	bd13      	pop	{r0, r1, r4, pc}
 800a990:	64a3      	str	r3, [r4, #72]	; 0x48
 800a992:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a994:	6523      	str	r3, [r4, #80]	; 0x50
 800a996:	4b13      	ldr	r3, [pc, #76]	; (800a9e4 <__sinit+0x68>)
 800a998:	4a13      	ldr	r2, [pc, #76]	; (800a9e8 <__sinit+0x6c>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a99e:	9301      	str	r3, [sp, #4]
 800a9a0:	42a3      	cmp	r3, r4
 800a9a2:	d101      	bne.n	800a9a8 <__sinit+0x2c>
 800a9a4:	2301      	movs	r3, #1
 800a9a6:	61a3      	str	r3, [r4, #24]
 800a9a8:	0020      	movs	r0, r4
 800a9aa:	f000 f81f 	bl	800a9ec <__sfp>
 800a9ae:	6060      	str	r0, [r4, #4]
 800a9b0:	0020      	movs	r0, r4
 800a9b2:	f000 f81b 	bl	800a9ec <__sfp>
 800a9b6:	60a0      	str	r0, [r4, #8]
 800a9b8:	0020      	movs	r0, r4
 800a9ba:	f000 f817 	bl	800a9ec <__sfp>
 800a9be:	2200      	movs	r2, #0
 800a9c0:	2104      	movs	r1, #4
 800a9c2:	60e0      	str	r0, [r4, #12]
 800a9c4:	6860      	ldr	r0, [r4, #4]
 800a9c6:	f7ff ff77 	bl	800a8b8 <std>
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	2109      	movs	r1, #9
 800a9ce:	68a0      	ldr	r0, [r4, #8]
 800a9d0:	f7ff ff72 	bl	800a8b8 <std>
 800a9d4:	2202      	movs	r2, #2
 800a9d6:	2112      	movs	r1, #18
 800a9d8:	68e0      	ldr	r0, [r4, #12]
 800a9da:	f7ff ff6d 	bl	800a8b8 <std>
 800a9de:	2301      	movs	r3, #1
 800a9e0:	61a3      	str	r3, [r4, #24]
 800a9e2:	e7d2      	b.n	800a98a <__sinit+0xe>
 800a9e4:	0800b5e4 	.word	0x0800b5e4
 800a9e8:	0800a901 	.word	0x0800a901

0800a9ec <__sfp>:
 800a9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ee:	0007      	movs	r7, r0
 800a9f0:	f7ff ffa4 	bl	800a93c <__sfp_lock_acquire>
 800a9f4:	4b1f      	ldr	r3, [pc, #124]	; (800aa74 <__sfp+0x88>)
 800a9f6:	681e      	ldr	r6, [r3, #0]
 800a9f8:	69b3      	ldr	r3, [r6, #24]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d102      	bne.n	800aa04 <__sfp+0x18>
 800a9fe:	0030      	movs	r0, r6
 800aa00:	f7ff ffbc 	bl	800a97c <__sinit>
 800aa04:	3648      	adds	r6, #72	; 0x48
 800aa06:	68b4      	ldr	r4, [r6, #8]
 800aa08:	6873      	ldr	r3, [r6, #4]
 800aa0a:	3b01      	subs	r3, #1
 800aa0c:	d504      	bpl.n	800aa18 <__sfp+0x2c>
 800aa0e:	6833      	ldr	r3, [r6, #0]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d022      	beq.n	800aa5a <__sfp+0x6e>
 800aa14:	6836      	ldr	r6, [r6, #0]
 800aa16:	e7f6      	b.n	800aa06 <__sfp+0x1a>
 800aa18:	220c      	movs	r2, #12
 800aa1a:	5ea5      	ldrsh	r5, [r4, r2]
 800aa1c:	2d00      	cmp	r5, #0
 800aa1e:	d11a      	bne.n	800aa56 <__sfp+0x6a>
 800aa20:	0020      	movs	r0, r4
 800aa22:	4b15      	ldr	r3, [pc, #84]	; (800aa78 <__sfp+0x8c>)
 800aa24:	3058      	adds	r0, #88	; 0x58
 800aa26:	60e3      	str	r3, [r4, #12]
 800aa28:	6665      	str	r5, [r4, #100]	; 0x64
 800aa2a:	f000 f847 	bl	800aabc <__retarget_lock_init_recursive>
 800aa2e:	f7ff ff8d 	bl	800a94c <__sfp_lock_release>
 800aa32:	0020      	movs	r0, r4
 800aa34:	2208      	movs	r2, #8
 800aa36:	0029      	movs	r1, r5
 800aa38:	6025      	str	r5, [r4, #0]
 800aa3a:	60a5      	str	r5, [r4, #8]
 800aa3c:	6065      	str	r5, [r4, #4]
 800aa3e:	6125      	str	r5, [r4, #16]
 800aa40:	6165      	str	r5, [r4, #20]
 800aa42:	61a5      	str	r5, [r4, #24]
 800aa44:	305c      	adds	r0, #92	; 0x5c
 800aa46:	f7ff fcff 	bl	800a448 <memset>
 800aa4a:	6365      	str	r5, [r4, #52]	; 0x34
 800aa4c:	63a5      	str	r5, [r4, #56]	; 0x38
 800aa4e:	64a5      	str	r5, [r4, #72]	; 0x48
 800aa50:	64e5      	str	r5, [r4, #76]	; 0x4c
 800aa52:	0020      	movs	r0, r4
 800aa54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa56:	3468      	adds	r4, #104	; 0x68
 800aa58:	e7d7      	b.n	800aa0a <__sfp+0x1e>
 800aa5a:	2104      	movs	r1, #4
 800aa5c:	0038      	movs	r0, r7
 800aa5e:	f7ff ff57 	bl	800a910 <__sfmoreglue>
 800aa62:	1e04      	subs	r4, r0, #0
 800aa64:	6030      	str	r0, [r6, #0]
 800aa66:	d1d5      	bne.n	800aa14 <__sfp+0x28>
 800aa68:	f7ff ff70 	bl	800a94c <__sfp_lock_release>
 800aa6c:	230c      	movs	r3, #12
 800aa6e:	603b      	str	r3, [r7, #0]
 800aa70:	e7ef      	b.n	800aa52 <__sfp+0x66>
 800aa72:	46c0      	nop			; (mov r8, r8)
 800aa74:	0800b5e4 	.word	0x0800b5e4
 800aa78:	ffff0001 	.word	0xffff0001

0800aa7c <_fwalk_reent>:
 800aa7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa7e:	0004      	movs	r4, r0
 800aa80:	0006      	movs	r6, r0
 800aa82:	2700      	movs	r7, #0
 800aa84:	9101      	str	r1, [sp, #4]
 800aa86:	3448      	adds	r4, #72	; 0x48
 800aa88:	6863      	ldr	r3, [r4, #4]
 800aa8a:	68a5      	ldr	r5, [r4, #8]
 800aa8c:	9300      	str	r3, [sp, #0]
 800aa8e:	9b00      	ldr	r3, [sp, #0]
 800aa90:	3b01      	subs	r3, #1
 800aa92:	9300      	str	r3, [sp, #0]
 800aa94:	d504      	bpl.n	800aaa0 <_fwalk_reent+0x24>
 800aa96:	6824      	ldr	r4, [r4, #0]
 800aa98:	2c00      	cmp	r4, #0
 800aa9a:	d1f5      	bne.n	800aa88 <_fwalk_reent+0xc>
 800aa9c:	0038      	movs	r0, r7
 800aa9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aaa0:	89ab      	ldrh	r3, [r5, #12]
 800aaa2:	2b01      	cmp	r3, #1
 800aaa4:	d908      	bls.n	800aab8 <_fwalk_reent+0x3c>
 800aaa6:	220e      	movs	r2, #14
 800aaa8:	5eab      	ldrsh	r3, [r5, r2]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	d004      	beq.n	800aab8 <_fwalk_reent+0x3c>
 800aaae:	0029      	movs	r1, r5
 800aab0:	0030      	movs	r0, r6
 800aab2:	9b01      	ldr	r3, [sp, #4]
 800aab4:	4798      	blx	r3
 800aab6:	4307      	orrs	r7, r0
 800aab8:	3568      	adds	r5, #104	; 0x68
 800aaba:	e7e8      	b.n	800aa8e <_fwalk_reent+0x12>

0800aabc <__retarget_lock_init_recursive>:
 800aabc:	4770      	bx	lr

0800aabe <__retarget_lock_acquire_recursive>:
 800aabe:	4770      	bx	lr

0800aac0 <__retarget_lock_release_recursive>:
 800aac0:	4770      	bx	lr
	...

0800aac4 <__swhatbuf_r>:
 800aac4:	b570      	push	{r4, r5, r6, lr}
 800aac6:	000e      	movs	r6, r1
 800aac8:	001d      	movs	r5, r3
 800aaca:	230e      	movs	r3, #14
 800aacc:	5ec9      	ldrsh	r1, [r1, r3]
 800aace:	0014      	movs	r4, r2
 800aad0:	b096      	sub	sp, #88	; 0x58
 800aad2:	2900      	cmp	r1, #0
 800aad4:	da08      	bge.n	800aae8 <__swhatbuf_r+0x24>
 800aad6:	220c      	movs	r2, #12
 800aad8:	5eb3      	ldrsh	r3, [r6, r2]
 800aada:	2200      	movs	r2, #0
 800aadc:	602a      	str	r2, [r5, #0]
 800aade:	061b      	lsls	r3, r3, #24
 800aae0:	d411      	bmi.n	800ab06 <__swhatbuf_r+0x42>
 800aae2:	2380      	movs	r3, #128	; 0x80
 800aae4:	00db      	lsls	r3, r3, #3
 800aae6:	e00f      	b.n	800ab08 <__swhatbuf_r+0x44>
 800aae8:	466a      	mov	r2, sp
 800aaea:	f000 fca1 	bl	800b430 <_fstat_r>
 800aaee:	2800      	cmp	r0, #0
 800aaf0:	dbf1      	blt.n	800aad6 <__swhatbuf_r+0x12>
 800aaf2:	23f0      	movs	r3, #240	; 0xf0
 800aaf4:	9901      	ldr	r1, [sp, #4]
 800aaf6:	021b      	lsls	r3, r3, #8
 800aaf8:	4019      	ands	r1, r3
 800aafa:	4b05      	ldr	r3, [pc, #20]	; (800ab10 <__swhatbuf_r+0x4c>)
 800aafc:	18c9      	adds	r1, r1, r3
 800aafe:	424b      	negs	r3, r1
 800ab00:	4159      	adcs	r1, r3
 800ab02:	6029      	str	r1, [r5, #0]
 800ab04:	e7ed      	b.n	800aae2 <__swhatbuf_r+0x1e>
 800ab06:	2340      	movs	r3, #64	; 0x40
 800ab08:	2000      	movs	r0, #0
 800ab0a:	6023      	str	r3, [r4, #0]
 800ab0c:	b016      	add	sp, #88	; 0x58
 800ab0e:	bd70      	pop	{r4, r5, r6, pc}
 800ab10:	ffffe000 	.word	0xffffe000

0800ab14 <__smakebuf_r>:
 800ab14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab16:	2602      	movs	r6, #2
 800ab18:	898b      	ldrh	r3, [r1, #12]
 800ab1a:	0005      	movs	r5, r0
 800ab1c:	000c      	movs	r4, r1
 800ab1e:	4233      	tst	r3, r6
 800ab20:	d006      	beq.n	800ab30 <__smakebuf_r+0x1c>
 800ab22:	0023      	movs	r3, r4
 800ab24:	3347      	adds	r3, #71	; 0x47
 800ab26:	6023      	str	r3, [r4, #0]
 800ab28:	6123      	str	r3, [r4, #16]
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	6163      	str	r3, [r4, #20]
 800ab2e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ab30:	466a      	mov	r2, sp
 800ab32:	ab01      	add	r3, sp, #4
 800ab34:	f7ff ffc6 	bl	800aac4 <__swhatbuf_r>
 800ab38:	9900      	ldr	r1, [sp, #0]
 800ab3a:	0007      	movs	r7, r0
 800ab3c:	0028      	movs	r0, r5
 800ab3e:	f000 f899 	bl	800ac74 <_malloc_r>
 800ab42:	2800      	cmp	r0, #0
 800ab44:	d108      	bne.n	800ab58 <__smakebuf_r+0x44>
 800ab46:	220c      	movs	r2, #12
 800ab48:	5ea3      	ldrsh	r3, [r4, r2]
 800ab4a:	059a      	lsls	r2, r3, #22
 800ab4c:	d4ef      	bmi.n	800ab2e <__smakebuf_r+0x1a>
 800ab4e:	2203      	movs	r2, #3
 800ab50:	4393      	bics	r3, r2
 800ab52:	431e      	orrs	r6, r3
 800ab54:	81a6      	strh	r6, [r4, #12]
 800ab56:	e7e4      	b.n	800ab22 <__smakebuf_r+0xe>
 800ab58:	4b0f      	ldr	r3, [pc, #60]	; (800ab98 <__smakebuf_r+0x84>)
 800ab5a:	62ab      	str	r3, [r5, #40]	; 0x28
 800ab5c:	2380      	movs	r3, #128	; 0x80
 800ab5e:	89a2      	ldrh	r2, [r4, #12]
 800ab60:	6020      	str	r0, [r4, #0]
 800ab62:	4313      	orrs	r3, r2
 800ab64:	81a3      	strh	r3, [r4, #12]
 800ab66:	9b00      	ldr	r3, [sp, #0]
 800ab68:	6120      	str	r0, [r4, #16]
 800ab6a:	6163      	str	r3, [r4, #20]
 800ab6c:	9b01      	ldr	r3, [sp, #4]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d00d      	beq.n	800ab8e <__smakebuf_r+0x7a>
 800ab72:	0028      	movs	r0, r5
 800ab74:	230e      	movs	r3, #14
 800ab76:	5ee1      	ldrsh	r1, [r4, r3]
 800ab78:	f000 fc6c 	bl	800b454 <_isatty_r>
 800ab7c:	2800      	cmp	r0, #0
 800ab7e:	d006      	beq.n	800ab8e <__smakebuf_r+0x7a>
 800ab80:	2203      	movs	r2, #3
 800ab82:	89a3      	ldrh	r3, [r4, #12]
 800ab84:	4393      	bics	r3, r2
 800ab86:	001a      	movs	r2, r3
 800ab88:	2301      	movs	r3, #1
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	81a3      	strh	r3, [r4, #12]
 800ab8e:	89a0      	ldrh	r0, [r4, #12]
 800ab90:	4307      	orrs	r7, r0
 800ab92:	81a7      	strh	r7, [r4, #12]
 800ab94:	e7cb      	b.n	800ab2e <__smakebuf_r+0x1a>
 800ab96:	46c0      	nop			; (mov r8, r8)
 800ab98:	0800a901 	.word	0x0800a901

0800ab9c <_free_r>:
 800ab9c:	b570      	push	{r4, r5, r6, lr}
 800ab9e:	0005      	movs	r5, r0
 800aba0:	2900      	cmp	r1, #0
 800aba2:	d010      	beq.n	800abc6 <_free_r+0x2a>
 800aba4:	1f0c      	subs	r4, r1, #4
 800aba6:	6823      	ldr	r3, [r4, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	da00      	bge.n	800abae <_free_r+0x12>
 800abac:	18e4      	adds	r4, r4, r3
 800abae:	0028      	movs	r0, r5
 800abb0:	f000 fc82 	bl	800b4b8 <__malloc_lock>
 800abb4:	4a1d      	ldr	r2, [pc, #116]	; (800ac2c <_free_r+0x90>)
 800abb6:	6813      	ldr	r3, [r2, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d105      	bne.n	800abc8 <_free_r+0x2c>
 800abbc:	6063      	str	r3, [r4, #4]
 800abbe:	6014      	str	r4, [r2, #0]
 800abc0:	0028      	movs	r0, r5
 800abc2:	f000 fc81 	bl	800b4c8 <__malloc_unlock>
 800abc6:	bd70      	pop	{r4, r5, r6, pc}
 800abc8:	42a3      	cmp	r3, r4
 800abca:	d908      	bls.n	800abde <_free_r+0x42>
 800abcc:	6821      	ldr	r1, [r4, #0]
 800abce:	1860      	adds	r0, r4, r1
 800abd0:	4283      	cmp	r3, r0
 800abd2:	d1f3      	bne.n	800abbc <_free_r+0x20>
 800abd4:	6818      	ldr	r0, [r3, #0]
 800abd6:	685b      	ldr	r3, [r3, #4]
 800abd8:	1841      	adds	r1, r0, r1
 800abda:	6021      	str	r1, [r4, #0]
 800abdc:	e7ee      	b.n	800abbc <_free_r+0x20>
 800abde:	001a      	movs	r2, r3
 800abe0:	685b      	ldr	r3, [r3, #4]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d001      	beq.n	800abea <_free_r+0x4e>
 800abe6:	42a3      	cmp	r3, r4
 800abe8:	d9f9      	bls.n	800abde <_free_r+0x42>
 800abea:	6811      	ldr	r1, [r2, #0]
 800abec:	1850      	adds	r0, r2, r1
 800abee:	42a0      	cmp	r0, r4
 800abf0:	d10b      	bne.n	800ac0a <_free_r+0x6e>
 800abf2:	6820      	ldr	r0, [r4, #0]
 800abf4:	1809      	adds	r1, r1, r0
 800abf6:	1850      	adds	r0, r2, r1
 800abf8:	6011      	str	r1, [r2, #0]
 800abfa:	4283      	cmp	r3, r0
 800abfc:	d1e0      	bne.n	800abc0 <_free_r+0x24>
 800abfe:	6818      	ldr	r0, [r3, #0]
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	1841      	adds	r1, r0, r1
 800ac04:	6011      	str	r1, [r2, #0]
 800ac06:	6053      	str	r3, [r2, #4]
 800ac08:	e7da      	b.n	800abc0 <_free_r+0x24>
 800ac0a:	42a0      	cmp	r0, r4
 800ac0c:	d902      	bls.n	800ac14 <_free_r+0x78>
 800ac0e:	230c      	movs	r3, #12
 800ac10:	602b      	str	r3, [r5, #0]
 800ac12:	e7d5      	b.n	800abc0 <_free_r+0x24>
 800ac14:	6821      	ldr	r1, [r4, #0]
 800ac16:	1860      	adds	r0, r4, r1
 800ac18:	4283      	cmp	r3, r0
 800ac1a:	d103      	bne.n	800ac24 <_free_r+0x88>
 800ac1c:	6818      	ldr	r0, [r3, #0]
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	1841      	adds	r1, r0, r1
 800ac22:	6021      	str	r1, [r4, #0]
 800ac24:	6063      	str	r3, [r4, #4]
 800ac26:	6054      	str	r4, [r2, #4]
 800ac28:	e7ca      	b.n	800abc0 <_free_r+0x24>
 800ac2a:	46c0      	nop			; (mov r8, r8)
 800ac2c:	2000012c 	.word	0x2000012c

0800ac30 <sbrk_aligned>:
 800ac30:	b570      	push	{r4, r5, r6, lr}
 800ac32:	4e0f      	ldr	r6, [pc, #60]	; (800ac70 <sbrk_aligned+0x40>)
 800ac34:	000d      	movs	r5, r1
 800ac36:	6831      	ldr	r1, [r6, #0]
 800ac38:	0004      	movs	r4, r0
 800ac3a:	2900      	cmp	r1, #0
 800ac3c:	d102      	bne.n	800ac44 <sbrk_aligned+0x14>
 800ac3e:	f000 fb73 	bl	800b328 <_sbrk_r>
 800ac42:	6030      	str	r0, [r6, #0]
 800ac44:	0029      	movs	r1, r5
 800ac46:	0020      	movs	r0, r4
 800ac48:	f000 fb6e 	bl	800b328 <_sbrk_r>
 800ac4c:	1c43      	adds	r3, r0, #1
 800ac4e:	d00a      	beq.n	800ac66 <sbrk_aligned+0x36>
 800ac50:	2303      	movs	r3, #3
 800ac52:	1cc5      	adds	r5, r0, #3
 800ac54:	439d      	bics	r5, r3
 800ac56:	42a8      	cmp	r0, r5
 800ac58:	d007      	beq.n	800ac6a <sbrk_aligned+0x3a>
 800ac5a:	1a29      	subs	r1, r5, r0
 800ac5c:	0020      	movs	r0, r4
 800ac5e:	f000 fb63 	bl	800b328 <_sbrk_r>
 800ac62:	1c43      	adds	r3, r0, #1
 800ac64:	d101      	bne.n	800ac6a <sbrk_aligned+0x3a>
 800ac66:	2501      	movs	r5, #1
 800ac68:	426d      	negs	r5, r5
 800ac6a:	0028      	movs	r0, r5
 800ac6c:	bd70      	pop	{r4, r5, r6, pc}
 800ac6e:	46c0      	nop			; (mov r8, r8)
 800ac70:	20000130 	.word	0x20000130

0800ac74 <_malloc_r>:
 800ac74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac76:	2203      	movs	r2, #3
 800ac78:	1ccb      	adds	r3, r1, #3
 800ac7a:	4393      	bics	r3, r2
 800ac7c:	3308      	adds	r3, #8
 800ac7e:	0006      	movs	r6, r0
 800ac80:	001f      	movs	r7, r3
 800ac82:	2b0c      	cmp	r3, #12
 800ac84:	d232      	bcs.n	800acec <_malloc_r+0x78>
 800ac86:	270c      	movs	r7, #12
 800ac88:	42b9      	cmp	r1, r7
 800ac8a:	d831      	bhi.n	800acf0 <_malloc_r+0x7c>
 800ac8c:	0030      	movs	r0, r6
 800ac8e:	f000 fc13 	bl	800b4b8 <__malloc_lock>
 800ac92:	4d32      	ldr	r5, [pc, #200]	; (800ad5c <_malloc_r+0xe8>)
 800ac94:	682b      	ldr	r3, [r5, #0]
 800ac96:	001c      	movs	r4, r3
 800ac98:	2c00      	cmp	r4, #0
 800ac9a:	d12e      	bne.n	800acfa <_malloc_r+0x86>
 800ac9c:	0039      	movs	r1, r7
 800ac9e:	0030      	movs	r0, r6
 800aca0:	f7ff ffc6 	bl	800ac30 <sbrk_aligned>
 800aca4:	0004      	movs	r4, r0
 800aca6:	1c43      	adds	r3, r0, #1
 800aca8:	d11e      	bne.n	800ace8 <_malloc_r+0x74>
 800acaa:	682c      	ldr	r4, [r5, #0]
 800acac:	0025      	movs	r5, r4
 800acae:	2d00      	cmp	r5, #0
 800acb0:	d14a      	bne.n	800ad48 <_malloc_r+0xd4>
 800acb2:	6823      	ldr	r3, [r4, #0]
 800acb4:	0029      	movs	r1, r5
 800acb6:	18e3      	adds	r3, r4, r3
 800acb8:	0030      	movs	r0, r6
 800acba:	9301      	str	r3, [sp, #4]
 800acbc:	f000 fb34 	bl	800b328 <_sbrk_r>
 800acc0:	9b01      	ldr	r3, [sp, #4]
 800acc2:	4283      	cmp	r3, r0
 800acc4:	d143      	bne.n	800ad4e <_malloc_r+0xda>
 800acc6:	6823      	ldr	r3, [r4, #0]
 800acc8:	3703      	adds	r7, #3
 800acca:	1aff      	subs	r7, r7, r3
 800accc:	2303      	movs	r3, #3
 800acce:	439f      	bics	r7, r3
 800acd0:	3708      	adds	r7, #8
 800acd2:	2f0c      	cmp	r7, #12
 800acd4:	d200      	bcs.n	800acd8 <_malloc_r+0x64>
 800acd6:	270c      	movs	r7, #12
 800acd8:	0039      	movs	r1, r7
 800acda:	0030      	movs	r0, r6
 800acdc:	f7ff ffa8 	bl	800ac30 <sbrk_aligned>
 800ace0:	1c43      	adds	r3, r0, #1
 800ace2:	d034      	beq.n	800ad4e <_malloc_r+0xda>
 800ace4:	6823      	ldr	r3, [r4, #0]
 800ace6:	19df      	adds	r7, r3, r7
 800ace8:	6027      	str	r7, [r4, #0]
 800acea:	e013      	b.n	800ad14 <_malloc_r+0xa0>
 800acec:	2b00      	cmp	r3, #0
 800acee:	dacb      	bge.n	800ac88 <_malloc_r+0x14>
 800acf0:	230c      	movs	r3, #12
 800acf2:	2500      	movs	r5, #0
 800acf4:	6033      	str	r3, [r6, #0]
 800acf6:	0028      	movs	r0, r5
 800acf8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800acfa:	6822      	ldr	r2, [r4, #0]
 800acfc:	1bd1      	subs	r1, r2, r7
 800acfe:	d420      	bmi.n	800ad42 <_malloc_r+0xce>
 800ad00:	290b      	cmp	r1, #11
 800ad02:	d917      	bls.n	800ad34 <_malloc_r+0xc0>
 800ad04:	19e2      	adds	r2, r4, r7
 800ad06:	6027      	str	r7, [r4, #0]
 800ad08:	42a3      	cmp	r3, r4
 800ad0a:	d111      	bne.n	800ad30 <_malloc_r+0xbc>
 800ad0c:	602a      	str	r2, [r5, #0]
 800ad0e:	6863      	ldr	r3, [r4, #4]
 800ad10:	6011      	str	r1, [r2, #0]
 800ad12:	6053      	str	r3, [r2, #4]
 800ad14:	0030      	movs	r0, r6
 800ad16:	0025      	movs	r5, r4
 800ad18:	f000 fbd6 	bl	800b4c8 <__malloc_unlock>
 800ad1c:	2207      	movs	r2, #7
 800ad1e:	350b      	adds	r5, #11
 800ad20:	1d23      	adds	r3, r4, #4
 800ad22:	4395      	bics	r5, r2
 800ad24:	1aea      	subs	r2, r5, r3
 800ad26:	429d      	cmp	r5, r3
 800ad28:	d0e5      	beq.n	800acf6 <_malloc_r+0x82>
 800ad2a:	1b5b      	subs	r3, r3, r5
 800ad2c:	50a3      	str	r3, [r4, r2]
 800ad2e:	e7e2      	b.n	800acf6 <_malloc_r+0x82>
 800ad30:	605a      	str	r2, [r3, #4]
 800ad32:	e7ec      	b.n	800ad0e <_malloc_r+0x9a>
 800ad34:	6862      	ldr	r2, [r4, #4]
 800ad36:	42a3      	cmp	r3, r4
 800ad38:	d101      	bne.n	800ad3e <_malloc_r+0xca>
 800ad3a:	602a      	str	r2, [r5, #0]
 800ad3c:	e7ea      	b.n	800ad14 <_malloc_r+0xa0>
 800ad3e:	605a      	str	r2, [r3, #4]
 800ad40:	e7e8      	b.n	800ad14 <_malloc_r+0xa0>
 800ad42:	0023      	movs	r3, r4
 800ad44:	6864      	ldr	r4, [r4, #4]
 800ad46:	e7a7      	b.n	800ac98 <_malloc_r+0x24>
 800ad48:	002c      	movs	r4, r5
 800ad4a:	686d      	ldr	r5, [r5, #4]
 800ad4c:	e7af      	b.n	800acae <_malloc_r+0x3a>
 800ad4e:	230c      	movs	r3, #12
 800ad50:	0030      	movs	r0, r6
 800ad52:	6033      	str	r3, [r6, #0]
 800ad54:	f000 fbb8 	bl	800b4c8 <__malloc_unlock>
 800ad58:	e7cd      	b.n	800acf6 <_malloc_r+0x82>
 800ad5a:	46c0      	nop			; (mov r8, r8)
 800ad5c:	2000012c 	.word	0x2000012c

0800ad60 <__sfputc_r>:
 800ad60:	6893      	ldr	r3, [r2, #8]
 800ad62:	b510      	push	{r4, lr}
 800ad64:	3b01      	subs	r3, #1
 800ad66:	6093      	str	r3, [r2, #8]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	da04      	bge.n	800ad76 <__sfputc_r+0x16>
 800ad6c:	6994      	ldr	r4, [r2, #24]
 800ad6e:	42a3      	cmp	r3, r4
 800ad70:	db07      	blt.n	800ad82 <__sfputc_r+0x22>
 800ad72:	290a      	cmp	r1, #10
 800ad74:	d005      	beq.n	800ad82 <__sfputc_r+0x22>
 800ad76:	6813      	ldr	r3, [r2, #0]
 800ad78:	1c58      	adds	r0, r3, #1
 800ad7a:	6010      	str	r0, [r2, #0]
 800ad7c:	7019      	strb	r1, [r3, #0]
 800ad7e:	0008      	movs	r0, r1
 800ad80:	bd10      	pop	{r4, pc}
 800ad82:	f7ff fbff 	bl	800a584 <__swbuf_r>
 800ad86:	0001      	movs	r1, r0
 800ad88:	e7f9      	b.n	800ad7e <__sfputc_r+0x1e>

0800ad8a <__sfputs_r>:
 800ad8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad8c:	0006      	movs	r6, r0
 800ad8e:	000f      	movs	r7, r1
 800ad90:	0014      	movs	r4, r2
 800ad92:	18d5      	adds	r5, r2, r3
 800ad94:	42ac      	cmp	r4, r5
 800ad96:	d101      	bne.n	800ad9c <__sfputs_r+0x12>
 800ad98:	2000      	movs	r0, #0
 800ad9a:	e007      	b.n	800adac <__sfputs_r+0x22>
 800ad9c:	7821      	ldrb	r1, [r4, #0]
 800ad9e:	003a      	movs	r2, r7
 800ada0:	0030      	movs	r0, r6
 800ada2:	f7ff ffdd 	bl	800ad60 <__sfputc_r>
 800ada6:	3401      	adds	r4, #1
 800ada8:	1c43      	adds	r3, r0, #1
 800adaa:	d1f3      	bne.n	800ad94 <__sfputs_r+0xa>
 800adac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800adb0 <_vfiprintf_r>:
 800adb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adb2:	b0a1      	sub	sp, #132	; 0x84
 800adb4:	0006      	movs	r6, r0
 800adb6:	000c      	movs	r4, r1
 800adb8:	001f      	movs	r7, r3
 800adba:	9203      	str	r2, [sp, #12]
 800adbc:	2800      	cmp	r0, #0
 800adbe:	d004      	beq.n	800adca <_vfiprintf_r+0x1a>
 800adc0:	6983      	ldr	r3, [r0, #24]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d101      	bne.n	800adca <_vfiprintf_r+0x1a>
 800adc6:	f7ff fdd9 	bl	800a97c <__sinit>
 800adca:	4b8e      	ldr	r3, [pc, #568]	; (800b004 <_vfiprintf_r+0x254>)
 800adcc:	429c      	cmp	r4, r3
 800adce:	d11c      	bne.n	800ae0a <_vfiprintf_r+0x5a>
 800add0:	6874      	ldr	r4, [r6, #4]
 800add2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800add4:	07db      	lsls	r3, r3, #31
 800add6:	d405      	bmi.n	800ade4 <_vfiprintf_r+0x34>
 800add8:	89a3      	ldrh	r3, [r4, #12]
 800adda:	059b      	lsls	r3, r3, #22
 800addc:	d402      	bmi.n	800ade4 <_vfiprintf_r+0x34>
 800adde:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ade0:	f7ff fe6d 	bl	800aabe <__retarget_lock_acquire_recursive>
 800ade4:	89a3      	ldrh	r3, [r4, #12]
 800ade6:	071b      	lsls	r3, r3, #28
 800ade8:	d502      	bpl.n	800adf0 <_vfiprintf_r+0x40>
 800adea:	6923      	ldr	r3, [r4, #16]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d11d      	bne.n	800ae2c <_vfiprintf_r+0x7c>
 800adf0:	0021      	movs	r1, r4
 800adf2:	0030      	movs	r0, r6
 800adf4:	f7ff fc1c 	bl	800a630 <__swsetup_r>
 800adf8:	2800      	cmp	r0, #0
 800adfa:	d017      	beq.n	800ae2c <_vfiprintf_r+0x7c>
 800adfc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800adfe:	07db      	lsls	r3, r3, #31
 800ae00:	d50d      	bpl.n	800ae1e <_vfiprintf_r+0x6e>
 800ae02:	2001      	movs	r0, #1
 800ae04:	4240      	negs	r0, r0
 800ae06:	b021      	add	sp, #132	; 0x84
 800ae08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae0a:	4b7f      	ldr	r3, [pc, #508]	; (800b008 <_vfiprintf_r+0x258>)
 800ae0c:	429c      	cmp	r4, r3
 800ae0e:	d101      	bne.n	800ae14 <_vfiprintf_r+0x64>
 800ae10:	68b4      	ldr	r4, [r6, #8]
 800ae12:	e7de      	b.n	800add2 <_vfiprintf_r+0x22>
 800ae14:	4b7d      	ldr	r3, [pc, #500]	; (800b00c <_vfiprintf_r+0x25c>)
 800ae16:	429c      	cmp	r4, r3
 800ae18:	d1db      	bne.n	800add2 <_vfiprintf_r+0x22>
 800ae1a:	68f4      	ldr	r4, [r6, #12]
 800ae1c:	e7d9      	b.n	800add2 <_vfiprintf_r+0x22>
 800ae1e:	89a3      	ldrh	r3, [r4, #12]
 800ae20:	059b      	lsls	r3, r3, #22
 800ae22:	d4ee      	bmi.n	800ae02 <_vfiprintf_r+0x52>
 800ae24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae26:	f7ff fe4b 	bl	800aac0 <__retarget_lock_release_recursive>
 800ae2a:	e7ea      	b.n	800ae02 <_vfiprintf_r+0x52>
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	ad08      	add	r5, sp, #32
 800ae30:	616b      	str	r3, [r5, #20]
 800ae32:	3320      	adds	r3, #32
 800ae34:	766b      	strb	r3, [r5, #25]
 800ae36:	3310      	adds	r3, #16
 800ae38:	76ab      	strb	r3, [r5, #26]
 800ae3a:	9707      	str	r7, [sp, #28]
 800ae3c:	9f03      	ldr	r7, [sp, #12]
 800ae3e:	783b      	ldrb	r3, [r7, #0]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d001      	beq.n	800ae48 <_vfiprintf_r+0x98>
 800ae44:	2b25      	cmp	r3, #37	; 0x25
 800ae46:	d14e      	bne.n	800aee6 <_vfiprintf_r+0x136>
 800ae48:	9b03      	ldr	r3, [sp, #12]
 800ae4a:	1afb      	subs	r3, r7, r3
 800ae4c:	9305      	str	r3, [sp, #20]
 800ae4e:	9b03      	ldr	r3, [sp, #12]
 800ae50:	429f      	cmp	r7, r3
 800ae52:	d00d      	beq.n	800ae70 <_vfiprintf_r+0xc0>
 800ae54:	9b05      	ldr	r3, [sp, #20]
 800ae56:	0021      	movs	r1, r4
 800ae58:	0030      	movs	r0, r6
 800ae5a:	9a03      	ldr	r2, [sp, #12]
 800ae5c:	f7ff ff95 	bl	800ad8a <__sfputs_r>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d100      	bne.n	800ae66 <_vfiprintf_r+0xb6>
 800ae64:	e0b5      	b.n	800afd2 <_vfiprintf_r+0x222>
 800ae66:	696a      	ldr	r2, [r5, #20]
 800ae68:	9b05      	ldr	r3, [sp, #20]
 800ae6a:	4694      	mov	ip, r2
 800ae6c:	4463      	add	r3, ip
 800ae6e:	616b      	str	r3, [r5, #20]
 800ae70:	783b      	ldrb	r3, [r7, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d100      	bne.n	800ae78 <_vfiprintf_r+0xc8>
 800ae76:	e0ac      	b.n	800afd2 <_vfiprintf_r+0x222>
 800ae78:	2201      	movs	r2, #1
 800ae7a:	1c7b      	adds	r3, r7, #1
 800ae7c:	9303      	str	r3, [sp, #12]
 800ae7e:	2300      	movs	r3, #0
 800ae80:	4252      	negs	r2, r2
 800ae82:	606a      	str	r2, [r5, #4]
 800ae84:	a904      	add	r1, sp, #16
 800ae86:	3254      	adds	r2, #84	; 0x54
 800ae88:	1852      	adds	r2, r2, r1
 800ae8a:	602b      	str	r3, [r5, #0]
 800ae8c:	60eb      	str	r3, [r5, #12]
 800ae8e:	60ab      	str	r3, [r5, #8]
 800ae90:	7013      	strb	r3, [r2, #0]
 800ae92:	65ab      	str	r3, [r5, #88]	; 0x58
 800ae94:	9b03      	ldr	r3, [sp, #12]
 800ae96:	2205      	movs	r2, #5
 800ae98:	7819      	ldrb	r1, [r3, #0]
 800ae9a:	485d      	ldr	r0, [pc, #372]	; (800b010 <_vfiprintf_r+0x260>)
 800ae9c:	f000 fb00 	bl	800b4a0 <memchr>
 800aea0:	9b03      	ldr	r3, [sp, #12]
 800aea2:	1c5f      	adds	r7, r3, #1
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d120      	bne.n	800aeea <_vfiprintf_r+0x13a>
 800aea8:	682a      	ldr	r2, [r5, #0]
 800aeaa:	06d3      	lsls	r3, r2, #27
 800aeac:	d504      	bpl.n	800aeb8 <_vfiprintf_r+0x108>
 800aeae:	2353      	movs	r3, #83	; 0x53
 800aeb0:	a904      	add	r1, sp, #16
 800aeb2:	185b      	adds	r3, r3, r1
 800aeb4:	2120      	movs	r1, #32
 800aeb6:	7019      	strb	r1, [r3, #0]
 800aeb8:	0713      	lsls	r3, r2, #28
 800aeba:	d504      	bpl.n	800aec6 <_vfiprintf_r+0x116>
 800aebc:	2353      	movs	r3, #83	; 0x53
 800aebe:	a904      	add	r1, sp, #16
 800aec0:	185b      	adds	r3, r3, r1
 800aec2:	212b      	movs	r1, #43	; 0x2b
 800aec4:	7019      	strb	r1, [r3, #0]
 800aec6:	9b03      	ldr	r3, [sp, #12]
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	2b2a      	cmp	r3, #42	; 0x2a
 800aecc:	d016      	beq.n	800aefc <_vfiprintf_r+0x14c>
 800aece:	2100      	movs	r1, #0
 800aed0:	68eb      	ldr	r3, [r5, #12]
 800aed2:	9f03      	ldr	r7, [sp, #12]
 800aed4:	783a      	ldrb	r2, [r7, #0]
 800aed6:	1c78      	adds	r0, r7, #1
 800aed8:	3a30      	subs	r2, #48	; 0x30
 800aeda:	4684      	mov	ip, r0
 800aedc:	2a09      	cmp	r2, #9
 800aede:	d94f      	bls.n	800af80 <_vfiprintf_r+0x1d0>
 800aee0:	2900      	cmp	r1, #0
 800aee2:	d111      	bne.n	800af08 <_vfiprintf_r+0x158>
 800aee4:	e017      	b.n	800af16 <_vfiprintf_r+0x166>
 800aee6:	3701      	adds	r7, #1
 800aee8:	e7a9      	b.n	800ae3e <_vfiprintf_r+0x8e>
 800aeea:	4b49      	ldr	r3, [pc, #292]	; (800b010 <_vfiprintf_r+0x260>)
 800aeec:	682a      	ldr	r2, [r5, #0]
 800aeee:	1ac0      	subs	r0, r0, r3
 800aef0:	2301      	movs	r3, #1
 800aef2:	4083      	lsls	r3, r0
 800aef4:	4313      	orrs	r3, r2
 800aef6:	602b      	str	r3, [r5, #0]
 800aef8:	9703      	str	r7, [sp, #12]
 800aefa:	e7cb      	b.n	800ae94 <_vfiprintf_r+0xe4>
 800aefc:	9b07      	ldr	r3, [sp, #28]
 800aefe:	1d19      	adds	r1, r3, #4
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	9107      	str	r1, [sp, #28]
 800af04:	2b00      	cmp	r3, #0
 800af06:	db01      	blt.n	800af0c <_vfiprintf_r+0x15c>
 800af08:	930b      	str	r3, [sp, #44]	; 0x2c
 800af0a:	e004      	b.n	800af16 <_vfiprintf_r+0x166>
 800af0c:	425b      	negs	r3, r3
 800af0e:	60eb      	str	r3, [r5, #12]
 800af10:	2302      	movs	r3, #2
 800af12:	4313      	orrs	r3, r2
 800af14:	602b      	str	r3, [r5, #0]
 800af16:	783b      	ldrb	r3, [r7, #0]
 800af18:	2b2e      	cmp	r3, #46	; 0x2e
 800af1a:	d10a      	bne.n	800af32 <_vfiprintf_r+0x182>
 800af1c:	787b      	ldrb	r3, [r7, #1]
 800af1e:	2b2a      	cmp	r3, #42	; 0x2a
 800af20:	d137      	bne.n	800af92 <_vfiprintf_r+0x1e2>
 800af22:	9b07      	ldr	r3, [sp, #28]
 800af24:	3702      	adds	r7, #2
 800af26:	1d1a      	adds	r2, r3, #4
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	9207      	str	r2, [sp, #28]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	db2d      	blt.n	800af8c <_vfiprintf_r+0x1dc>
 800af30:	9309      	str	r3, [sp, #36]	; 0x24
 800af32:	2203      	movs	r2, #3
 800af34:	7839      	ldrb	r1, [r7, #0]
 800af36:	4837      	ldr	r0, [pc, #220]	; (800b014 <_vfiprintf_r+0x264>)
 800af38:	f000 fab2 	bl	800b4a0 <memchr>
 800af3c:	2800      	cmp	r0, #0
 800af3e:	d007      	beq.n	800af50 <_vfiprintf_r+0x1a0>
 800af40:	4b34      	ldr	r3, [pc, #208]	; (800b014 <_vfiprintf_r+0x264>)
 800af42:	682a      	ldr	r2, [r5, #0]
 800af44:	1ac0      	subs	r0, r0, r3
 800af46:	2340      	movs	r3, #64	; 0x40
 800af48:	4083      	lsls	r3, r0
 800af4a:	4313      	orrs	r3, r2
 800af4c:	3701      	adds	r7, #1
 800af4e:	602b      	str	r3, [r5, #0]
 800af50:	7839      	ldrb	r1, [r7, #0]
 800af52:	1c7b      	adds	r3, r7, #1
 800af54:	2206      	movs	r2, #6
 800af56:	4830      	ldr	r0, [pc, #192]	; (800b018 <_vfiprintf_r+0x268>)
 800af58:	9303      	str	r3, [sp, #12]
 800af5a:	7629      	strb	r1, [r5, #24]
 800af5c:	f000 faa0 	bl	800b4a0 <memchr>
 800af60:	2800      	cmp	r0, #0
 800af62:	d045      	beq.n	800aff0 <_vfiprintf_r+0x240>
 800af64:	4b2d      	ldr	r3, [pc, #180]	; (800b01c <_vfiprintf_r+0x26c>)
 800af66:	2b00      	cmp	r3, #0
 800af68:	d127      	bne.n	800afba <_vfiprintf_r+0x20a>
 800af6a:	2207      	movs	r2, #7
 800af6c:	9b07      	ldr	r3, [sp, #28]
 800af6e:	3307      	adds	r3, #7
 800af70:	4393      	bics	r3, r2
 800af72:	3308      	adds	r3, #8
 800af74:	9307      	str	r3, [sp, #28]
 800af76:	696b      	ldr	r3, [r5, #20]
 800af78:	9a04      	ldr	r2, [sp, #16]
 800af7a:	189b      	adds	r3, r3, r2
 800af7c:	616b      	str	r3, [r5, #20]
 800af7e:	e75d      	b.n	800ae3c <_vfiprintf_r+0x8c>
 800af80:	210a      	movs	r1, #10
 800af82:	434b      	muls	r3, r1
 800af84:	4667      	mov	r7, ip
 800af86:	189b      	adds	r3, r3, r2
 800af88:	3909      	subs	r1, #9
 800af8a:	e7a3      	b.n	800aed4 <_vfiprintf_r+0x124>
 800af8c:	2301      	movs	r3, #1
 800af8e:	425b      	negs	r3, r3
 800af90:	e7ce      	b.n	800af30 <_vfiprintf_r+0x180>
 800af92:	2300      	movs	r3, #0
 800af94:	001a      	movs	r2, r3
 800af96:	3701      	adds	r7, #1
 800af98:	606b      	str	r3, [r5, #4]
 800af9a:	7839      	ldrb	r1, [r7, #0]
 800af9c:	1c78      	adds	r0, r7, #1
 800af9e:	3930      	subs	r1, #48	; 0x30
 800afa0:	4684      	mov	ip, r0
 800afa2:	2909      	cmp	r1, #9
 800afa4:	d903      	bls.n	800afae <_vfiprintf_r+0x1fe>
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d0c3      	beq.n	800af32 <_vfiprintf_r+0x182>
 800afaa:	9209      	str	r2, [sp, #36]	; 0x24
 800afac:	e7c1      	b.n	800af32 <_vfiprintf_r+0x182>
 800afae:	230a      	movs	r3, #10
 800afb0:	435a      	muls	r2, r3
 800afb2:	4667      	mov	r7, ip
 800afb4:	1852      	adds	r2, r2, r1
 800afb6:	3b09      	subs	r3, #9
 800afb8:	e7ef      	b.n	800af9a <_vfiprintf_r+0x1ea>
 800afba:	ab07      	add	r3, sp, #28
 800afbc:	9300      	str	r3, [sp, #0]
 800afbe:	0022      	movs	r2, r4
 800afc0:	0029      	movs	r1, r5
 800afc2:	0030      	movs	r0, r6
 800afc4:	4b16      	ldr	r3, [pc, #88]	; (800b020 <_vfiprintf_r+0x270>)
 800afc6:	e000      	b.n	800afca <_vfiprintf_r+0x21a>
 800afc8:	bf00      	nop
 800afca:	9004      	str	r0, [sp, #16]
 800afcc:	9b04      	ldr	r3, [sp, #16]
 800afce:	3301      	adds	r3, #1
 800afd0:	d1d1      	bne.n	800af76 <_vfiprintf_r+0x1c6>
 800afd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afd4:	07db      	lsls	r3, r3, #31
 800afd6:	d405      	bmi.n	800afe4 <_vfiprintf_r+0x234>
 800afd8:	89a3      	ldrh	r3, [r4, #12]
 800afda:	059b      	lsls	r3, r3, #22
 800afdc:	d402      	bmi.n	800afe4 <_vfiprintf_r+0x234>
 800afde:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afe0:	f7ff fd6e 	bl	800aac0 <__retarget_lock_release_recursive>
 800afe4:	89a3      	ldrh	r3, [r4, #12]
 800afe6:	065b      	lsls	r3, r3, #25
 800afe8:	d500      	bpl.n	800afec <_vfiprintf_r+0x23c>
 800afea:	e70a      	b.n	800ae02 <_vfiprintf_r+0x52>
 800afec:	980d      	ldr	r0, [sp, #52]	; 0x34
 800afee:	e70a      	b.n	800ae06 <_vfiprintf_r+0x56>
 800aff0:	ab07      	add	r3, sp, #28
 800aff2:	9300      	str	r3, [sp, #0]
 800aff4:	0022      	movs	r2, r4
 800aff6:	0029      	movs	r1, r5
 800aff8:	0030      	movs	r0, r6
 800affa:	4b09      	ldr	r3, [pc, #36]	; (800b020 <_vfiprintf_r+0x270>)
 800affc:	f000 f882 	bl	800b104 <_printf_i>
 800b000:	e7e3      	b.n	800afca <_vfiprintf_r+0x21a>
 800b002:	46c0      	nop			; (mov r8, r8)
 800b004:	0800b608 	.word	0x0800b608
 800b008:	0800b628 	.word	0x0800b628
 800b00c:	0800b5e8 	.word	0x0800b5e8
 800b010:	0800b648 	.word	0x0800b648
 800b014:	0800b64e 	.word	0x0800b64e
 800b018:	0800b652 	.word	0x0800b652
 800b01c:	00000000 	.word	0x00000000
 800b020:	0800ad8b 	.word	0x0800ad8b

0800b024 <_printf_common>:
 800b024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b026:	0015      	movs	r5, r2
 800b028:	9301      	str	r3, [sp, #4]
 800b02a:	688a      	ldr	r2, [r1, #8]
 800b02c:	690b      	ldr	r3, [r1, #16]
 800b02e:	000c      	movs	r4, r1
 800b030:	9000      	str	r0, [sp, #0]
 800b032:	4293      	cmp	r3, r2
 800b034:	da00      	bge.n	800b038 <_printf_common+0x14>
 800b036:	0013      	movs	r3, r2
 800b038:	0022      	movs	r2, r4
 800b03a:	602b      	str	r3, [r5, #0]
 800b03c:	3243      	adds	r2, #67	; 0x43
 800b03e:	7812      	ldrb	r2, [r2, #0]
 800b040:	2a00      	cmp	r2, #0
 800b042:	d001      	beq.n	800b048 <_printf_common+0x24>
 800b044:	3301      	adds	r3, #1
 800b046:	602b      	str	r3, [r5, #0]
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	069b      	lsls	r3, r3, #26
 800b04c:	d502      	bpl.n	800b054 <_printf_common+0x30>
 800b04e:	682b      	ldr	r3, [r5, #0]
 800b050:	3302      	adds	r3, #2
 800b052:	602b      	str	r3, [r5, #0]
 800b054:	6822      	ldr	r2, [r4, #0]
 800b056:	2306      	movs	r3, #6
 800b058:	0017      	movs	r7, r2
 800b05a:	401f      	ands	r7, r3
 800b05c:	421a      	tst	r2, r3
 800b05e:	d027      	beq.n	800b0b0 <_printf_common+0x8c>
 800b060:	0023      	movs	r3, r4
 800b062:	3343      	adds	r3, #67	; 0x43
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	1e5a      	subs	r2, r3, #1
 800b068:	4193      	sbcs	r3, r2
 800b06a:	6822      	ldr	r2, [r4, #0]
 800b06c:	0692      	lsls	r2, r2, #26
 800b06e:	d430      	bmi.n	800b0d2 <_printf_common+0xae>
 800b070:	0022      	movs	r2, r4
 800b072:	9901      	ldr	r1, [sp, #4]
 800b074:	9800      	ldr	r0, [sp, #0]
 800b076:	9e08      	ldr	r6, [sp, #32]
 800b078:	3243      	adds	r2, #67	; 0x43
 800b07a:	47b0      	blx	r6
 800b07c:	1c43      	adds	r3, r0, #1
 800b07e:	d025      	beq.n	800b0cc <_printf_common+0xa8>
 800b080:	2306      	movs	r3, #6
 800b082:	6820      	ldr	r0, [r4, #0]
 800b084:	682a      	ldr	r2, [r5, #0]
 800b086:	68e1      	ldr	r1, [r4, #12]
 800b088:	2500      	movs	r5, #0
 800b08a:	4003      	ands	r3, r0
 800b08c:	2b04      	cmp	r3, #4
 800b08e:	d103      	bne.n	800b098 <_printf_common+0x74>
 800b090:	1a8d      	subs	r5, r1, r2
 800b092:	43eb      	mvns	r3, r5
 800b094:	17db      	asrs	r3, r3, #31
 800b096:	401d      	ands	r5, r3
 800b098:	68a3      	ldr	r3, [r4, #8]
 800b09a:	6922      	ldr	r2, [r4, #16]
 800b09c:	4293      	cmp	r3, r2
 800b09e:	dd01      	ble.n	800b0a4 <_printf_common+0x80>
 800b0a0:	1a9b      	subs	r3, r3, r2
 800b0a2:	18ed      	adds	r5, r5, r3
 800b0a4:	2700      	movs	r7, #0
 800b0a6:	42bd      	cmp	r5, r7
 800b0a8:	d120      	bne.n	800b0ec <_printf_common+0xc8>
 800b0aa:	2000      	movs	r0, #0
 800b0ac:	e010      	b.n	800b0d0 <_printf_common+0xac>
 800b0ae:	3701      	adds	r7, #1
 800b0b0:	68e3      	ldr	r3, [r4, #12]
 800b0b2:	682a      	ldr	r2, [r5, #0]
 800b0b4:	1a9b      	subs	r3, r3, r2
 800b0b6:	42bb      	cmp	r3, r7
 800b0b8:	ddd2      	ble.n	800b060 <_printf_common+0x3c>
 800b0ba:	0022      	movs	r2, r4
 800b0bc:	2301      	movs	r3, #1
 800b0be:	9901      	ldr	r1, [sp, #4]
 800b0c0:	9800      	ldr	r0, [sp, #0]
 800b0c2:	9e08      	ldr	r6, [sp, #32]
 800b0c4:	3219      	adds	r2, #25
 800b0c6:	47b0      	blx	r6
 800b0c8:	1c43      	adds	r3, r0, #1
 800b0ca:	d1f0      	bne.n	800b0ae <_printf_common+0x8a>
 800b0cc:	2001      	movs	r0, #1
 800b0ce:	4240      	negs	r0, r0
 800b0d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b0d2:	2030      	movs	r0, #48	; 0x30
 800b0d4:	18e1      	adds	r1, r4, r3
 800b0d6:	3143      	adds	r1, #67	; 0x43
 800b0d8:	7008      	strb	r0, [r1, #0]
 800b0da:	0021      	movs	r1, r4
 800b0dc:	1c5a      	adds	r2, r3, #1
 800b0de:	3145      	adds	r1, #69	; 0x45
 800b0e0:	7809      	ldrb	r1, [r1, #0]
 800b0e2:	18a2      	adds	r2, r4, r2
 800b0e4:	3243      	adds	r2, #67	; 0x43
 800b0e6:	3302      	adds	r3, #2
 800b0e8:	7011      	strb	r1, [r2, #0]
 800b0ea:	e7c1      	b.n	800b070 <_printf_common+0x4c>
 800b0ec:	0022      	movs	r2, r4
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	9901      	ldr	r1, [sp, #4]
 800b0f2:	9800      	ldr	r0, [sp, #0]
 800b0f4:	9e08      	ldr	r6, [sp, #32]
 800b0f6:	321a      	adds	r2, #26
 800b0f8:	47b0      	blx	r6
 800b0fa:	1c43      	adds	r3, r0, #1
 800b0fc:	d0e6      	beq.n	800b0cc <_printf_common+0xa8>
 800b0fe:	3701      	adds	r7, #1
 800b100:	e7d1      	b.n	800b0a6 <_printf_common+0x82>
	...

0800b104 <_printf_i>:
 800b104:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b106:	b08b      	sub	sp, #44	; 0x2c
 800b108:	9206      	str	r2, [sp, #24]
 800b10a:	000a      	movs	r2, r1
 800b10c:	3243      	adds	r2, #67	; 0x43
 800b10e:	9307      	str	r3, [sp, #28]
 800b110:	9005      	str	r0, [sp, #20]
 800b112:	9204      	str	r2, [sp, #16]
 800b114:	7e0a      	ldrb	r2, [r1, #24]
 800b116:	000c      	movs	r4, r1
 800b118:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b11a:	2a78      	cmp	r2, #120	; 0x78
 800b11c:	d807      	bhi.n	800b12e <_printf_i+0x2a>
 800b11e:	2a62      	cmp	r2, #98	; 0x62
 800b120:	d809      	bhi.n	800b136 <_printf_i+0x32>
 800b122:	2a00      	cmp	r2, #0
 800b124:	d100      	bne.n	800b128 <_printf_i+0x24>
 800b126:	e0c1      	b.n	800b2ac <_printf_i+0x1a8>
 800b128:	2a58      	cmp	r2, #88	; 0x58
 800b12a:	d100      	bne.n	800b12e <_printf_i+0x2a>
 800b12c:	e08c      	b.n	800b248 <_printf_i+0x144>
 800b12e:	0026      	movs	r6, r4
 800b130:	3642      	adds	r6, #66	; 0x42
 800b132:	7032      	strb	r2, [r6, #0]
 800b134:	e022      	b.n	800b17c <_printf_i+0x78>
 800b136:	0010      	movs	r0, r2
 800b138:	3863      	subs	r0, #99	; 0x63
 800b13a:	2815      	cmp	r0, #21
 800b13c:	d8f7      	bhi.n	800b12e <_printf_i+0x2a>
 800b13e:	f7fc fbe1 	bl	8007904 <__gnu_thumb1_case_shi>
 800b142:	0016      	.short	0x0016
 800b144:	fff6001f 	.word	0xfff6001f
 800b148:	fff6fff6 	.word	0xfff6fff6
 800b14c:	001ffff6 	.word	0x001ffff6
 800b150:	fff6fff6 	.word	0xfff6fff6
 800b154:	fff6fff6 	.word	0xfff6fff6
 800b158:	003600a8 	.word	0x003600a8
 800b15c:	fff6009a 	.word	0xfff6009a
 800b160:	00b9fff6 	.word	0x00b9fff6
 800b164:	0036fff6 	.word	0x0036fff6
 800b168:	fff6fff6 	.word	0xfff6fff6
 800b16c:	009e      	.short	0x009e
 800b16e:	0026      	movs	r6, r4
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	3642      	adds	r6, #66	; 0x42
 800b174:	1d11      	adds	r1, r2, #4
 800b176:	6019      	str	r1, [r3, #0]
 800b178:	6813      	ldr	r3, [r2, #0]
 800b17a:	7033      	strb	r3, [r6, #0]
 800b17c:	2301      	movs	r3, #1
 800b17e:	e0a7      	b.n	800b2d0 <_printf_i+0x1cc>
 800b180:	6808      	ldr	r0, [r1, #0]
 800b182:	6819      	ldr	r1, [r3, #0]
 800b184:	1d0a      	adds	r2, r1, #4
 800b186:	0605      	lsls	r5, r0, #24
 800b188:	d50b      	bpl.n	800b1a2 <_printf_i+0x9e>
 800b18a:	680d      	ldr	r5, [r1, #0]
 800b18c:	601a      	str	r2, [r3, #0]
 800b18e:	2d00      	cmp	r5, #0
 800b190:	da03      	bge.n	800b19a <_printf_i+0x96>
 800b192:	232d      	movs	r3, #45	; 0x2d
 800b194:	9a04      	ldr	r2, [sp, #16]
 800b196:	426d      	negs	r5, r5
 800b198:	7013      	strb	r3, [r2, #0]
 800b19a:	4b61      	ldr	r3, [pc, #388]	; (800b320 <_printf_i+0x21c>)
 800b19c:	270a      	movs	r7, #10
 800b19e:	9303      	str	r3, [sp, #12]
 800b1a0:	e01b      	b.n	800b1da <_printf_i+0xd6>
 800b1a2:	680d      	ldr	r5, [r1, #0]
 800b1a4:	601a      	str	r2, [r3, #0]
 800b1a6:	0641      	lsls	r1, r0, #25
 800b1a8:	d5f1      	bpl.n	800b18e <_printf_i+0x8a>
 800b1aa:	b22d      	sxth	r5, r5
 800b1ac:	e7ef      	b.n	800b18e <_printf_i+0x8a>
 800b1ae:	680d      	ldr	r5, [r1, #0]
 800b1b0:	6819      	ldr	r1, [r3, #0]
 800b1b2:	1d08      	adds	r0, r1, #4
 800b1b4:	6018      	str	r0, [r3, #0]
 800b1b6:	062e      	lsls	r6, r5, #24
 800b1b8:	d501      	bpl.n	800b1be <_printf_i+0xba>
 800b1ba:	680d      	ldr	r5, [r1, #0]
 800b1bc:	e003      	b.n	800b1c6 <_printf_i+0xc2>
 800b1be:	066d      	lsls	r5, r5, #25
 800b1c0:	d5fb      	bpl.n	800b1ba <_printf_i+0xb6>
 800b1c2:	680d      	ldr	r5, [r1, #0]
 800b1c4:	b2ad      	uxth	r5, r5
 800b1c6:	4b56      	ldr	r3, [pc, #344]	; (800b320 <_printf_i+0x21c>)
 800b1c8:	2708      	movs	r7, #8
 800b1ca:	9303      	str	r3, [sp, #12]
 800b1cc:	2a6f      	cmp	r2, #111	; 0x6f
 800b1ce:	d000      	beq.n	800b1d2 <_printf_i+0xce>
 800b1d0:	3702      	adds	r7, #2
 800b1d2:	0023      	movs	r3, r4
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	3343      	adds	r3, #67	; 0x43
 800b1d8:	701a      	strb	r2, [r3, #0]
 800b1da:	6863      	ldr	r3, [r4, #4]
 800b1dc:	60a3      	str	r3, [r4, #8]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	db03      	blt.n	800b1ea <_printf_i+0xe6>
 800b1e2:	2204      	movs	r2, #4
 800b1e4:	6821      	ldr	r1, [r4, #0]
 800b1e6:	4391      	bics	r1, r2
 800b1e8:	6021      	str	r1, [r4, #0]
 800b1ea:	2d00      	cmp	r5, #0
 800b1ec:	d102      	bne.n	800b1f4 <_printf_i+0xf0>
 800b1ee:	9e04      	ldr	r6, [sp, #16]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d00c      	beq.n	800b20e <_printf_i+0x10a>
 800b1f4:	9e04      	ldr	r6, [sp, #16]
 800b1f6:	0028      	movs	r0, r5
 800b1f8:	0039      	movs	r1, r7
 800b1fa:	f7fc fc13 	bl	8007a24 <__aeabi_uidivmod>
 800b1fe:	9b03      	ldr	r3, [sp, #12]
 800b200:	3e01      	subs	r6, #1
 800b202:	5c5b      	ldrb	r3, [r3, r1]
 800b204:	7033      	strb	r3, [r6, #0]
 800b206:	002b      	movs	r3, r5
 800b208:	0005      	movs	r5, r0
 800b20a:	429f      	cmp	r7, r3
 800b20c:	d9f3      	bls.n	800b1f6 <_printf_i+0xf2>
 800b20e:	2f08      	cmp	r7, #8
 800b210:	d109      	bne.n	800b226 <_printf_i+0x122>
 800b212:	6823      	ldr	r3, [r4, #0]
 800b214:	07db      	lsls	r3, r3, #31
 800b216:	d506      	bpl.n	800b226 <_printf_i+0x122>
 800b218:	6863      	ldr	r3, [r4, #4]
 800b21a:	6922      	ldr	r2, [r4, #16]
 800b21c:	4293      	cmp	r3, r2
 800b21e:	dc02      	bgt.n	800b226 <_printf_i+0x122>
 800b220:	2330      	movs	r3, #48	; 0x30
 800b222:	3e01      	subs	r6, #1
 800b224:	7033      	strb	r3, [r6, #0]
 800b226:	9b04      	ldr	r3, [sp, #16]
 800b228:	1b9b      	subs	r3, r3, r6
 800b22a:	6123      	str	r3, [r4, #16]
 800b22c:	9b07      	ldr	r3, [sp, #28]
 800b22e:	0021      	movs	r1, r4
 800b230:	9300      	str	r3, [sp, #0]
 800b232:	9805      	ldr	r0, [sp, #20]
 800b234:	9b06      	ldr	r3, [sp, #24]
 800b236:	aa09      	add	r2, sp, #36	; 0x24
 800b238:	f7ff fef4 	bl	800b024 <_printf_common>
 800b23c:	1c43      	adds	r3, r0, #1
 800b23e:	d14c      	bne.n	800b2da <_printf_i+0x1d6>
 800b240:	2001      	movs	r0, #1
 800b242:	4240      	negs	r0, r0
 800b244:	b00b      	add	sp, #44	; 0x2c
 800b246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b248:	3145      	adds	r1, #69	; 0x45
 800b24a:	700a      	strb	r2, [r1, #0]
 800b24c:	4a34      	ldr	r2, [pc, #208]	; (800b320 <_printf_i+0x21c>)
 800b24e:	9203      	str	r2, [sp, #12]
 800b250:	681a      	ldr	r2, [r3, #0]
 800b252:	6821      	ldr	r1, [r4, #0]
 800b254:	ca20      	ldmia	r2!, {r5}
 800b256:	601a      	str	r2, [r3, #0]
 800b258:	0608      	lsls	r0, r1, #24
 800b25a:	d516      	bpl.n	800b28a <_printf_i+0x186>
 800b25c:	07cb      	lsls	r3, r1, #31
 800b25e:	d502      	bpl.n	800b266 <_printf_i+0x162>
 800b260:	2320      	movs	r3, #32
 800b262:	4319      	orrs	r1, r3
 800b264:	6021      	str	r1, [r4, #0]
 800b266:	2710      	movs	r7, #16
 800b268:	2d00      	cmp	r5, #0
 800b26a:	d1b2      	bne.n	800b1d2 <_printf_i+0xce>
 800b26c:	2320      	movs	r3, #32
 800b26e:	6822      	ldr	r2, [r4, #0]
 800b270:	439a      	bics	r2, r3
 800b272:	6022      	str	r2, [r4, #0]
 800b274:	e7ad      	b.n	800b1d2 <_printf_i+0xce>
 800b276:	2220      	movs	r2, #32
 800b278:	6809      	ldr	r1, [r1, #0]
 800b27a:	430a      	orrs	r2, r1
 800b27c:	6022      	str	r2, [r4, #0]
 800b27e:	0022      	movs	r2, r4
 800b280:	2178      	movs	r1, #120	; 0x78
 800b282:	3245      	adds	r2, #69	; 0x45
 800b284:	7011      	strb	r1, [r2, #0]
 800b286:	4a27      	ldr	r2, [pc, #156]	; (800b324 <_printf_i+0x220>)
 800b288:	e7e1      	b.n	800b24e <_printf_i+0x14a>
 800b28a:	0648      	lsls	r0, r1, #25
 800b28c:	d5e6      	bpl.n	800b25c <_printf_i+0x158>
 800b28e:	b2ad      	uxth	r5, r5
 800b290:	e7e4      	b.n	800b25c <_printf_i+0x158>
 800b292:	681a      	ldr	r2, [r3, #0]
 800b294:	680d      	ldr	r5, [r1, #0]
 800b296:	1d10      	adds	r0, r2, #4
 800b298:	6949      	ldr	r1, [r1, #20]
 800b29a:	6018      	str	r0, [r3, #0]
 800b29c:	6813      	ldr	r3, [r2, #0]
 800b29e:	062e      	lsls	r6, r5, #24
 800b2a0:	d501      	bpl.n	800b2a6 <_printf_i+0x1a2>
 800b2a2:	6019      	str	r1, [r3, #0]
 800b2a4:	e002      	b.n	800b2ac <_printf_i+0x1a8>
 800b2a6:	066d      	lsls	r5, r5, #25
 800b2a8:	d5fb      	bpl.n	800b2a2 <_printf_i+0x19e>
 800b2aa:	8019      	strh	r1, [r3, #0]
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	9e04      	ldr	r6, [sp, #16]
 800b2b0:	6123      	str	r3, [r4, #16]
 800b2b2:	e7bb      	b.n	800b22c <_printf_i+0x128>
 800b2b4:	681a      	ldr	r2, [r3, #0]
 800b2b6:	1d11      	adds	r1, r2, #4
 800b2b8:	6019      	str	r1, [r3, #0]
 800b2ba:	6816      	ldr	r6, [r2, #0]
 800b2bc:	2100      	movs	r1, #0
 800b2be:	0030      	movs	r0, r6
 800b2c0:	6862      	ldr	r2, [r4, #4]
 800b2c2:	f000 f8ed 	bl	800b4a0 <memchr>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d001      	beq.n	800b2ce <_printf_i+0x1ca>
 800b2ca:	1b80      	subs	r0, r0, r6
 800b2cc:	6060      	str	r0, [r4, #4]
 800b2ce:	6863      	ldr	r3, [r4, #4]
 800b2d0:	6123      	str	r3, [r4, #16]
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	9a04      	ldr	r2, [sp, #16]
 800b2d6:	7013      	strb	r3, [r2, #0]
 800b2d8:	e7a8      	b.n	800b22c <_printf_i+0x128>
 800b2da:	6923      	ldr	r3, [r4, #16]
 800b2dc:	0032      	movs	r2, r6
 800b2de:	9906      	ldr	r1, [sp, #24]
 800b2e0:	9805      	ldr	r0, [sp, #20]
 800b2e2:	9d07      	ldr	r5, [sp, #28]
 800b2e4:	47a8      	blx	r5
 800b2e6:	1c43      	adds	r3, r0, #1
 800b2e8:	d0aa      	beq.n	800b240 <_printf_i+0x13c>
 800b2ea:	6823      	ldr	r3, [r4, #0]
 800b2ec:	079b      	lsls	r3, r3, #30
 800b2ee:	d415      	bmi.n	800b31c <_printf_i+0x218>
 800b2f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2f2:	68e0      	ldr	r0, [r4, #12]
 800b2f4:	4298      	cmp	r0, r3
 800b2f6:	daa5      	bge.n	800b244 <_printf_i+0x140>
 800b2f8:	0018      	movs	r0, r3
 800b2fa:	e7a3      	b.n	800b244 <_printf_i+0x140>
 800b2fc:	0022      	movs	r2, r4
 800b2fe:	2301      	movs	r3, #1
 800b300:	9906      	ldr	r1, [sp, #24]
 800b302:	9805      	ldr	r0, [sp, #20]
 800b304:	9e07      	ldr	r6, [sp, #28]
 800b306:	3219      	adds	r2, #25
 800b308:	47b0      	blx	r6
 800b30a:	1c43      	adds	r3, r0, #1
 800b30c:	d098      	beq.n	800b240 <_printf_i+0x13c>
 800b30e:	3501      	adds	r5, #1
 800b310:	68e3      	ldr	r3, [r4, #12]
 800b312:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b314:	1a9b      	subs	r3, r3, r2
 800b316:	42ab      	cmp	r3, r5
 800b318:	dcf0      	bgt.n	800b2fc <_printf_i+0x1f8>
 800b31a:	e7e9      	b.n	800b2f0 <_printf_i+0x1ec>
 800b31c:	2500      	movs	r5, #0
 800b31e:	e7f7      	b.n	800b310 <_printf_i+0x20c>
 800b320:	0800b659 	.word	0x0800b659
 800b324:	0800b66a 	.word	0x0800b66a

0800b328 <_sbrk_r>:
 800b328:	2300      	movs	r3, #0
 800b32a:	b570      	push	{r4, r5, r6, lr}
 800b32c:	4d06      	ldr	r5, [pc, #24]	; (800b348 <_sbrk_r+0x20>)
 800b32e:	0004      	movs	r4, r0
 800b330:	0008      	movs	r0, r1
 800b332:	602b      	str	r3, [r5, #0]
 800b334:	f7fc ffaa 	bl	800828c <_sbrk>
 800b338:	1c43      	adds	r3, r0, #1
 800b33a:	d103      	bne.n	800b344 <_sbrk_r+0x1c>
 800b33c:	682b      	ldr	r3, [r5, #0]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d000      	beq.n	800b344 <_sbrk_r+0x1c>
 800b342:	6023      	str	r3, [r4, #0]
 800b344:	bd70      	pop	{r4, r5, r6, pc}
 800b346:	46c0      	nop			; (mov r8, r8)
 800b348:	20000134 	.word	0x20000134

0800b34c <__sread>:
 800b34c:	b570      	push	{r4, r5, r6, lr}
 800b34e:	000c      	movs	r4, r1
 800b350:	250e      	movs	r5, #14
 800b352:	5f49      	ldrsh	r1, [r1, r5]
 800b354:	f000 f8c0 	bl	800b4d8 <_read_r>
 800b358:	2800      	cmp	r0, #0
 800b35a:	db03      	blt.n	800b364 <__sread+0x18>
 800b35c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b35e:	181b      	adds	r3, r3, r0
 800b360:	6563      	str	r3, [r4, #84]	; 0x54
 800b362:	bd70      	pop	{r4, r5, r6, pc}
 800b364:	89a3      	ldrh	r3, [r4, #12]
 800b366:	4a02      	ldr	r2, [pc, #8]	; (800b370 <__sread+0x24>)
 800b368:	4013      	ands	r3, r2
 800b36a:	81a3      	strh	r3, [r4, #12]
 800b36c:	e7f9      	b.n	800b362 <__sread+0x16>
 800b36e:	46c0      	nop			; (mov r8, r8)
 800b370:	ffffefff 	.word	0xffffefff

0800b374 <__swrite>:
 800b374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b376:	001f      	movs	r7, r3
 800b378:	898b      	ldrh	r3, [r1, #12]
 800b37a:	0005      	movs	r5, r0
 800b37c:	000c      	movs	r4, r1
 800b37e:	0016      	movs	r6, r2
 800b380:	05db      	lsls	r3, r3, #23
 800b382:	d505      	bpl.n	800b390 <__swrite+0x1c>
 800b384:	230e      	movs	r3, #14
 800b386:	5ec9      	ldrsh	r1, [r1, r3]
 800b388:	2200      	movs	r2, #0
 800b38a:	2302      	movs	r3, #2
 800b38c:	f000 f874 	bl	800b478 <_lseek_r>
 800b390:	89a3      	ldrh	r3, [r4, #12]
 800b392:	4a05      	ldr	r2, [pc, #20]	; (800b3a8 <__swrite+0x34>)
 800b394:	0028      	movs	r0, r5
 800b396:	4013      	ands	r3, r2
 800b398:	81a3      	strh	r3, [r4, #12]
 800b39a:	0032      	movs	r2, r6
 800b39c:	230e      	movs	r3, #14
 800b39e:	5ee1      	ldrsh	r1, [r4, r3]
 800b3a0:	003b      	movs	r3, r7
 800b3a2:	f000 f81f 	bl	800b3e4 <_write_r>
 800b3a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3a8:	ffffefff 	.word	0xffffefff

0800b3ac <__sseek>:
 800b3ac:	b570      	push	{r4, r5, r6, lr}
 800b3ae:	000c      	movs	r4, r1
 800b3b0:	250e      	movs	r5, #14
 800b3b2:	5f49      	ldrsh	r1, [r1, r5]
 800b3b4:	f000 f860 	bl	800b478 <_lseek_r>
 800b3b8:	89a3      	ldrh	r3, [r4, #12]
 800b3ba:	1c42      	adds	r2, r0, #1
 800b3bc:	d103      	bne.n	800b3c6 <__sseek+0x1a>
 800b3be:	4a05      	ldr	r2, [pc, #20]	; (800b3d4 <__sseek+0x28>)
 800b3c0:	4013      	ands	r3, r2
 800b3c2:	81a3      	strh	r3, [r4, #12]
 800b3c4:	bd70      	pop	{r4, r5, r6, pc}
 800b3c6:	2280      	movs	r2, #128	; 0x80
 800b3c8:	0152      	lsls	r2, r2, #5
 800b3ca:	4313      	orrs	r3, r2
 800b3cc:	81a3      	strh	r3, [r4, #12]
 800b3ce:	6560      	str	r0, [r4, #84]	; 0x54
 800b3d0:	e7f8      	b.n	800b3c4 <__sseek+0x18>
 800b3d2:	46c0      	nop			; (mov r8, r8)
 800b3d4:	ffffefff 	.word	0xffffefff

0800b3d8 <__sclose>:
 800b3d8:	b510      	push	{r4, lr}
 800b3da:	230e      	movs	r3, #14
 800b3dc:	5ec9      	ldrsh	r1, [r1, r3]
 800b3de:	f000 f815 	bl	800b40c <_close_r>
 800b3e2:	bd10      	pop	{r4, pc}

0800b3e4 <_write_r>:
 800b3e4:	b570      	push	{r4, r5, r6, lr}
 800b3e6:	0004      	movs	r4, r0
 800b3e8:	0008      	movs	r0, r1
 800b3ea:	0011      	movs	r1, r2
 800b3ec:	001a      	movs	r2, r3
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	4d05      	ldr	r5, [pc, #20]	; (800b408 <_write_r+0x24>)
 800b3f2:	602b      	str	r3, [r5, #0]
 800b3f4:	f7fc fd1c 	bl	8007e30 <_write>
 800b3f8:	1c43      	adds	r3, r0, #1
 800b3fa:	d103      	bne.n	800b404 <_write_r+0x20>
 800b3fc:	682b      	ldr	r3, [r5, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d000      	beq.n	800b404 <_write_r+0x20>
 800b402:	6023      	str	r3, [r4, #0]
 800b404:	bd70      	pop	{r4, r5, r6, pc}
 800b406:	46c0      	nop			; (mov r8, r8)
 800b408:	20000134 	.word	0x20000134

0800b40c <_close_r>:
 800b40c:	2300      	movs	r3, #0
 800b40e:	b570      	push	{r4, r5, r6, lr}
 800b410:	4d06      	ldr	r5, [pc, #24]	; (800b42c <_close_r+0x20>)
 800b412:	0004      	movs	r4, r0
 800b414:	0008      	movs	r0, r1
 800b416:	602b      	str	r3, [r5, #0]
 800b418:	f7fc ff0c 	bl	8008234 <_close>
 800b41c:	1c43      	adds	r3, r0, #1
 800b41e:	d103      	bne.n	800b428 <_close_r+0x1c>
 800b420:	682b      	ldr	r3, [r5, #0]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d000      	beq.n	800b428 <_close_r+0x1c>
 800b426:	6023      	str	r3, [r4, #0]
 800b428:	bd70      	pop	{r4, r5, r6, pc}
 800b42a:	46c0      	nop			; (mov r8, r8)
 800b42c:	20000134 	.word	0x20000134

0800b430 <_fstat_r>:
 800b430:	2300      	movs	r3, #0
 800b432:	b570      	push	{r4, r5, r6, lr}
 800b434:	4d06      	ldr	r5, [pc, #24]	; (800b450 <_fstat_r+0x20>)
 800b436:	0004      	movs	r4, r0
 800b438:	0008      	movs	r0, r1
 800b43a:	0011      	movs	r1, r2
 800b43c:	602b      	str	r3, [r5, #0]
 800b43e:	f7fc ff03 	bl	8008248 <_fstat>
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	d103      	bne.n	800b44e <_fstat_r+0x1e>
 800b446:	682b      	ldr	r3, [r5, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d000      	beq.n	800b44e <_fstat_r+0x1e>
 800b44c:	6023      	str	r3, [r4, #0]
 800b44e:	bd70      	pop	{r4, r5, r6, pc}
 800b450:	20000134 	.word	0x20000134

0800b454 <_isatty_r>:
 800b454:	2300      	movs	r3, #0
 800b456:	b570      	push	{r4, r5, r6, lr}
 800b458:	4d06      	ldr	r5, [pc, #24]	; (800b474 <_isatty_r+0x20>)
 800b45a:	0004      	movs	r4, r0
 800b45c:	0008      	movs	r0, r1
 800b45e:	602b      	str	r3, [r5, #0]
 800b460:	f7fc ff00 	bl	8008264 <_isatty>
 800b464:	1c43      	adds	r3, r0, #1
 800b466:	d103      	bne.n	800b470 <_isatty_r+0x1c>
 800b468:	682b      	ldr	r3, [r5, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d000      	beq.n	800b470 <_isatty_r+0x1c>
 800b46e:	6023      	str	r3, [r4, #0]
 800b470:	bd70      	pop	{r4, r5, r6, pc}
 800b472:	46c0      	nop			; (mov r8, r8)
 800b474:	20000134 	.word	0x20000134

0800b478 <_lseek_r>:
 800b478:	b570      	push	{r4, r5, r6, lr}
 800b47a:	0004      	movs	r4, r0
 800b47c:	0008      	movs	r0, r1
 800b47e:	0011      	movs	r1, r2
 800b480:	001a      	movs	r2, r3
 800b482:	2300      	movs	r3, #0
 800b484:	4d05      	ldr	r5, [pc, #20]	; (800b49c <_lseek_r+0x24>)
 800b486:	602b      	str	r3, [r5, #0]
 800b488:	f7fc fef5 	bl	8008276 <_lseek>
 800b48c:	1c43      	adds	r3, r0, #1
 800b48e:	d103      	bne.n	800b498 <_lseek_r+0x20>
 800b490:	682b      	ldr	r3, [r5, #0]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d000      	beq.n	800b498 <_lseek_r+0x20>
 800b496:	6023      	str	r3, [r4, #0]
 800b498:	bd70      	pop	{r4, r5, r6, pc}
 800b49a:	46c0      	nop			; (mov r8, r8)
 800b49c:	20000134 	.word	0x20000134

0800b4a0 <memchr>:
 800b4a0:	b2c9      	uxtb	r1, r1
 800b4a2:	1882      	adds	r2, r0, r2
 800b4a4:	4290      	cmp	r0, r2
 800b4a6:	d101      	bne.n	800b4ac <memchr+0xc>
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	4770      	bx	lr
 800b4ac:	7803      	ldrb	r3, [r0, #0]
 800b4ae:	428b      	cmp	r3, r1
 800b4b0:	d0fb      	beq.n	800b4aa <memchr+0xa>
 800b4b2:	3001      	adds	r0, #1
 800b4b4:	e7f6      	b.n	800b4a4 <memchr+0x4>
	...

0800b4b8 <__malloc_lock>:
 800b4b8:	b510      	push	{r4, lr}
 800b4ba:	4802      	ldr	r0, [pc, #8]	; (800b4c4 <__malloc_lock+0xc>)
 800b4bc:	f7ff faff 	bl	800aabe <__retarget_lock_acquire_recursive>
 800b4c0:	bd10      	pop	{r4, pc}
 800b4c2:	46c0      	nop			; (mov r8, r8)
 800b4c4:	20000128 	.word	0x20000128

0800b4c8 <__malloc_unlock>:
 800b4c8:	b510      	push	{r4, lr}
 800b4ca:	4802      	ldr	r0, [pc, #8]	; (800b4d4 <__malloc_unlock+0xc>)
 800b4cc:	f7ff faf8 	bl	800aac0 <__retarget_lock_release_recursive>
 800b4d0:	bd10      	pop	{r4, pc}
 800b4d2:	46c0      	nop			; (mov r8, r8)
 800b4d4:	20000128 	.word	0x20000128

0800b4d8 <_read_r>:
 800b4d8:	b570      	push	{r4, r5, r6, lr}
 800b4da:	0004      	movs	r4, r0
 800b4dc:	0008      	movs	r0, r1
 800b4de:	0011      	movs	r1, r2
 800b4e0:	001a      	movs	r2, r3
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	4d05      	ldr	r5, [pc, #20]	; (800b4fc <_read_r+0x24>)
 800b4e6:	602b      	str	r3, [r5, #0]
 800b4e8:	f7fc fe87 	bl	80081fa <_read>
 800b4ec:	1c43      	adds	r3, r0, #1
 800b4ee:	d103      	bne.n	800b4f8 <_read_r+0x20>
 800b4f0:	682b      	ldr	r3, [r5, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d000      	beq.n	800b4f8 <_read_r+0x20>
 800b4f6:	6023      	str	r3, [r4, #0]
 800b4f8:	bd70      	pop	{r4, r5, r6, pc}
 800b4fa:	46c0      	nop			; (mov r8, r8)
 800b4fc:	20000134 	.word	0x20000134

0800b500 <_init>:
 800b500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b502:	46c0      	nop			; (mov r8, r8)
 800b504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b506:	bc08      	pop	{r3}
 800b508:	469e      	mov	lr, r3
 800b50a:	4770      	bx	lr

0800b50c <_fini>:
 800b50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b50e:	46c0      	nop			; (mov r8, r8)
 800b510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b512:	bc08      	pop	{r3}
 800b514:	469e      	mov	lr, r3
 800b516:	4770      	bx	lr
