// Seed: 869729365
module module_0 (
    output tri id_0,
    output wor id_1
);
  wire id_3;
  wire id_4;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    input logic id_2,
    input tri id_3,
    input tri id_4,
    output wor id_5,
    output logic id_6,
    input uwire id_7
    , id_20,
    input uwire id_8,
    input wand id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output logic id_13,
    output logic id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri id_17,
    output wor id_18
);
  wire id_21;
  initial begin : LABEL_0
    id_6 <= id_2;
  end
  module_0 modCall_1 (
      id_18,
      id_1
  );
  initial begin : LABEL_0
    id_13 <= id_0;
    id_14 <= 1;
  end
endmodule
