11;DMA1;Channel 1;ADC1;TIM2_CH3;TIM4_CH1;
12;DMA1;Channel 2;SPI1_RX;USART3_TX;TIM1_CH1;TIM2_UP;TIM3_CH3;
13;DMA1;Channel 3;SPI1_TX;USART3_RX;TIM3_CH4;TIM3_UP;
14;DMA1;Channel 4;SPI2_RX;I2S2_RX;USART1_TX;I2C2_TX;TIM1_CH4;TIM1_TRIG;TIM1_TRIG;TIM4_CH2;
15;DMA1;Channel 5;SPI2_TX;I2S2_TX;USART1_RX;I2C2_RX;TIM1_UP;TIM2_CH1;TIM4_CH3;
16;DMA1;Channel 6;USART2_RX;I2C1_TX;TIM1_CH3;
17;DMA1;Channel 7;USART2_TX;I2C1_RX;TIM2_CH2;TIM2_CH4;TIM4_UP;
56;DMA2;Channel 1;SPI3_RX;I2S3_RX;TIM5_CH4;TIM5_TRIG;TIM8_CH3;TIM8_UP;
57;DMA2;Channel 2;SPI3_TX;I2S3_TX;TIM5_CH3;TIM5_UP;TIM8_CH4;TIM8_TRIG;TIM8_COM
58;DMA2;Channel 3;USART4_RX;TIM6_UP;DAC1;TIM8_CH1
59;DMA2;Channel 4;SDIO;TIM5_CH2;TIM7_UP;DAC2;
59;DMA2;Channel 5;ADC3;USART4_TX;TIM5_CH1;TIM8_CH2;
