# Dataset
This repo contains circuit functionality learning dataset download instructions and documentation.

This dataset is made from open-source logic synthesis tool [ABC](https://github.com/berkeley-abc/abc) and [Yosys](https://github.com/YosysHQ/yosys).

| Input Width | Replacement Ratio        |
|-------------|-------------------|--------|--------|--------|---------|
|             | 10%               | 20%    | 30%    | 50%    | total   |
| 4           | 5666              | 5548   | 4302   | 3924   | 19440   |
| 5           | 200000            | 200000 | 200000 | 200000 | 800000  |
| 6           | 200000            | 200000 | 200000 | 200000 | 800000  |
| 7           | 200000            | 200000 | 200000 | 200000 | 800000  |
| total       | 605666            | 605548 | 604302 | 603924 | 2419440 |

## Raw AIG Download

You can now download our raw AIG data from the following link: (7-zipped ~500MB)


The archive contains:

* The netlists of a large amount of syntheic truthtables with the input width ranges from 4 to 7.



