{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574860993084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574860993086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 22:23:12 2019 " "Processing started: Wed Nov 27 22:23:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574860993086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574860993086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574860993086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574860993294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/or3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/or3.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_OR3 " "Found entity 1: KATIO_OR3" {  } { { "library/or3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/or3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/or2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/or2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_OR2 " "Found entity 1: KATIO_OR2" {  } { { "library/or2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/or2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/not1.v 1 1 " "Found 1 design units, including 1 entities, in source file library/not1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT1 " "Found entity 1: NOT1" {  } { { "library/not1.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/not1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/nor3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/nor3.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_NOR3 " "Found entity 1: KATIO_NOR3" {  } { { "library/nor3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/nor3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/nand2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/nand2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_NAND2 " "Found entity 1: KATIO_NAND2" {  } { { "library/nand2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/nand2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/ha2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/ha2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA2 " "Found entity 1: HA2" {  } { { "library/ha2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/ha2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/fa2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/fa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA2 " "Found entity 1: FA2" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/exor2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/exor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXOR2 " "Found entity 1: EXOR2" {  } { { "library/exor2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/exor2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/decoder3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/decoder3.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3 " "Found entity 1: DECODER3" {  } { { "library/decoder3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/decoder3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/dataselector2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/dataselector2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATASELECTOR2 " "Found entity 1: DATASELECTOR2" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/and3.v 1 1 " "Found 1 design units, including 1 entities, in source file library/and3.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_AND3 " "Found entity 1: KATIO_AND3" {  } { { "library/and3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file library/and2.v" { { "Info" "ISGN_ENTITY_NAME" "1 KATIO_AND2 " "Found entity 1: KATIO_AND2" {  } { { "library/and2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "alu_32bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "alu_16bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog-alu-qupj-block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file verilog-alu-qupj-block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 verilog-alu-qupj-block " "Found entity 1: verilog-alu-qupj-block" {  } { { "verilog-alu-qupj-block.bdf" "" { Schematic "/home/katio/script/github.com/onokatio/verilog-alu/verilog-alu-qupj-block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574861000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574861000649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X0 nor3.v(8) " "Verilog HDL Implicit Net warning at nor3.v(8): created implicit net for \"X0\"" {  } { { "library/nor3.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/nor3.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C fa2.v(13) " "Verilog HDL Implicit Net warning at fa2.v(13): created implicit net for \"C\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AC fa2.v(14) " "Verilog HDL Implicit Net warning at fa2.v(14): created implicit net for \"AC\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BC fa2.v(15) " "Verilog HDL Implicit Net warning at fa2.v(15): created implicit net for \"BC\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ABC fa2.v(16) " "Verilog HDL Implicit Net warning at fa2.v(16): created implicit net for \"ABC\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ABCX fa2.v(17) " "Verilog HDL Implicit Net warning at fa2.v(17): created implicit net for \"ABCX\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 fa2.v(18) " "Verilog HDL Implicit Net warning at fa2.v(18): created implicit net for \"S1\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 fa2.v(19) " "Verilog HDL Implicit Net warning at fa2.v(19): created implicit net for \"S2\"" {  } { { "library/fa2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BS dataselector2.v(12) " "Verilog HDL Implicit Net warning at dataselector2.v(12): created implicit net for \"BS\"" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SS dataselector2.v(13) " "Verilog HDL Implicit Net warning at dataselector2.v(13): created implicit net for \"SS\"" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASS dataselector2.v(14) " "Verilog HDL Implicit Net warning at dataselector2.v(14): created implicit net for \"ASS\"" {  } { { "library/dataselector2.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 alu_32bit.v(10) " "Verilog HDL Implicit Net warning at alu_32bit.v(10): created implicit net for \"C1\"" {  } { { "alu_32bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_32bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 alu_8bit.v(17) " "Verilog HDL Implicit Net warning at alu_8bit.v(17): created implicit net for \"C1\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 alu_8bit.v(18) " "Verilog HDL Implicit Net warning at alu_8bit.v(18): created implicit net for \"C2\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C3 alu_8bit.v(19) " "Verilog HDL Implicit Net warning at alu_8bit.v(19): created implicit net for \"C3\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C4 alu_8bit.v(20) " "Verilog HDL Implicit Net warning at alu_8bit.v(20): created implicit net for \"C4\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C5 alu_8bit.v(21) " "Verilog HDL Implicit Net warning at alu_8bit.v(21): created implicit net for \"C5\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C6 alu_8bit.v(22) " "Verilog HDL Implicit Net warning at alu_8bit.v(22): created implicit net for \"C6\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C7 alu_8bit.v(23) " "Verilog HDL Implicit Net warning at alu_8bit.v(23): created implicit net for \"C7\"" {  } { { "alu_8bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 alu_16bit.v(10) " "Verilog HDL Implicit Net warning at alu_16bit.v(10): created implicit net for \"C1\"" {  } { { "alu_16bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_16bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_in2 alu_1bit.v(21) " "Verilog HDL Implicit Net warning at alu_1bit.v(21): created implicit net for \"C_in2\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_in3 alu_1bit.v(22) " "Verilog HDL Implicit Net warning at alu_1bit.v(22): created implicit net for \"C_in3\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_in4 alu_1bit.v(23) " "Verilog HDL Implicit Net warning at alu_1bit.v(23): created implicit net for \"C_in4\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FA_out_s alu_1bit.v(25) " "Verilog HDL Implicit Net warning at alu_1bit.v(25): created implicit net for \"FA_out_s\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Selector alu_1bit.v(28) " "Verilog HDL Implicit Net warning at alu_1bit.v(28): created implicit net for \"Selector\"" {  } { { "alu_1bit.v" "" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861000650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "verilog-alu-qupj-block " "Elaborating entity \"verilog-alu-qupj-block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574861000741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 ALU32:inst " "Elaborating entity \"ALU32\" for hierarchy \"ALU32:inst\"" {  } { { "verilog-alu-qupj-block.bdf" "inst" { Schematic "/home/katio/script/github.com/onokatio/verilog-alu/verilog-alu-qupj-block.bdf" { { 120 168 344 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 ALU32:inst\|ALU16:alu16_1 " "Elaborating entity \"ALU16\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\"" {  } { { "alu_32bit.v" "alu16_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1 " "Elaborating entity \"ALU8\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\"" {  } { { "alu_16bit.v" "alu8_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_16bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\"" {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KATIO_AND2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode_plus " "Elaborating entity \"KATIO_AND2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode_plus\"" {  } { { "alu_1bit.v" "set_1_when_mode_plus" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KATIO_NAND2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode_plus\|KATIO_NAND2:new_nand " "Elaborating entity \"KATIO_NAND2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode_plus\|KATIO_NAND2:new_nand\"" {  } { { "library/and2.v" "new_nand" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT1 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode_plus\|NOT1:new_not " "Elaborating entity \"NOT1\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_AND2:set_1_when_mode_plus\|NOT1:new_not\"" {  } { { "library/and2.v" "new_not" { Text "/home/katio/script/github.com/onokatio/verilog-alu/library/and2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KATIO_OR2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_OR2:set_0_when_mode_orexorb " "Elaborating entity \"KATIO_OR2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|KATIO_OR2:set_0_when_mode_orexorb\"" {  } { { "alu_1bit.v" "set_0_when_mode_orexorb" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|FA2:new_fa " "Elaborating entity \"FA2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|FA2:new_fa\"" {  } { { "alu_1bit.v" "new_fa" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATASELECTOR2 ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|DATASELECTOR2:output_ds " "Elaborating entity \"DATASELECTOR2\" for hierarchy \"ALU32:inst\|ALU16:alu16_1\|ALU8:alu8_1\|ALU:alu_1\|DATASELECTOR2:output_ds\"" {  } { { "alu_1bit.v" "output_ds" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574861000763 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_8 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_8\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_8" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001337 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_7 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_7\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_7" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001338 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_6 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_6\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_6" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001340 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_5 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_5\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_5" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001341 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_4 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_4\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_4" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001342 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_3 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_3\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_3" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001344 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_2 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_2\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_2" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001345 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_1 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_1\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001346 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_8 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_8\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_8" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001348 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_7 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_7\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_7" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001349 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_6 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_6\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_6" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001350 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_5 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_5\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_5" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001351 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_4 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_4\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_4" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001353 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_3 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_3\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_3" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001354 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_2 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_2\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_2" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001355 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_1 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_1\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001356 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_8 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_8\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_8" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001358 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_7 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_7\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_7" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 23 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001360 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_6 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_6\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_6" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001361 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_5 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_5\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_5" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001362 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_4 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_4\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_4" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001364 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_3 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_3\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_3" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001365 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_2 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_2\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_2" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 18 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001366 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 alu_1 3 8 " "Port \"ordered port 0\" on the entity instantiation of \"alu_1\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "alu_8bit.v" "alu_1" { Text "/home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v" 17 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1574861001368 "|verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1574861002186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574861002339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574861002633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574861002633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574861002716 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574861002716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574861002716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574861002716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574861002725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 22:23:22 2019 " "Processing ended: Wed Nov 27 22:23:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574861002725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574861002725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574861002725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574861002725 ""}
