Analysis & Synthesis report for mips_8_v2
Wed May 26 14:55:14 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated
 13. Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated
 14. Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated
 15. Source assignments for data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated
 16. Parameter Settings for User Entity Instance: inctructions:im|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: cpu:cpu
 18. Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: data:dm|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "data:dm"
 23. Port Connectivity Checks: "cpu:cpu"
 24. Port Connectivity Checks: "inctructions:im"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 26 14:55:14 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mips_8_v2                                   ;
; Top-level Entity Name              ; mips_8_v2                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; mips_8_v2          ; mips_8_v2          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------+---------+
; mips_8_v2.v                      ; yes             ; User Verilog HDL File                 ; D:/QuartusProject/mips_8_v2/mips_8_v2.v                                              ;         ;
; reg_file_ram.v                   ; yes             ; User Verilog HDL File                 ; D:/QuartusProject/mips_8_v2/reg_file_ram.v                                           ;         ;
; reg_file_ram.hex                 ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/QuartusProject/mips_8_v2/reg_file_ram.hex                                         ;         ;
; port_ram2.v                      ; yes             ; User Wizard-Generated File            ; D:/QuartusProject/mips_8_v2/port_ram2.v                                              ;         ;
; port_ram1.v                      ; yes             ; User Wizard-Generated File            ; D:/QuartusProject/mips_8_v2/port_ram1.v                                              ;         ;
; instructions.mif                 ; yes             ; User Memory Initialization File       ; D:/QuartusProject/mips_8_v2/instructions.mif                                         ;         ;
; inctructions.v                   ; yes             ; User Wizard-Generated File            ; D:/QuartusProject/mips_8_v2/inctructions.v                                           ;         ;
; data.v                           ; yes             ; User Wizard-Generated File            ; D:/QuartusProject/mips_8_v2/data.v                                                   ;         ;
; data.mif                         ; yes             ; User Memory Initialization File       ; D:/QuartusProject/mips_8_v2/data.mif                                                 ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File                 ; D:/QuartusProject/mips_8_v2/cpu.v                                                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4m02.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf                                   ;         ;
; db/altsyncram_6d02.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf                                   ;         ;
; db/altsyncram_fmv1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf                                   ;         ;
+----------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |mips_8_v2                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |mips_8_v2          ; mips_8_v2   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram1:r1 ; port_ram1.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_8_v2|cpu:cpu|reg_file_ram:rfr|port_ram2:r2 ; port_ram2.v     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_8_v2|data:dm                               ; data.v          ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mips_8_v2|inctructions:im                       ; inctructions.v  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                     ; Reason for Removal ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+
; inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|rden_b_store                       ; Lost fanout        ;
; data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|rden_b_store                               ; Lost fanout        ;
; cpu:cpu|reg_D_E[0..7,20..31]                                                                                      ; Lost fanout        ;
; cpu:cpu|reg_E_M[20..31]                                                                                           ; Lost fanout        ;
; cpu:cpu|reg_M_W[20..31]                                                                                           ; Lost fanout        ;
; cpu:cpu|rf_read_data_1_D_E[0..7]                                                                                  ; Lost fanout        ;
; cpu:cpu|rf_read_data_2_D_E[0..7]                                                                                  ; Lost fanout        ;
; cpu:cpu|reg_rezult_E_M[0..7]                                                                                      ; Lost fanout        ;
; cpu:cpu|reg_rezult_M_W[0..7]                                                                                      ; Lost fanout        ;
; cpu:cpu|rf_read_data_1_E_M[0..7]                                                                                  ; Lost fanout        ;
; cpu:cpu|rf_read_data_1_M_W[0..7]                                                                                  ; Lost fanout        ;
; cpu:cpu|reg_write_data_dm_M_W[0..7]                                                                               ; Lost fanout        ;
; cpu:cpu|ip[0..7]                                                                                                  ; Lost fanout        ;
; cpu:cpu|reg_I_D[0..7,12..31]                                                                                      ; Lost fanout        ;
; cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|rden_b_store ; Lost fanout        ;
; cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|rden_b_store ; Lost fanout        ;
; Total Number of Removed Registers = 140                                                                           ;                    ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal ; Registers Removed due to This Register                                                                            ;
+-------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+
; data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|rden_b_store ; Lost Fanouts       ; cpu:cpu|reg_D_E[31], cpu:cpu|reg_D_E[30], cpu:cpu|reg_D_E[29], cpu:cpu|reg_D_E[28],                               ;
;                                                                                     ;                    ; cpu:cpu|reg_D_E[27], cpu:cpu|reg_D_E[26], cpu:cpu|reg_D_E[25], cpu:cpu|reg_D_E[24]                                ;
; cpu:cpu|rf_read_data_1_D_E[7]                                                       ; Lost Fanouts       ; cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|rden_b_store ;
; cpu:cpu|rf_read_data_2_D_E[7]                                                       ; Lost Fanouts       ; cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|rden_b_store ;
+-------------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inctructions:im|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                          ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ../instructions.mif  ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_4m02      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu ;
+----------------+----------+--------------------------+
; Parameter Name ; Value    ; Type                     ;
+----------------+----------+--------------------------+
; CMD_ADD        ; 00000001 ; Unsigned Binary          ;
; LOAD           ; 00000010 ; Unsigned Binary          ;
; STORE          ; 00000011 ; Unsigned Binary          ;
; BEQ            ; 00001000 ; Unsigned Binary          ;
+----------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ../reg_file_ram.hex  ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_6d02      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ../reg_file_ram.hex  ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_6d02      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data:dm|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 8                    ; Signed Integer           ;
; WIDTHAD_B                          ; 8                    ; Signed Integer           ;
; NUMWORDS_B                         ; 256                  ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                  ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ../data.mif          ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_fmv1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                     ;
; Entity Instance                           ; inctructions:im|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; data:dm|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data:dm"                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; aclr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu"                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; alu_word   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alu_result ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rf_write   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; need_jump  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inctructions:im"                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; wraddress ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; aclr      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 26 14:54:38 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_8_v2 -c mips_8_v2
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file mips_8_v2.v
    Info (12023): Found entity 1: mips_8_v2 File: D:/QuartusProject/mips_8_v2/mips_8_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file_ram.v
    Info (12023): Found entity 1: reg_file_ram File: D:/QuartusProject/mips_8_v2/reg_file_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file port_ram2.v
    Info (12023): Found entity 1: port_ram2 File: D:/QuartusProject/mips_8_v2/port_ram2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file port_ram1.v
    Info (12023): Found entity 1: port_ram1 File: D:/QuartusProject/mips_8_v2/port_ram1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file inctructions.v
    Info (12023): Found entity 1: inctructions File: D:/QuartusProject/mips_8_v2/inctructions.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: data File: D:/QuartusProject/mips_8_v2/data.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: D:/QuartusProject/mips_8_v2/cpu.v Line: 1
Info (12127): Elaborating entity "mips_8_v2" for the top level hierarchy
Info (12128): Elaborating entity "inctructions" for hierarchy "inctructions:im" File: D:/QuartusProject/mips_8_v2/mips_8_v2.v Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "inctructions:im|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_8_v2/inctructions.v Line: 95
Info (12130): Elaborated megafunction instantiation "inctructions:im|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_8_v2/inctructions.v Line: 95
Info (12133): Instantiated megafunction "inctructions:im|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusProject/mips_8_v2/inctructions.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../instructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4m02.tdf
    Info (12023): Found entity 1: altsyncram_4m02 File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4m02" for hierarchy "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated" File: d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu" File: D:/QuartusProject/mips_8_v2/mips_8_v2.v Line: 40
Info (10264): Verilog HDL Case Statement information at cpu.v(118): all case item expressions in this case statement are onehot File: D:/QuartusProject/mips_8_v2/cpu.v Line: 118
Info (12128): Elaborating entity "reg_file_ram" for hierarchy "cpu:cpu|reg_file_ram:rfr" File: D:/QuartusProject/mips_8_v2/cpu.v Line: 186
Info (12128): Elaborating entity "port_ram1" for hierarchy "cpu:cpu|reg_file_ram:rfr|port_ram1:r1" File: D:/QuartusProject/mips_8_v2/reg_file_ram.v Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_8_v2/port_ram1.v Line: 95
Info (12130): Elaborated megafunction instantiation "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_8_v2/port_ram1.v Line: 95
Info (12133): Instantiated megafunction "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusProject/mips_8_v2/port_ram1.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../reg_file_ram.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6d02.tdf
    Info (12023): Found entity 1: altsyncram_6d02 File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6d02" for hierarchy "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated" File: d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "port_ram2" for hierarchy "cpu:cpu|reg_file_ram:rfr|port_ram2:r2" File: D:/QuartusProject/mips_8_v2/reg_file_ram.v Line: 33
Info (12128): Elaborating entity "data" for hierarchy "data:dm" File: D:/QuartusProject/mips_8_v2/mips_8_v2.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "data:dm|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_8_v2/data.v Line: 95
Info (12130): Elaborated megafunction instantiation "data:dm|altsyncram:altsyncram_component" File: D:/QuartusProject/mips_8_v2/data.v Line: 95
Info (12133): Instantiated megafunction "data:dm|altsyncram:altsyncram_component" with the following parameter: File: D:/QuartusProject/mips_8_v2/data.v Line: 95
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "../data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fmv1.tdf
    Info (12023): Found entity 1: altsyncram_fmv1 File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fmv1" for hierarchy "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated" File: d:/program/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[8]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 305
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[9]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 338
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[10]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 371
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[11]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 404
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[0]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 41
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[1]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 74
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[2]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 107
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[3]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 140
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[4]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 173
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[5]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 206
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[6]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 239
        Warning (14320): Synthesized away node "data:dm|altsyncram:altsyncram_component|altsyncram_fmv1:auto_generated|q_b[7]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_fmv1.tdf Line: 272
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[0]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 41
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[1]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 74
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[2]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 107
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[3]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 140
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[4]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 173
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[5]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 206
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[6]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 239
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram2:r2|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[7]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 272
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[0]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 41
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[1]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 74
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[2]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 107
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[3]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 140
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[4]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 173
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[5]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 206
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[6]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 239
        Warning (14320): Synthesized away node "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_6d02:auto_generated|q_b[7]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_6d02.tdf Line: 272
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[0]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 41
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[1]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 74
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[2]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 107
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[3]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 140
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[4]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 173
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[5]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 206
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[6]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 239
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[7]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 272
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[12]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 437
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[13]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 470
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[14]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 503
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[15]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 536
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[16]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 569
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[17]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 602
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[18]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 635
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[19]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 668
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[20]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 701
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[21]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 734
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[22]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 767
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[23]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 800
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[24]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 833
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[25]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 866
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[26]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 899
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[27]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 932
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[28]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 965
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[29]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 998
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[30]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 1031
        Warning (14320): Synthesized away node "inctructions:im|altsyncram:altsyncram_component|altsyncram_4m02:auto_generated|q_b[31]" File: D:/QuartusProject/mips_8_v2/db/altsyncram_4m02.tdf Line: 1064
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 140 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: D:/QuartusProject/mips_8_v2/mips_8_v2.v Line: 3
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4771 megabytes
    Info: Processing ended: Wed May 26 14:55:15 2021
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:24


