;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <27, 50
	SUB @127, 106
	SUB 12, @10
	ADD -700, -11
	SUB #7, <10
	SUB #0, 20
	SPL 0, -202
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	JMZ 0, -900
	SUB -2, @5
	JMZ 0, -900
	SLT 0, @42
	SUB 12, @10
	JMP 72, 100
	SPL 0, 20
	MOV -7, <-20
	MOV -1, <-20
	SLT @0, <42
	ADD <127, 706
	ADD 100, 9
	SPL 0, -202
	SUB 0, @42
	ADD 100, 9
	ADD 210, 60
	SUB @121, 106
	DJN -1, @-20
	ADD 270, 1
	SUB @121, 106
	SUB @127, 100
	SLT 0, @42
	SUB #7, <10
	JMZ -7, @-820
	SUB @121, 106
	SLT 0, @42
	SUB #7, <10
	SUB #7, <10
	SLT 270, 1
	SLT 270, 1
	MOV -7, <-20
	ADD 100, <80
	ADD -700, -10
	SPL 0, -202
	ADD -700, -10
