============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 12 2024  12:47:01 pm
  Module:                 single_port_ram
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (2181 ps) Late External Delay Assertion at pin data_pad[0]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[0]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_134 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[0]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[0]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_8/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[0]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (2181 ps) Late External Delay Assertion at pin data_pad[1]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[1]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_133 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[1]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[1]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_7/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[1]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (2181 ps) Late External Delay Assertion at pin data_pad[2]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[2]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_132 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[2]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[2]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_6/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[2]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (2181 ps) Late External Delay Assertion at pin data_pad[3]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[3]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_131 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[3]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[3]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_5/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[3]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (2181 ps) Late External Delay Assertion at pin data_pad[4]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[4]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_130 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[4]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[4]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_4/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[4]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (2181 ps) Late External Delay Assertion at pin data_pad[5]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[5]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_129 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[5]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[5]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_3/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[5]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (2181 ps) Late External Delay Assertion at pin data_pad[6]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[6]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_128 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[6]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[6]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_2/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[6]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (2181 ps) Late External Delay Assertion at pin data_pad[7]
          Group: R2O
     Startpoint: (R) ram_1/dataOut_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) data_pad[7]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0         1250     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000         1250     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1500                  
     Required Time:=    9569                  
      Launch Clock:-    1250                  
         Data Path:-    6138                  
             Slack:=    2181                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O                       
  output_delay             3931            RAM_Constraints.sdc_line_127 

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge      Cell        Fanout  Load  Trans Delay Arrival Instance 
#                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  ram_1/dataOut_reg[7]/clk -       -      R     (arrival)          136      -  3000     0    1250    (-,-) 
  ram_1/dataOut_reg[7]/q   (u)     clk->q R     unmapped_d_flop      2  121.8     0  1080    2330    (-,-) 
  pc3b01_1/PAD             -       I->PAD R     pc3b01               1 8568.0  5462  5058    7388    (-,-) 
  data_pad[7]              -       -      R     (port)               -      -     -     0    7388    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[7]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1764/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1630/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1552/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1538/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1531/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1522/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[7]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[6]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1730/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1598/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1575/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1548/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1533/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1525/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[6]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[5]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1696/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1605/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1571/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1541/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1530/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1523/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[5]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[4]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1662/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1636/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1556/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1535/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1529/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1520/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[4]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[3]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1676/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1624/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1557/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1546/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1532/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1526/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[3]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[2]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1710/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1594/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1567/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1545/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1527/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1519/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[2]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[1]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1743/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1599/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1566/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1550/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1534/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1521/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[1]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (3040 ps) Setup Check with Pin ram_1/dataOut_reg[0]/clk->d
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     138                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13987                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    3198                  
             Slack:=    3040                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                         (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  addr_pad[1]            -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN           (u)     PAD->CIN F     pc3d01                 6   30.6   514  1725    9475    (-,-) 
  ram_1/g1849/z          (u)     in_0->z  F     unmapped_complex2      2   10.2     0   163    9638    (-,-) 
  ram_1/g1844/z          (u)     in_0->z  F     unmapped_complex2      4   20.4     0   240    9878    (-,-) 
  ram_1/g1819/z          (u)     in_1->z  F     unmapped_or2           8   40.8     0   319   10198    (-,-) 
  ram_1/g1775/z          (u)     in_1->z  F     unmapped_complex2      1    5.1     0   125   10323    (-,-) 
  ram_1/g1631/z          (u)     in_0->z  R     unmapped_nand2         1    5.3     0   125   10448    (-,-) 
  ram_1/g1565/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10573    (-,-) 
  ram_1/g1544/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10698    (-,-) 
  ram_1/g1528/z          (u)     in_1->z  R     unmapped_or2           1    5.3     0   125   10823    (-,-) 
  ram_1/g1524/z          (u)     in_0->z  R     unmapped_complex2      1    5.3     0   125   10948    (-,-) 
  ram_1/dataOut_reg[0]/d -       -        R     unmapped_d_flop        1      -     -     0   10948    (-,-) 
#------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][7]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][6]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][5]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][4]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][3]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][2]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][1]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[15][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[15][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1851/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[15][0]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][7]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][6]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][5]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][4]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][3]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][2]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][1]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[14][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[14][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1854/z             (u)     in_1->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[14][0]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][7]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][6]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][5]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][4]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][3]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][2]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][1]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[13][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1864/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[13][0]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][7]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][6]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][5]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][5]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][5]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][4]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][4]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][4]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][3]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][3]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][3]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][2]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][2]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][2]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][1]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][1]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][1]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[12][0]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[12][0]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1824/z             (u)     in_1->z  R     unmapped_or2           4   21.2     0   240    9861    (-,-) 
  ram_1/g1865/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[12][0]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[11][7]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][7]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1860/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[11][7]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (3507 ps) Setup Check with Pin ram_1/mem_reg[11][6]/clk->sena
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][6]/sena
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     366                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   13759                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    2501                  
             Slack:=    3507                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge       Cell         Fanout  Load  Trans Delay Arrival Instance 
#                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  addr_pad[3]               -       -        F     (arrival)              1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN              (u)     PAD->CIN F     pc3d01                 4   20.4   485  1708    9458    (-,-) 
  ram_1/g1830/z             (u)     in_1->z  R     unmapped_complex2      2   10.6     0   163    9621    (-,-) 
  ram_1/g1820/z             (u)     in_0->z  R     unmapped_complex2      4   21.2     0   240    9861    (-,-) 
  ram_1/g1860/z             (u)     in_0->z  F     unmapped_nor2          8   81.6     0   390   10251    (-,-) 
  ram_1/mem_reg[11][6]/sena -       -        F     unmapped_d_flop        8      -     -     0   10251    (-,-) 
#---------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

