Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 11 16:02:46 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testOfCalibration_timing_summary_routed.rpt -pb testOfCalibration_timing_summary_routed.pb -rpx testOfCalibration_timing_summary_routed.rpx -warn_on_violation
| Design       : testOfCalibration
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (137)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 61 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (137)
--------------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  142          inf        0.000                      0                  142           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 2.223ns (33.167%)  route 4.479ns (66.833%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[4]/C
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/sclCount_reg[4]/Q
                         net (fo=2, routed)           0.714     1.170    pwmModule1/sclCount_reg[4]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.695 r  pwmModule1/PWM0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.695    pwmModule1/PWM0_carry_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.809 r  pwmModule1/PWM0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.809    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.143 f  pwmModule1/PWM0_carry__0_i_3/O[1]
                         net (fo=2, routed)           0.835     2.978    pwmModule1/PWM0_carry__0_i_3_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303     3.281 r  pwmModule1/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.281    pwmModule1/PWM0_carry__0_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.772 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           2.930     6.702    pwmModule1/PWM0
    SLICE_X64Y85         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 3.968ns (60.272%)  route 2.615ns (39.728%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_2/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.615     3.071    lopt_1
    A16                  OBUF (Prop_obuf_I_O)         3.512     6.583 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.583    PWM[1]
    A16                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 2.223ns (33.953%)  route 4.324ns (66.047%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[4]/C
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/sclCount_reg[4]/Q
                         net (fo=2, routed)           0.714     1.170    pwmModule1/sclCount_reg[4]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.695 r  pwmModule1/PWM0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.695    pwmModule1/PWM0_carry_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.809 r  pwmModule1/PWM0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.809    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.143 f  pwmModule1/PWM0_carry__0_i_3/O[1]
                         net (fo=2, routed)           0.835     2.978    pwmModule1/PWM0_carry__0_i_3_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303     3.281 r  pwmModule1/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.281    pwmModule1/PWM0_carry__0_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.772 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           2.775     6.547    pwmModule1/PWM0
    SLICE_X64Y83         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/finish_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 3.980ns (62.368%)  route 2.401ns (37.632%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  pwmCalibration/finish_reg/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmCalibration/finish_reg/Q
                         net (fo=5, routed)           2.401     2.857    finish_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.381 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     6.381    finish
    G19                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.985ns (63.361%)  route 2.304ns (36.639%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]/Q
                         net (fo=1, routed)           2.304     2.760    PWM_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.290 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.290    PWM[3]
    G17                                                               r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/sclCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 2.223ns (37.984%)  route 3.629ns (62.016%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE                         0.000     0.000 r  pwmModule1/sclCount_reg[4]/C
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/sclCount_reg[4]/Q
                         net (fo=2, routed)           0.714     1.170    pwmModule1/sclCount_reg[4]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.695 r  pwmModule1/PWM0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.695    pwmModule1/PWM0_carry_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.809 r  pwmModule1/PWM0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.809    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.143 f  pwmModule1/PWM0_carry__0_i_3/O[1]
                         net (fo=2, routed)           0.835     2.978    pwmModule1/PWM0_carry__0_i_3_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303     3.281 r  pwmModule1/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.281    pwmModule1/PWM0_carry__0_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.772 r  pwmModule1/PWM0_carry__0/CO[1]
                         net (fo=4, routed)           2.080     5.852    pwmModule1/PWM0
    SLICE_X0Y100         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.021ns (70.619%)  route 1.673ns (29.381%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_3/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.673     2.191    lopt_2
    L3                   OBUF (Prop_obuf_I_O)         3.503     5.694 r  PWM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[2]
    L3                                                                r  PWM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.028ns (70.752%)  route 1.665ns (29.248%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica/C
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    lopt
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.694 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[0]
    K3                                                                r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/clkDivider_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/clkDivider_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.272ns  (logic 0.952ns (18.058%)  route 4.320ns (81.942%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE                         0.000     0.000 r  pwmCalibration/clkDivider_reg[3]/C
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwmCalibration/clkDivider_reg[3]/Q
                         net (fo=2, routed)           0.862     1.318    pwmCalibration/clkDivider_reg_n_0_[3]
    SLICE_X6Y53          LUT4 (Prop_lut4_I3_O)        0.124     1.442 f  pwmCalibration/clkDivider[11]_i_7/O
                         net (fo=1, routed)           0.663     2.105    pwmCalibration/clkDivider[11]_i_7_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.229 f  pwmCalibration/clkDivider[11]_i_4/O
                         net (fo=6, routed)           1.041     3.270    pwmCalibration/clkDivider[11]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  pwmCalibration/clkDivider[11]_i_2/O
                         net (fo=13, routed)          1.116     4.511    pwmCalibration/clkDivider[11]_i_2_n_0
    SLICE_X6Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.635 r  pwmCalibration/clkDivider[11]_i_1/O
                         net (fo=11, routed)          0.637     5.272    pwmCalibration/clkDivider[11]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  pwmCalibration/clkDivider_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/clkDivider_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/clkDivider_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.272ns  (logic 0.952ns (18.058%)  route 4.320ns (81.942%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE                         0.000     0.000 r  pwmCalibration/clkDivider_reg[3]/C
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pwmCalibration/clkDivider_reg[3]/Q
                         net (fo=2, routed)           0.862     1.318    pwmCalibration/clkDivider_reg_n_0_[3]
    SLICE_X6Y53          LUT4 (Prop_lut4_I3_O)        0.124     1.442 f  pwmCalibration/clkDivider[11]_i_7/O
                         net (fo=1, routed)           0.663     2.105    pwmCalibration/clkDivider[11]_i_7_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124     2.229 f  pwmCalibration/clkDivider[11]_i_4/O
                         net (fo=6, routed)           1.041     3.270    pwmCalibration/clkDivider[11]_i_4_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  pwmCalibration/clkDivider[11]_i_2/O
                         net (fo=13, routed)          1.116     4.511    pwmCalibration/clkDivider[11]_i_2_n_0
    SLICE_X6Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.635 r  pwmCalibration/clkDivider[11]_i_1/O
                         net (fo=11, routed)          0.637     5.272    pwmCalibration/clkDivider[11]_i_1_n_0
    SLICE_X7Y55          FDRE                                         r  pwmCalibration/clkDivider_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmCalibration/rise_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.387%)  route 0.097ns (31.613%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[3]/C
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  pwmCalibration/rise_reg[3]/Q
                         net (fo=8, routed)           0.097     0.261    pwmCalibration/rise_reg[3]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  pwmCalibration/finish_i_1/O
                         net (fo=1, routed)           0.000     0.306    pwmCalibration/finish_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  pwmCalibration/finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  pwmModule1/count_reg[3]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmModule1/count_reg[3]/Q
                         net (fo=5, routed)           0.159     0.300    pwmModule1/count[3]
    SLICE_X5Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.345 r  pwmModule1/count[6]_i_2__0/O
                         net (fo=1, routed)           0.000     0.345    pwmModule1/plusOp[6]
    SLICE_X5Y54          FDRE                                         r  pwmModule1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.757%)  route 0.141ns (40.243%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[1]/C
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmCalibration/rise_reg[1]/Q
                         net (fo=11, routed)          0.141     0.305    pwmCalibration/rise_reg[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  pwmCalibration/state_i_1/O
                         net (fo=1, routed)           0.000     0.350    pwmCalibration/state_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  pwmCalibration/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.226ns (62.877%)  route 0.133ns (37.123%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  pwmModule1/count_reg[4]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmModule1/count_reg[4]/Q
                         net (fo=4, routed)           0.133     0.261    pwmModule1/count[4]
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.098     0.359 r  pwmModule1/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    pwmModule1/plusOp[5]
    SLICE_X4Y54          FDRE                                         r  pwmModule1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[2]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[2]/Q
                         net (fo=3, routed)           0.184     0.325    pwmCalibration/count_reg_n_0_[2]
    SLICE_X0Y55          LUT5 (Prop_lut5_I3_O)        0.042     0.367 r  pwmCalibration/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.367    pwmCalibration/count[4]
    SLICE_X0Y55          FDRE                                         r  pwmCalibration/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.553%)  route 0.182ns (49.447%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[5]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pwmCalibration/count_reg[5]/Q
                         net (fo=4, routed)           0.182     0.323    pwmCalibration/count_reg_n_0_[5]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.045     0.368 r  pwmCalibration/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    pwmCalibration/count[3]
    SLICE_X0Y54          FDRE                                         r  pwmCalibration/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[3]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[3]/Q
                         net (fo=5, routed)           0.185     0.326    pwmCalibration/count_reg_n_0_[3]
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.043     0.369 r  pwmCalibration/count[6]_i_2/O
                         net (fo=1, routed)           0.000     0.369    pwmCalibration/count[6]
    SLICE_X0Y54          FDRE                                         r  pwmCalibration/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  pwmModule1/count_reg[0]/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmModule1/count_reg[0]/Q
                         net (fo=7, routed)           0.185     0.326    pwmModule1/count[0]
    SLICE_X4Y54          LUT5 (Prop_lut5_I2_O)        0.043     0.369 r  pwmModule1/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.369    pwmModule1/plusOp[4]
    SLICE_X4Y54          FDRE                                         r  pwmModule1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.416%)  route 0.183ns (49.584%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[5]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[5]/Q
                         net (fo=4, routed)           0.183     0.324    pwmCalibration/count_reg_n_0_[5]
    SLICE_X0Y54          LUT5 (Prop_lut5_I2_O)        0.045     0.369 r  pwmCalibration/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.369    pwmCalibration/count[5]
    SLICE_X0Y54          FDRE                                         r  pwmCalibration/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/clkDivider_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/clkDivider_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE                         0.000     0.000 r  pwmCalibration/clkDivider_reg[4]/C
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/clkDivider_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    pwmCalibration/clkDivider_reg_n_0_[4]
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  pwmCalibration/clkDivider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    pwmCalibration/clkDivider_reg[4]_i_1_n_4
    SLICE_X7Y53          FDRE                                         r  pwmCalibration/clkDivider_reg[4]/D
  -------------------------------------------------------------------    -------------------





