<stg><name>count_one_bit</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:0 %input_seq_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_seq_val

]]></Node>
<StgValue><ssdm name="input_seq_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="8">
<![CDATA[
entry_ifconv:1 %trunc_ln333 = trunc i8 %input_seq_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln333"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:3 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:4 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:5 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:6 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:7 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:8 %xor_ln333 = xor i1 %trunc_ln333, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln333"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:9 %and_ln333 = and i1 %tmp, i1 %xor_ln333

]]></Node>
<StgValue><ssdm name="and_ln333"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:10 %or_ln333 = or i1 %trunc_ln333, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln333"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:11 %xor_ln333_1 = xor i1 %or_ln333, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln333_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %and_ln333_1 = and i1 %tmp_1, i1 %xor_ln333_1

]]></Node>
<StgValue><ssdm name="and_ln333_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:13 %or_ln333_1 = or i1 %or_ln333, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="or_ln333_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:14 %xor_ln333_2 = xor i1 %or_ln333_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln333_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:15 %and_ln333_2 = and i1 %tmp_2, i1 %xor_ln333_2

]]></Node>
<StgValue><ssdm name="and_ln333_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %or_ln333_2 = or i1 %or_ln333_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="or_ln333_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %xor_ln333_3 = xor i1 %or_ln333_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln333_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %and_ln333_3 = and i1 %tmp_3, i1 %xor_ln333_3

]]></Node>
<StgValue><ssdm name="and_ln333_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %or_ln333_3 = or i1 %or_ln333_2, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln333_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %xor_ln333_4 = xor i1 %or_ln333_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln333_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %and_ln333_4 = and i1 %tmp_4, i1 %xor_ln333_4

]]></Node>
<StgValue><ssdm name="and_ln333_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
entry_ifconv:22 %sel_tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %trunc_ln333, i1 %and_ln333, i1 %and_ln333_1, i1 %and_ln333_2, i1 %and_ln333_3, i1 %and_ln333_4

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="3" op_3_bw="6" op_4_bw="3" op_5_bw="6" op_6_bw="3" op_7_bw="6" op_8_bw="3" op_9_bw="6" op_10_bw="3" op_11_bw="6" op_12_bw="3" op_13_bw="6" op_14_bw="3" op_15_bw="3" op_16_bw="6">
<![CDATA[
entry_ifconv:23 %zext_ln333_cast = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.7i3.i3.i6, i6 32, i3 0, i6 16, i3 1, i6 8, i3 2, i6 4, i3 3, i6 2, i3 4, i6 1, i3 5, i6 0, i3 6, i3 0, i6 %sel_tmp

]]></Node>
<StgValue><ssdm name="zext_ln333_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="3">
<![CDATA[
entry_ifconv:24 %zext_ln333 = zext i3 %zext_ln333_cast

]]></Node>
<StgValue><ssdm name="zext_ln333"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:25 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln333_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:26 %select_ln333 = select i1 %tmp_6, i4 7, i4 8

]]></Node>
<StgValue><ssdm name="select_ln333"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %or_ln333_4 = or i1 %tmp_4, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="or_ln333_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %or_ln333_5 = or i1 %or_ln333_4, i1 %or_ln333_3

]]></Node>
<StgValue><ssdm name="or_ln333_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry_ifconv:29 %UnifiedRetVal = select i1 %or_ln333_5, i4 %zext_ln333, i4 %select_ln333

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4">
<![CDATA[
entry_ifconv:30 %ret_ln333 = ret i4 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln333"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="input_seq_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_seq_val"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="_ssdm_op_Read.ap_auto.i8" to="input_seq_val_read" fromId="35" toId="2">
</dataflow>
<dataflow id="37" from="input_seq_val" to="input_seq_val_read" fromId="34" toId="2">
</dataflow>
<dataflow id="38" from="input_seq_val_read" to="trunc_ln333" fromId="2" toId="3">
</dataflow>
<dataflow id="40" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="39" toId="4">
</dataflow>
<dataflow id="41" from="input_seq_val_read" to="tmp" fromId="2" toId="4">
</dataflow>
<dataflow id="43" from="StgValue_42" to="tmp" fromId="42" toId="4">
</dataflow>
<dataflow id="44" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1" fromId="39" toId="5">
</dataflow>
<dataflow id="45" from="input_seq_val_read" to="tmp_1" fromId="2" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="tmp_1" fromId="46" toId="5">
</dataflow>
<dataflow id="48" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_2" fromId="39" toId="6">
</dataflow>
<dataflow id="49" from="input_seq_val_read" to="tmp_2" fromId="2" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="tmp_2" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_3" fromId="39" toId="7">
</dataflow>
<dataflow id="53" from="input_seq_val_read" to="tmp_3" fromId="2" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="tmp_3" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_4" fromId="39" toId="8">
</dataflow>
<dataflow id="57" from="input_seq_val_read" to="tmp_4" fromId="2" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_58" to="tmp_4" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_5" fromId="39" toId="9">
</dataflow>
<dataflow id="61" from="input_seq_val_read" to="tmp_5" fromId="2" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="tmp_5" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="trunc_ln333" to="xor_ln333" fromId="3" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="xor_ln333" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="tmp" to="and_ln333" fromId="4" toId="11">
</dataflow>
<dataflow id="68" from="xor_ln333" to="and_ln333" fromId="10" toId="11">
</dataflow>
<dataflow id="69" from="trunc_ln333" to="or_ln333" fromId="3" toId="12">
</dataflow>
<dataflow id="70" from="tmp" to="or_ln333" fromId="4" toId="12">
</dataflow>
<dataflow id="71" from="or_ln333" to="xor_ln333_1" fromId="12" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_65" to="xor_ln333_1" fromId="65" toId="13">
</dataflow>
<dataflow id="73" from="tmp_1" to="and_ln333_1" fromId="5" toId="14">
</dataflow>
<dataflow id="74" from="xor_ln333_1" to="and_ln333_1" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="or_ln333" to="or_ln333_1" fromId="12" toId="15">
</dataflow>
<dataflow id="76" from="tmp_1" to="or_ln333_1" fromId="5" toId="15">
</dataflow>
<dataflow id="77" from="or_ln333_1" to="xor_ln333_2" fromId="15" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_65" to="xor_ln333_2" fromId="65" toId="16">
</dataflow>
<dataflow id="79" from="tmp_2" to="and_ln333_2" fromId="6" toId="17">
</dataflow>
<dataflow id="80" from="xor_ln333_2" to="and_ln333_2" fromId="16" toId="17">
</dataflow>
<dataflow id="81" from="or_ln333_1" to="or_ln333_2" fromId="15" toId="18">
</dataflow>
<dataflow id="82" from="tmp_2" to="or_ln333_2" fromId="6" toId="18">
</dataflow>
<dataflow id="83" from="or_ln333_2" to="xor_ln333_3" fromId="18" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_65" to="xor_ln333_3" fromId="65" toId="19">
</dataflow>
<dataflow id="85" from="tmp_3" to="and_ln333_3" fromId="7" toId="20">
</dataflow>
<dataflow id="86" from="xor_ln333_3" to="and_ln333_3" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="or_ln333_2" to="or_ln333_3" fromId="18" toId="21">
</dataflow>
<dataflow id="88" from="tmp_3" to="or_ln333_3" fromId="7" toId="21">
</dataflow>
<dataflow id="89" from="or_ln333_3" to="xor_ln333_4" fromId="21" toId="22">
</dataflow>
<dataflow id="90" from="StgValue_65" to="xor_ln333_4" fromId="65" toId="22">
</dataflow>
<dataflow id="91" from="tmp_4" to="and_ln333_4" fromId="8" toId="23">
</dataflow>
<dataflow id="92" from="xor_ln333_4" to="and_ln333_4" fromId="22" toId="23">
</dataflow>
<dataflow id="94" from="_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1" to="sel_tmp" fromId="93" toId="24">
</dataflow>
<dataflow id="95" from="trunc_ln333" to="sel_tmp" fromId="3" toId="24">
</dataflow>
<dataflow id="96" from="and_ln333" to="sel_tmp" fromId="11" toId="24">
</dataflow>
<dataflow id="97" from="and_ln333_1" to="sel_tmp" fromId="14" toId="24">
</dataflow>
<dataflow id="98" from="and_ln333_2" to="sel_tmp" fromId="17" toId="24">
</dataflow>
<dataflow id="99" from="and_ln333_3" to="sel_tmp" fromId="20" toId="24">
</dataflow>
<dataflow id="100" from="and_ln333_4" to="sel_tmp" fromId="23" toId="24">
</dataflow>
<dataflow id="102" from="_ssdm_op_SparseMux.ap_auto.7i3.i3.i6" to="zext_ln333_cast" fromId="101" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_103" to="zext_ln333_cast" fromId="103" toId="25">
</dataflow>
<dataflow id="106" from="StgValue_105" to="zext_ln333_cast" fromId="105" toId="25">
</dataflow>
<dataflow id="108" from="StgValue_107" to="zext_ln333_cast" fromId="107" toId="25">
</dataflow>
<dataflow id="110" from="StgValue_109" to="zext_ln333_cast" fromId="109" toId="25">
</dataflow>
<dataflow id="112" from="StgValue_111" to="zext_ln333_cast" fromId="111" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_113" to="zext_ln333_cast" fromId="113" toId="25">
</dataflow>
<dataflow id="116" from="StgValue_115" to="zext_ln333_cast" fromId="115" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_117" to="zext_ln333_cast" fromId="117" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_119" to="zext_ln333_cast" fromId="119" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_121" to="zext_ln333_cast" fromId="121" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="zext_ln333_cast" fromId="123" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_125" to="zext_ln333_cast" fromId="125" toId="25">
</dataflow>
<dataflow id="128" from="StgValue_127" to="zext_ln333_cast" fromId="127" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_129" to="zext_ln333_cast" fromId="129" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_131" to="zext_ln333_cast" fromId="131" toId="25">
</dataflow>
<dataflow id="133" from="sel_tmp" to="zext_ln333_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="134" from="zext_ln333_cast" to="zext_ln333" fromId="25" toId="26">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_6" fromId="39" toId="27">
</dataflow>
<dataflow id="136" from="input_seq_val_read" to="tmp_6" fromId="2" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp_6" fromId="137" toId="27">
</dataflow>
<dataflow id="139" from="tmp_6" to="select_ln333" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="StgValue_140" to="select_ln333" fromId="140" toId="28">
</dataflow>
<dataflow id="143" from="StgValue_142" to="select_ln333" fromId="142" toId="28">
</dataflow>
<dataflow id="144" from="tmp_4" to="or_ln333_4" fromId="8" toId="29">
</dataflow>
<dataflow id="145" from="tmp_5" to="or_ln333_4" fromId="9" toId="29">
</dataflow>
<dataflow id="146" from="or_ln333_4" to="or_ln333_5" fromId="29" toId="30">
</dataflow>
<dataflow id="147" from="or_ln333_3" to="or_ln333_5" fromId="21" toId="30">
</dataflow>
<dataflow id="148" from="or_ln333_5" to="UnifiedRetVal" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="zext_ln333" to="UnifiedRetVal" fromId="26" toId="31">
</dataflow>
<dataflow id="150" from="select_ln333" to="UnifiedRetVal" fromId="28" toId="31">
</dataflow>
<dataflow id="151" from="UnifiedRetVal" to="ret_ln333" fromId="31" toId="32">
</dataflow>
<dataflow id="152" from="or_ln333_5" to="StgValue_1" fromId="30" toId="1">
</dataflow>
</dataflows>


</stg>
