	component top_level_system is
		port (
			altpll_0_areset_conduit_export                       : in  std_logic                    := 'X'; -- export
			clk_clk                                              : in  std_logic                    := 'X'; -- clk
			dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_p : out std_logic_vector(3 downto 0);        -- dphy_data_hs_out_p
			dsi_tx_controller_0_dsi_interface_dphy_data_hs_out_n : out std_logic_vector(3 downto 0);        -- dphy_data_hs_out_n
			dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_p : out std_logic_vector(3 downto 0);        -- dphy_data_lp_out_p
			dsi_tx_controller_0_dsi_interface_dphy_data_lp_out_n : out std_logic_vector(3 downto 0);        -- dphy_data_lp_out_n
			dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_p  : out std_logic;                           -- dphy_clk_hs_out_p
			dsi_tx_controller_0_dsi_interface_dphy_clk_hs_out_n  : out std_logic;                           -- dphy_clk_hs_out_n
			dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_p  : out std_logic;                           -- dphy_clk_lp_out_p
			dsi_tx_controller_0_dsi_interface_dphy_clk_lp_out_n  : out std_logic;                           -- dphy_clk_lp_out_n
			reset_reset_n                                        : in  std_logic                    := 'X'  -- reset_n
		);
	end component top_level_system;

