vendor_name = ModelSim
source_file = 1, C:/Users/Administrator/Desktop/eda/test3/test3.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartusii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Administrator/Desktop/eda/test3/db/test3.cbx.xml
design_name = test3
instance = comp, \dout[0]~output\, dout[0]~output, test3, 1
instance = comp, \dout[1]~output\, dout[1]~output, test3, 1
instance = comp, \dout[2]~output\, dout[2]~output, test3, 1
instance = comp, \dout[3]~output\, dout[3]~output, test3, 1
instance = comp, \cout~output\, cout~output, test3, 1
instance = comp, \clk~input\, clk~input, test3, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, test3, 1
instance = comp, \q~1\, q~1, test3, 1
instance = comp, \rst~input\, rst~input, test3, 1
instance = comp, \rst~inputclkctrl\, rst~inputclkctrl, test3, 1
instance = comp, \q[1]\, q[1], test3, 1
instance = comp, \q~2\, q~2, test3, 1
instance = comp, \q[2]\, q[2], test3, 1
instance = comp, \q~3\, q~3, test3, 1
instance = comp, \q[3]\, q[3], test3, 1
instance = comp, \q~0\, q~0, test3, 1
instance = comp, \q[0]\, q[0], test3, 1
instance = comp, \LessThan0~0\, LessThan0~0, test3, 1
instance = comp, \cout~0\, cout~0, test3, 1
instance = comp, \cout~reg0\, cout~reg0, test3, 1
