$date
	Tue Jan 09 20:27:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var reg 2 ( NS [0:1] $end
$var reg 2 ) PS [0:1] $end
$var reg 1 * z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
bx )
bx (
x'
x&
0%
x$
x#
0"
x!
$end
#5
1"
1%
#10
0"
0%
#12
0$
0'
#15
1"
1%
#20
0"
0%
#25
1"
1%
#30
0"
0%
#32
1$
1'
#35
1"
1%
#40
0"
0%
#45
1"
1%
#50
0"
0%
#52
0$
0'
#55
1"
1%
#60
0"
0%
#62
1$
1'
#65
1"
1%
#70
0"
0%
#75
1"
1%
#80
0"
0%
#82
0$
0'
#85
1"
1%
#90
0"
0%
#95
1"
1%
#100
0"
0%
#105
1"
1%
#110
0"
0%
#115
1"
1%
#120
0"
0%
#125
1"
1%
#130
0"
0%
#135
1"
1%
#140
0"
0%
#145
1"
1%
#150
0"
0%
#155
1"
1%
#160
0"
0%
#165
1"
1%
#170
0"
0%
#175
1"
1%
#180
0"
0%
#182
