===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.1864 seconds

  ----Wall Time----  ----Name----
    4.5330 ( 12.9%)  FIR Parser
   16.8772 ( 48.0%)  'firrtl.circuit' Pipeline
    0.5967 (  1.7%)    CreateSiFiveMetadata
    1.5854 (  4.5%)    'firrtl.module' Pipeline
    1.4327 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1527 (  0.4%)      LowerCHIRRTL
    0.1015 (  0.3%)    InferWidths
    0.8186 (  2.3%)    InferResets
    0.0204 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0196 (  0.1%)    PrefixModules
    0.7659 (  2.2%)    LowerFIRRTLTypes
    6.8888 ( 19.6%)    'firrtl.module' Pipeline
    1.0104 (  2.9%)      ExpandWhens
    5.8783 ( 16.7%)      Canonicalizer
    0.4352 (  1.2%)    Inliner
    1.2002 (  3.4%)    IMConstProp
    0.0329 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.4650 ( 12.7%)    'firrtl.module' Pipeline
    4.4650 ( 12.7%)      Canonicalizer
    2.6998 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.6372 ( 21.7%)  'hw.module' Pipeline
    0.0879 (  0.2%)    HWCleanup
    1.1218 (  3.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.3460 ( 18.0%)    Canonicalizer
    0.0816 (  0.2%)    HWLegalizeModules
    0.3956 (  1.1%)  HWLegalizeNames
    0.9643 (  2.7%)  'hw.module' Pipeline
    0.9643 (  2.7%)    PrettifyVerilog
    2.0771 (  5.9%)  ExportVerilog emission
    0.0021 (  0.0%)  Rest
   35.1864 (100.0%)  Total

{
  totalTime: 35.215,
  maxMemory: 598843392
}
