#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun 15 13:46:19 2021
# Process ID: 7608
# Current directory: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/ConvolutionAccel_d
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11396 D:\GitHub\ReconHardware\FPGA_Files\RTL_CNN\Projects\ConvolutionAccel_d\ConvolutionAccel_d.xpr
# Log file: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/ConvolutionAccel_d/vivado.log
# Journal file: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/ConvolutionAccel_d\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/ConvolutionAccel_d/ConvolutionAccel_d.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/Convolution_Top_d.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/matrixAccelerator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Multiplier/multiplyComputePynq.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Adder/param_int_adder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/Wrappers/ma_int_32.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/matrixAccelerator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Multiplier/multiplyComputePynq.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Adder/param_int_adder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/Wrappers/ma_int_16.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/matrixAccelerator.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Multiplier/multiplyComputePynq.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Adder/param_int_adder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/Wrappers/ma_int_8.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/IP_Source/Convolution_Controller_v1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/axis_snooper/axis_snooper.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/IP_Source/Convolution_Controller_v1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/axis_snooper/axis_snooper.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Convolution_Controller.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Convolution_Controller_Convolution_Controll_0_0
Convolution_Controller_snooper_0_1

open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.277 ; gain = 20.402
export_ip_user_files -of_objects  [get_files D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/Convolution_Top_d.v] -no_script -reset -force -quiet
remove_files  D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/General/Convolution_Top_d.v
open_bd_design {D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/ConvolutionAccel_d/ConvolutionAccel_d.srcs/sources_1/bd/Convolution_Controller/Convolution_Controller.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:dfx_controller:1.0 - dfx_controller_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:ila:6.2 - dfx_mem_ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /dfx_mem_ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - cc_s_axis_ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /cc_s_axis_ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - cc_m_axis_ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /cc_m_axis_ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:Convolution_Controller:1.0 - Convolution_Controll_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:snooper:1.0 - snooper_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /Convolution_Controll_0/axi_reset_n(undef)
Successfully read diagram <Convolution_Controller> from BD file <D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/ConvolutionAccel_d/ConvolutionAccel_d.srcs/sources_1/bd/Convolution_Controller/Convolution_Controller.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.961 ; gain = 0.000
set_property  ip_repo_paths  d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/axis_snooper/axis_snooper.srcs/sources_1/new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/axis_snooper/axis_snooper.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/IP_Source/Convolution_Controller_v1.0 d:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/axis_snooper/axis_snooper.srcs/sources_1/new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/IP_Source/Convolution_Controller_v1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/axis_snooper/axis_snooper.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
