<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="o5sdrc" fid="6702" alias="o5sdrc" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package" />
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Status" text="Wrong DRC error number $$d used when calling resetcheck"/>
	<msg uid="1002" type="Status" text="Wrong DRC error number $$d used when calling setcheck"/>
	<msg uid="1003" type="Status" text="Wrong DRC error number $$d used when calling getcheck"/>
	<msg uid="1004" type="Status" text="Wrong DRC error number $$d used when calling printmsg_byn"/>
	<msg uid="1101" type="Error" text="chipcheck: complementary PIO $$s with output must be placed on pad A, now is on pad B/C/D's site $$s."/>
	<msg uid="1102" type="Error" text="chipcheck: complementary PIO $$s must be placed on pad A or C, now is on pad B/D's site $$s."/>
	<msg uid="1103" type="Error" text="chipcheck: differential output PIO $$s must be placed on pad A or B, now is on pad C/D's site $$s."/>
	<msg uid="1104" type="Error" text="chipcheck: differential PIO $$s is placed on site $$s with its pairing site $$s taken by PIO $$s."/>
	<msg uid="1105" type="Error" text="differential PIO $$s is placed on site $$s with its pairing site $$s not bonded."/>
	<msg uid="1106" type="Error" text="chipcheck: PIO $$s at pad $$s cannot be used as output when IOLOGIC(E) $$s at pad $$s is in SHX4/DDRX4 mode."/>
	<msg uid="1107" type="Error" text="chipcheck: PIO $$s at pad $$s cannot be used as input when IOLOGICE $$s at pad $$s is using AIL."/>
	<msg uid="1108" type="Error" text="chipcheck: IOLOGIC(E) $$s at pad $$s and IOLOGIC(E) $$s at pad $$s are competing for AIL that can't be shared in one PIC."/>
	<msg uid="1109" type="Error" text="chipcheck: IOLOGIC(E) $$s at pad $$s and IOLOGIC(E) $$s at pad $$s are competing for DDR resources (x2,x4 or tri-state ) that can't be shared in one PIC."/>
	<msg uid="1110" type="Error" text="chipcheck: PIO $$s at pad $$s cannot be used as output (or input) when IOLOGIC(E) $$s at pad $$s is in SHX4/DDRX4 mode (or using AIL)."/>
	<msg uid="1111" type="Error" text="chipcheck: IOLOGIC/IOLOGICE $$s is used, but no pairing PIO is connected to it."/>
	<msg uid="1112" type="Error" text="chipcheck: IOLOGIC/IOLOGICE $$s is not placed in pair with its logically pairing PIO $$s."/>
	<msg uid="1113" type="Error" text="There is no logic for PIO $$s"/>
	<msg uid="1114" type="Error" text="chipcheck: comp $$s at site $$s in $$s mode is using VCCIO 3.3 that is not supported by the site."/>
	<msg uid="1115" type="Error" text="chipcheck: comp $$s at site $$s in $$s mode is using LVDS/RSDS/HYPT that is not supported by the site."/>
	<msg uid="1116" type="Error" text="comp $$s at site(bank) $$s is using PCICLAMP that is not supported by the site(bank)."/>
	<msg uid="1117" type="Error" text="chipcheck: comp $$s at bank $$d in $$s mode is using VCCIO 3.3 that is not supported by the bank."/>
	<msg uid="1118" type="Error" text="chipcheck: comp $$s at bank $$d in $$s mode is using LVDS/RSDS/HYPT that is not supported by the bank."/>
	<msg uid="1119" type="Error" text="comp $$s at site(bank) $$s is using PCICLAMP that is not supported by the site(bank)."/>
	<msg uid="1120" type="Warning" level="2" text="chipcheck: in 3.3v mode bank $$d (with 3.3 VCCIO on comp $$s), termination on comp $$s is not supported and will result in increased termination impedance and reduced linearity. Device reliability will still be guaranteed."/>
	<msg uid="1121" type="Error" text="chipcheck: in bank $$d, VCCIO for $$s, $$s, is incompatible with the other PIO that uses VCCIO $$s (refer to COMP $$s)."/>
	<msg uid="1122" type="Error" text="chipcheck: in bank $$d, VTT for $$s, $$s, is incompatible with the other PIO that uses VTT $$s (refer to COMP $$s)."/>
	<msg uid="1123" type="Error" text="chipcheck: HYPT buffer is used together with LVDS/RSDS in the same bank.  Comp $$s is in conflict with other PIOs in bank $$d (refer to comp $$s)."/>
	<msg uid="1124" type="Error" text="chipcheck: VCMT buffer is used together with VTT/DDR_II in the same bank.  Comp $$s is in conflict with other PIOs in bank $$d (refer to comp $$s)."/>
	<msg uid="1125" type="Warning" level="2" text="TDO $$s is driven by signal $$s from $$s.$$s, it will NOT work as connected."/>
	<msg uid="1126" type="Warning" level="2" text="$$s $$s is not connected to JTAG in the design."/>
	<msg uid="1127" type="Warning" level="2" text="$$s $$s is not connected to JTAG in the design."/>
	<msg uid="1128" type="Warning" level="2" text="$$s $$s is not connected to JTAG in the design."/>
	<msg uid="1129" type="Error" text="chipcheck: in bank $$d, VREF for $$s is different with the other two VREFs at comp $$s and $$s."/>
	<msg uid="1130" type="Warning" level="2" text="chipcheck: in bank $$d, comp $$s is VREF1_DRIVER, but there is neither differential output using external reference nor VREF1_LOAD in that bank."/>
	<msg uid="1131" type="Warning" level="2" text="chipcheck: in bank $$d, comp $$s is VREF2_DRIVER, but there is no VREF2_LOAD in that bank."/>
	<msg uid="1132" type="Error" text="PIO $$s in bank $$d is a differential output driver, there must be a REF_RESISTOR in that bank."/>
	<msg uid="1133" type="Warning" level="2" text="chipcheck: PIO $$s in bank $$d is a REF_RESISTOR, there should be a differential output comp in that bank."/>
	<msg uid="1134" type="Error" text="differential output PIO $$s in bank $$d is using external reference, but there is no VREF1_DRIVER in that bank."/>
	<msg uid="1135" type="Error" text="PIO $$s in bank $$d is using VREF$$d_LOAD, but there is no VREF$$d_DRIVER in that bank."/>
	<msg uid="1136" type="Error" text="chipcheck: in bank $$d, two differential output comps, $$s using external reference circuit and $$s using internal reference circuit are in conflict."/>
	<msg uid="1137" type="Error" text="In bank $$d, $$s has a VCCIO voltage of 3.3, so input $$s with LVPECL33 cannot be in the bank."/>
	<msg uid="1138" type="Error" text="chipcheck: PIO $$s and $$s in bank $$d are using VCMTs but their IO_TYPEs $$s and $$s are different."/>
	<msg uid="1139" type="Warning" level="2" text="chipcheck: PIO $$s and $$s in bank $$d are using VREF$$d_LOADs but their IO_TYPEs $$s and $$s are different."/>
	<msg uid="1140" type="Error" text="chipcheck: PIO $$s and $$s in bank $$d are using the same VREF$$d_LOADs but their vref requirements are different."/>
	<msg uid="1141" type="Error" text="chipcheck: In preference file, at bank $$d, site $$s and site $$s are both used as VREF on rail $$d."/>
	<msg uid="1142" type="Error" text="$$d VREFs are needed for this design, but chip can only support up to $$d"/>
	<msg uid="1143" type="Error" text="There is no logic for DLL $$s"/>
	<msg uid="1144" type="Error" text="There is no cell model pointer for DLL $$s"/>
	<msg uid="1145" type="Error" text="$$s is using an invalid SMI_OFFSET setting: 0x400"/>
	<msg uid="1146" type="Error" text="comp $$s and $$s are occupying the same SMI address  $$s, please check their SMI_OFFSET settings"/>
	<msg uid="1147" type="Error" text="There is no logic for SLICE $$s"/>
	<msg uid="1148" type="Error" text="chipcheck: DPRAM SLICE $$s is not placed in pair. "/>
	<msg uid="1149" type="Error" text="chipcheck: DPRAM SLICE $$s is not  connected together by DPI/DPO ports  with SLICE $$s."/>
	<msg uid="1150" type="Error" text="chipcheck: the DPRAM SLICE $$s's $$s port is not connected to its pair SLICE $$s's $$s port."/>
	<msg uid="1151" type="Error" text="Comp $$s has SMI_ADDR_DIS setting of &quot;$$s&quot; that is different with comp $$s's SMI_ADDR_DIS &quot;$$s&quot;."/>
	<msg uid="1152" type="Error" text="chipcheck: pin $$s on PLL/DLL $$s and $$s must connect to the same signal."/>
	<msg uid="1153" type="Error" text="An IOLOGIC(E)'s DLL bus must be driven by one DLL, but in comp $$s, DCNTL$$d is driven by  $$s while DCNTL$$d is driven by $$s"/>
	<msg uid="1154" type="Warning" level="2" text="$$s $$s is not connecting to $$s of SYSBUS"/>
	<msg uid="1155" type="Error" text="In $$s, Port id evaluated does not correspond to a port."/>
	<msg uid="1156" type="Error" text="blockcheck: more than one signal is connected to $$s on $$s.  While in SPRAM mode, all ports connected to $$s must source from the same signal.  Failing port is $$s."/>
	<msg uid="1157" type="Error" text="blockcheck: port $$s on comp $$s has no signal on it. While in SPRAM mode, all ports connected to $$s must source from the same signal."/>
	<msg uid="1158" type="Warning" level="2" text="blockcheck:  in SLICE $$s, ripple logic is in CNTUP mode.  Port $$s should not have a signal on it."/>
	<msg uid="1159" type="Warning" level="2" text="blockcheck: in SLICE $$s, ripple logic is in CNTDN mode, so pin B$$d should tie to low."/>
	<msg uid="1160" type="Error" text="There is no logic for PCS $$s"/>
	<msg uid="1161" type="Error" text="In PCS $$s, $$s set to $$s conflicts with $$s set to $$s. The rates must be the same or be 1/2 of the full rate if using half rate."/>
	<msg uid="1162" type="Error" text="There is no logic for MACO $$s"/>
	<msg uid="1163" type="Error" text="MACO $$s is placed on an invalid site $$s for package $$s."/>
	<msg uid="1164" type="Error" text="Customer defined MACO $$s is placed on an invalid site $$s for package $$s."/>
	<msg uid="1165" type="Error" text="MACO $$s is placed on site $$s that does not support the $$s function for package $$s."/>
	<msg uid="1166" type="Error" text="Customer defined MACO $$s is placed on site $$s that does not support the $$s function for package $$s."/>
	<msg uid="1167" type="Error" text="MACO $$s on site $$s is using $$s function that is not supported for package $$s because the MACO comp $$s at upper site $$s is using $$s function."/>
	<msg uid="1168" type="Error" text="MACO $$s on site $$s is using $$s function that is not supported for package $$s because the MACO comp $$s at lower site $$s is using $$s function."/>
	<msg uid="1169" type="Error" text="There is no logic for EBR $$s"/>
	<msg uid="1170" type="Error" text="There is no cell model pointer for EBR $$s"/>
	<msg uid="1171" type="Error" text="There is no $$s primitive in EBR $$s"/>
	<msg uid="1172" type="Warning" level="2" text="In EBR comp $$s, $$s setting of Read-before-Write is not supported in this family. "/>
	<msg uid="1173" type="Warning" level="2" text="In EBR comp $$s, $$s has been set to $$s, so INIT must be ENABLED, otherwise, $$s has no effect."/>
	<msg uid="1174" type="Warning" level="2" text="in EBR $$s, FULLPOINTER should  be a value  other than 0 to make use of FIFO."/>
	<msg uid="1175" type="Error" text="In PLL $$s, CLKOS_FDEL is used but CLKOS_MODE is not set to FDEL or DIV"/>
	<msg uid="1176" type="Warning" level="2" text="blockcheck: in DLL $$s mode $$s, port DCNTL$$d should have a signal."/>
	<msg uid="1177" type="Warning" level="2" text="in $$s, CLKOS_FDEL_ADJ is enabled, so CLKOS_FDEL_ADJVAL is used for fine adjustment, the CLKOS_FPHASE value will be disregarded."/>
	<msg uid="1178" type="Error" text="In DLL comp $$s, CLKOS_FPHASE can only be set to 0 in mode $$s; it is now set to $$s."/>
	<msg uid="1179" type="Warning" level="2" text="In DLL comp $$s, phase difference between CLKOS and CLKOP cannot be guaranteed by hardware in mode $$s. If phase difference between 2 outputs is desired, please use TRDLLA mode."/>
	<msg uid="1180" type="Warning" level="2" text="DLL $$s is in $$s mode and is using CLKOS_DUTY50 so it should have the saming CLKOS_PHASE and CLKOP_PHASE setting."/>
	<msg uid="1181" type="Error" text="DLL $$s is in $$s mode and its CLKOS is fed back to CLKFB, but their clock divider setting CLKOS_DIV and CLKI_DIV are different."/>
	<msg uid="1182" type="Warning" level="2" text="DLL $$s is in $$s mode, so it cannot have different setting on CLKOS_DUTY50 and CLKOP_DUTY50."/>
	<msg uid="1183" type="Warning" level="2" text="DLL $$s is in $$s mode and is using CLKOS_DUTY50 so it should set CLKOS_PHASE to 270."/>
	<msg uid="1184" type="Error" text="There is no logic for CLKDIV $$s"/>
	<msg uid="1185" type="Error" text="There is no cell model pointer for CLKDIV $$s"/>
	<msg uid="1186" type="Error" text="blockcheck: in CLKDIV $$s, if ELSR or CLKO port has a signal, there must be signals on both CLK and LSR pins. "/>
	<msg uid="1187" type="Error" text="There is no CLKDIV primitive in CLKDIV $$s"/>
	<msg uid="1188" type="Warning" level="2" text="blockcheck: in CLKDIV $$s, if ELSR port has a signal, the DIV property should not be set to 1."/>
	<msg uid="1189" type="Error" text="Bad modeid returned for PIO $$s.  Discontinuing DRC on this component."/>
	<msg uid="1190" type="Warning" level="2" text="blockcheck: in PIO $$s input, ODMUX should be tied to high"/>
	<msg uid="1191" type="Warning" level="2" text="in PIO $$s, data is sent to output buffer but the buffer is tri-stated, please change odmux programming to 0 or signal(from trimux)."/>
	<msg uid="1192" type="Error" text="In PIO $$s, ODMUX selects the DATAMUX pin but OPENDRAIN is not ON."/>
	<msg uid="1193" type="Warning" level="2" text="In PIO $$s, when OPENDRAIN is ON and ODMUX is connecting to a live signal through TRIMUX, DATAMUX should be tied low, make sure the signal going into DATAMUX is grounded at certain location."/>
	<msg uid="1194" type="Error" text="In PIO $$s, OPENDRAIN is ON but ODMUX is not connecting to a live signal from DATAMUX or TRIMUX."/>
	<msg uid="1195" type="Error" text="There is no logic for $$s $$s."/>
	<msg uid="1196" type="Error" text="Bad modeid returned for $$s $$s.  Discontinuing DRC on this component."/>
	<msg uid="1197" type="Error" text="in $$s $$s, the setting of REGSET on ODDR and TRIDDR must be the same."/>
	<msg uid="1198" type="Warning" level="2" text="blockcheck: in $$s $$s, DEL cell's current $$s setting $$s cannot ensure zero hold time. To achieve zero hold time for $$s, $$s delay must be $$s."/>
	<msg uid="1199" type="Warning" level="2" text="blockcheck: in $$s $$s, FF is used but there is no active CLK."/>
	<msg uid="1200" type="Warning" level="2" text="blockcheck: in $$s $$s, FF is used but CEIMUX is not used."/>
	<msg uid="1201" type="Warning" level="2" text="blockcheck: in $$s $$s, FF is in LATCHFF mode but there is no active ECLK."/>
	<msg uid="1202" type="Warning" level="2" text="blockcheck: in $$s $$s, FF is in LATCHFF mode but ECLK and CLK are not in the same phase."/>
	<msg uid="1203" type="Warning" level="2" text="blockcheck: in $$s $$s, IDDR/CLKCNTL is not used but HCLKIMUX selects ECLK clock."/>
	<msg uid="1204" type="Warning" level="2" text="blockcheck: in $$s $$s, IDDR/CLKCNTL is not used but HCLKIMUX selects CLK clock."/>
	<msg uid="1205" type="Warning" level="2" text="blockcheck: in $$s $$s, HCLKIMUX selects $$s but there is no active $$s."/>
	<msg uid="1206" type="Warning" level="2" text="blockcheck: in $$s $$s, IDDR is used but HCLKIMUX is not  used to select clock."/>
	<msg uid="1207" type="Warning" level="2" text="blockcheck: in $$s $$s, none of ODDR/TRIDDR/OUTREG/TSREG is used but HCLKOMUX selects ECLK clock."/>
	<msg uid="1208" type="Warning" level="2" text="blockcheck: in $$s $$s, none of ODDR/TRIDDR/OUTREG/TSREG is used but HCLKOMUX selects CLK clock."/>
	<msg uid="1209" type="Warning" level="2" text="blockcheck: in $$s $$s, HCLKOMUX selects $$s but there is no active $$s."/>
	<msg uid="1210" type="Warning" level="2" text="blockcheck: in $$s $$s, ODDR,TRIDDR,OUTREG or TSREG used but HCLKOMUX is not used to select clock."/>
	<msg uid="1211" type="Warning" level="2" text="blockcheck: in $$s $$s, OUTREG is used but CEOMUX is not used."/>
	<msg uid="1212" type="Warning" level="2" text="blockcheck: in $$s $$s, FF or IDDR is used but has no D input."/>
	<msg uid="1213" type="Warning" level="2" text="blockcheck: in $$s $$s, CLKCNTL is used but has no D input."/>
	<msg uid="1214" type="Warning" level="2" text="In IOLOGICE  $$s, AIL is used but SRMODE is not set to ASYNC"/>
	<msg uid="1215" type="Error" text="blockcheck: $$s $$s has signal on RUNAIL pin but AIL is not used."/>
	<msg uid="1216" type="Error" text="$$s $$s has signal on RUNAIL pin but AIL is not used."/>
	<msg uid="1217" type="Warning" level="2" text="blockcheck: in $$s $$s, IDDR is programmed to be SHX2/SHX4/DDRX1/DDRX2/DDRX4 but CLKMUX is not used."/>
	<msg uid="1218" type="Warning" level="2" text="in $$s $$s, IDDR is programmed to be SHX2/SHX4/DDRX1/DDRX2/DDRX4 but HCLKIMUX is not selecting ECLK ."/>
	<msg uid="1219" type="Warning" level="2" text="blockcheck: in $$s $$s, ODDR is programmed to be SHX2/SHX4/DDRX2/DDRX4 but CLKMUX is not used."/>
	<msg uid="1220" type="Warning" level="2" text="in $$s $$s, ODDR is programmed to be SHX2/SHX4/DDRX2/DDRX4 but HCLKOMUX is not selecting ECLK ."/>
	<msg uid="1221" type="Warning" level="2" text="blockcheck: in $$s $$s at $$s mode, CLKMUX is used but neither FF's CLK nor HCLKIMUX/HCLKOMUX is using it."/>
	<msg uid="1222" type="Warning" level="2" text="blockcheck: in $$s $$s at $$s mode, CLKMUX is used but neither IDDR/ODDR's LCLK nor HCLKIMUX/HCLKOMUX is using it."/>
	<msg uid="1223" type="Warning" level="2" text="blockcheck: in $$s $$s at $$s mode, CLKMUX is used but neither IDDR's LCLK nor HCLKIMUX/HCLKOMUX is using it."/>
	<msg uid="1224" type="Warning" level="2" text="blockcheck: in $$s $$s at $$s mode, CLKMUX is used but none of ODDR's LCLK/FF's CLK/HCLKOMUX is using it."/>
	<msg uid="1225" type="Warning" level="2" text="blockcheck: in $$s $$s, UPDT is used but UP pin is not used by neither IDDR nor ODDR."/>
	<msg uid="1226" type="Warning" level="2" text="blockcheck: in $$s $$s, OUTREG/TSREG/FF is used but LSRMUX is not used."/>
	<msg uid="1227" type="Warning" level="2" text="blockcheck: in $$s $$s, IDDR is not used but MLSRMUX selects $$sMUX."/>
	<msg uid="1228" type="Warning" level="2" text="blockcheck: in $$s $$s, MLSRMUX selects $$sMUX but there is no signal on $$sMUX."/>
	<msg uid="1229" type="Error" text="blockcheck: in $$s $$s, IDDR is in SHX2/SHX4/DDRX2/DDRX4 mode but LSRMUX is tied to constant."/>
	<msg uid="1230" type="Warning" level="2" text="blockcheck: in $$s $$s, IDDR is used but MLSRMUX is not used."/>
	<msg uid="1231" type="Warning" level="2" text="blockcheck: in $$s $$s, ODDR and TRIDDR are not used but OLSRMUX selects $$sMUX."/>
	<msg uid="1232" type="Warning" level="2" text="blockcheck: in $$s $$s, OLSRMUX selects $$sMUX but there is no signal on $$sMUX."/>
	<msg uid="1233" type="Error" text="blockcheck: in $$s $$s, ODDR is in SHX2/SHX4/DDRX2/DDRX4 mode but LSRMUX is tied to constant."/>
	<msg uid="1234" type="Warning" level="2" text="blockcheck: in $$s $$s, ODDR or TRIDDR is used but OLSRMUX is not used."/>
	<msg uid="1235" type="Error" text="blockcheck: in $$s $$s at IREG_OREG/IREG_ODDR mode, FF is in LATCHFF mode but DEL is not used."/>
	<msg uid="1236" type="Error" text="blockcheck: in $$s $$s, TRIDDR is in DDR but ODDR is in DDRX/DDRX2/DDRX4/SHX2/SHX4."/>
	<msg uid="1237" type="Error" text="blockcheck: in $$s $$s, TRIDDR is in DDRX but ODDR is in DDR/DDRX2/DDRX4/SHX1/SHX2/SHX4."/>
	<msg uid="1238" type="Error" text="In IOLOGICE $$s, AIL is ON but UPDT is not set to VALID."/>
	<msg uid="1239" type="Error" text="In IOLOGICE $$s, UPDT is set to VALID but AIL is not ON."/>
	<msg uid="1240" type="Error" text="blockcheck: in $$s $$s, when AIL is used FINE delay value must be in the range between 8 and 39."/>
	<msg uid="1241" type="Warning" level="2" text="blockcheck: in SLICE $$s, REG$$d is used, so REGMODE must be set to LATCH or FF"/>
	<msg uid="1242" type="Warning" level="2" text="blockcheck: SLICE $$s, LSRMUX input must not be programmed to a 0. Doing so disables writing to the RAM."/>
	<msg uid="1243" type="Warning" level="2" text="blockcheck: SLICE $$s, CEMUX must be used to select CE or be programmed to a 1."/>
	<msg uid="1244" type="Warning" level="2" text="blockcheck: SLICE $$s, CEMUX input must not be programmed to a 0. Doing so disables writing to the RAM."/>
	<msg uid="1245" type="Warning" level="2" text="blockcheck: SLICE $$s in SPRAM/DPRAM mode, LSR is held hi, CE is held hi.  Doing so enables writes continuously to the RAM."/>
	<msg uid="1246" type="Warning" level="2" text="blockcheck: SLICE $$s is in SPRAM mode, but there is no active clock."/>
	<msg uid="1247" type="Error" text="Bad modehandle returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1248" type="Error" text="Bad modeid returned for SLICE $$s.  Discontinuing DRC on this component."/>
	<msg uid="1249" type="Error" text="There is no cell model pointer for SLICE $$s"/>
	<msg uid="1250" type="Error" text="There is no mode for SLICE $$s"/>
	<msg uid="1251" type="Error" text="There is no SLICE cache pointer for SLICE $$s context"/>
	<msg uid="1252" type="Error" text="On comp $$s, there is no port reference for pin number $$d."/>
	<msg uid="1253" type="Error" text="Primitive #$$d in SLICE $$s does not exist"/>
	<msg uid="1254" type="Warning" level="1" text="In SLICE $$s, CI is hanging. In ripple mode CI must either connect to a signal or tie to 0 through M0MUX."/>
	<msg uid="1255" type="Warning" level="1" text="blockcheck: SLICE $$s, is in DPRAM mode, so WCLKMUX or RCLKMUX must be used to select clock."/>
	<msg uid="1256" type="Error" text="blockcheck: in SLICE $$s, WCLKMUX selects $$sMUX, but there is no active $$s."/>
	<msg uid="1257" type="Error" text="blockcheck: in SLICE $$s, RCLKMUX selects $$sMUX, but there is no active $$s."/>
	<msg uid="1258" type="Error" text="blockcheck: in SLICE $$s, WCLKMUX and RCLKMUX should not select the same $$sMUX."/>
	<msg uid="1259" type="Warning" level="2" text="blockcheck: In SLICE $$s, shortbox $$s has input signal on pin $$s, but its output $$s is tied to constant."/>
	<msg uid="1260" type="Error" text="In SLICE  $$s, RAM address pin $$s is neither connected to signal nor programmed to constant. Doing so may disable RAM initial value."/>
	<msg uid="1261" type="Warning" level="2" text="blockcheck: SLICE $$s, CEMUX is tied to low in LOGIC/RIPPLE mode."/>
	<msg uid="1262" type="Warning" level="2" text="blockcheck: In SLICE $$s LOGIC/RIPPLE mode, LSRONMUX is on but LSRMUX is tied to high."/>
	<msg uid="1263" type="Warning" level="2" text="blockcheck: Pin $$s on component $$s has a signal but is not used inside the comp."/>
	<msg uid="1264" type="Warning" level="2" text="blockcheck: Pin $$s on component $$s has no signal but is used inside the comp."/>
	<msg uid="1265" type="Warning" level="2" text="blockcheck: The signal on pin $$s on component $$s is unrouted."/>
	<msg uid="1266" type="Warning" level="2" text="blockcheck: SLICE $$s has input signals but no output signals."/>
	<msg uid="1267" type="Warning" level="2" text="blockcheck: No signals are connected to component $$s."/>
	<msg uid="1268" type="Error" text="netcheck: Node $$s is used as a bounceback point in routing, but one of its connections is missing."/>
	<msg uid="1269" type="Error" text="DLL comp $$s's pin DCNTL$$d is competing routing resources with pin DCNTL$$d on comp $$s."/>
	<msg uid="1270" type="Error" text="DLL comp $$s's pin DCNTL$$d is competing routing resources with CIP routing at node $$s."/>
	<msg uid="1271" type="Error" text="netcheck: Wire $$s exceeds its fanout limit, which may cause inaccurate timing on this net. Please re-run PAR with option -exp CHKFOUTLMT=1 ."/>
	<msg uid="1272" type="Error" text="netcheck: in comp $$s, port $$s is used in NOREG mode, but it is also being connected to maco wire."/>
	<msg uid="1273" type="Error" text="netcheck: in comp $$s, port $$s is set to constant, but its cib resource is being used for routing."/>
	<msg uid="1274" type="Error" text="netcheck: in comp $$s, port $$s is inverted or used in cycle boost, but its cib resource is being fanned out or not being used."/>
	<msg uid="1275" type="Warning" level="2" text="netcheck: No pins found on signal $$s."/>
	<msg uid="1276" type="Error" text="sigpin #$$d on net $$s is not initialized\n"/>
	<msg uid="1277" type="Warning" level="2" text="netcheck: No load pins found on signal $$s."/>
	<msg uid="1278" type="Warning" level="2" text="netcheck: No source pins found on signal $$s."/>
	<msg uid="1279" type="Error" text="netcheck: More than one active source pin found on signal $$s."/>
	<msg uid="1280" type="Error" text="netcheck: Not all source pins on signal $$s are SLIC tri-state outputs."/>
	<msg uid="1281" type="Error" text="netcheck: Signal $$s that drives into the START component goes through at least one SLIC."/>

	</messages>
</messageFile>
