# SDRAM-Controller-Verification
## ç®€ä»‹
ä¸€ä¸ªç®€å•çš„éªŒè¯é¡¹ç›®ã€‚å¾…éªŒè¯æ¨¡å—ï¼ˆDUVï¼‰ä¸ºä¸€ä¸ªSDRAMçš„æ§åˆ¶å™¨ã€‚ä½¿ç”¨SystemVerilogå’ŒUVMè¿›è¡ŒéªŒè¯ã€‚

è¯¥é¡¹ç›®ä¸ºä¸ªäººå­¦ä¹ ç”¨ç‰ˆæœ¬ï¼Œä»…ç”¨äºä¸ªäººå­¦ä¹ ï¼Œä¸å¾—ç”¨ä½œå…¶ä»–ç”¨é€”ã€‚èµ„æºæ¥æºäºè¯¥é¡¹ç›®ï¼š[SDRAM-Verification](https://github.com/yvnr4you/SDRAM-Verification)ï¼Œå¯¹åŸä½œè€…è¡¨ç¤ºæ„Ÿè°¢ğŸ™‡â€ã€‚

## Description
A simple verification project. The design under verification is a SDRAM controller. Using Systemverilog and UVM to complete the verification.

The project and repository are only for personal study and reference, not allowed for any other purposes. Some resource comes from this repository: [SDRAM-Verification](https://github.com/yvnr4you/SDRAM-Verification). Thank this owner very muchğŸ™‡â€.
