{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.3,
          "width": 0.3
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.5
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09999999999999999,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 1.0,
        "min_hole_clearance": 0.254,
        "min_hole_to_hole": 0.5,
        "min_microvia_diameter": 0.39999999999999997,
        "min_microvia_drill": 0.19999999999999998,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.7999999999999999,
        "min_text_thickness": 0.12,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.09,
        "min_via_annular_width": 0.15,
        "min_via_diameter": 0.356,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.1,
        0.13,
        0.15,
        0.2,
        0.3,
        0.45,
        0.6,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.356,
          "drill": 0.2
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 1.0,
          "drill": 0.5
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "fpga_extension.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.13,
        "via_diameter": 0.356,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "BUS",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.13,
        "via_diameter": 0.356,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "POWER",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.356,
        "via_drill": 0.2,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.09,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "RAM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.13,
        "via_diameter": 0.356,
        "via_drill": 0.2,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_ACCESS"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_CLK"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_COMMAND_DATA"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D0"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D1"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D2"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D3"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D4"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D5"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D6"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_D7"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/BUS_GRANT"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/CONF_CDONE"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/CONF_NSTATUS"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/CONF_RESET"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/EXT_CLK"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/SPI_CLOCK"
      },
      {
        "netclass": "BUS",
        "pattern": "/Connector/SPI_DATA"
      },
      {
        "netclass": "BUS",
        "pattern": "/fpga/CONF_DONE"
      },
      {
        "netclass": "BUS",
        "pattern": "/fpga/CONF_NSTATUS"
      },
      {
        "netclass": "BUS",
        "pattern": "/fpga/CONF_RESET"
      },
      {
        "netclass": "BUS",
        "pattern": "/fpga/SPI_CLK"
      },
      {
        "netclass": "BUS",
        "pattern": "/fpga/SPI_DATA"
      },
      {
        "netclass": "POWER",
        "pattern": "+1V2"
      },
      {
        "netclass": "POWER",
        "pattern": "+3V3"
      },
      {
        "netclass": "POWER",
        "pattern": "GND"
      },
      {
        "netclass": "POWER",
        "pattern": "Net-(C24-Pad1)"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A0"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A1"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A10"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A11"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A12"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A2"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A3"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A4"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A5"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A6"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A7"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A8"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_A9"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_BS0"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_BS1"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_CAS#"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_CKE"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_CLK"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_CS#"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D0"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D1"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D10"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D11"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D12"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D13"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D14"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D15"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D2"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D3"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D4"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D5"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D6"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D7"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D8"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_D9"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_LDQM"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_RAS#"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_UDQM"
      },
      {
        "netclass": "RAM",
        "pattern": "/SDRAM/RAM_WE#"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "a6f73e0d-9cce-49ab-8363-cdcc30f9e355",
      ""
    ],
    [
      "138c08cd-f315-49a6-890d-a48ba5f28fe6",
      "FPGA"
    ],
    [
      "dba551ab-d1c2-4929-8aa3-5e9b49e05fcf",
      "FPGA Config, Bus & Clock"
    ],
    [
      "0508c078-08cc-417f-b61f-48d56afe205a",
      "FPGA Power"
    ],
    [
      "1dde2c5a-9472-4da9-baa6-1a560aaf54f6",
      "FPGA Unused"
    ],
    [
      "163e4125-8e51-44a8-bfe7-73013b4370b0",
      "FPGA RAM"
    ],
    [
      "0b1b5c70-1f64-4928-ac3a-4f98af1b6ecc",
      "FPGA QSPI & Clock"
    ],
    [
      "50a7b31e-7ebf-40b9-aea8-607bd559467f",
      "QSPI Memory"
    ],
    [
      "07fe7618-9967-40cc-943c-0b86764e862b",
      "Power Supply"
    ]
  ],
  "text_variables": {}
}
