ncverilog TESTBED.v \
/cad/cell_library/CBDK_TSMC90G_Arm/CIC/Verilog/tsmc090.v \
+DEFINE+RTL +access+r
