void F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_5 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_6 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_10 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_11 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_12 , V_3 , 0x10 ) ;\r\nF_2 ( V_2 , V_13 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_14 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_15 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_16 , V_3 , 0x32100000 ) ;\r\nF_2 ( V_2 , V_17 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_18 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_19 , V_3 , 0xffff ) ;\r\nF_2 ( V_2 , V_20 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_21 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_22 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_23 , V_3 , 24 ) ;\r\nF_2 ( V_2 , V_24 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_25 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_26 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_27 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_28 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_29 , V_3 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , 0x4c , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4d , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4e , V_3 , 0 ) ;\r\nF_2 ( V_2 , 0x4f , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_31 , V_3 , 0x03020100 ) ;\r\nF_2 ( V_2 , V_32 , V_3 , 0x3f3f3f3f ) ;\r\nF_2 ( V_2 , V_33 , V_3 , 0 ) ;\r\n}\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 , int V_34 , int V_35 )\r\n{\r\nunsigned int V_36 ;\r\nint V_3 ;\r\nT_1 V_37 ;\r\nF_4 ( V_38 | V_39 |\r\nV_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_43 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 ) {\r\nF_2 ( V_2 , V_55 , 0 , V_56 ) ;\r\nF_2 ( V_2 , V_57 , 0 , V_58 |\r\nV_59 ) ;\r\n}\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_1 ( V_2 , V_3 ) ;\r\nF_2 ( V_2 , V_61 , 0 , V_2 -> V_62 [ 0 ] ) ;\r\nF_2 ( V_2 , V_63 , 0 , V_2 -> V_62 [ 1 ] ) ;\r\nF_2 ( V_2 , V_64 , 0 , V_2 -> V_62 [ 2 ] ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_6 ( V_2 , V_68 , 0 , 0x14 ) ;\r\nF_6 ( V_2 , V_69 , 0 , 0xFFFFFFFF ) ;\r\nF_4 ( 0x0201 , V_2 -> V_41 + V_70 ) ;\r\nF_6 ( V_2 , V_71 , 0 , 0x78e4 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_72 ) {\r\nF_7 ( V_73 L_1 ) ;\r\nV_37 = F_5 ( V_2 , V_67 , 0 ) ;\r\nV_37 &= 0xfffff1ff ;\r\nV_37 |= ( 0x2 << 9 ) ;\r\nF_2 ( V_2 , V_67 , 0 , V_37 ) ;\r\nF_4 ( 0x600000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0x14 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7b0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nF_4 ( 0x7a0000 , V_2 -> V_41 + 0x20 ) ;\r\nF_4 ( 0xFF000000 , V_2 -> V_41 + 0x24 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_74 ) & ~ 0x8 ;\r\nF_4 ( V_37 , V_2 -> V_41 + V_74 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_75 ) {\r\nint V_76 , V_77 ;\r\nV_76 = F_9 ( V_78 ) ;\r\nfor ( V_77 = 0 ; V_77 < V_76 ; V_77 ++ )\r\nF_10 ( V_2 , V_78 [ V_77 ] ) ;\r\nF_6 ( V_2 , 0x60 , 0 , 0x10 ) ;\r\nF_4 ( 0x76 , V_2 -> V_41 + V_74 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_79 ) {\r\nint V_76 , V_77 ;\r\nF_6 ( V_2 , V_80 , 0 , 0x2020205f ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nF_4 ( V_37 | 0x4 , V_2 -> V_41 + V_74 ) ;\r\nV_37 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nV_76 = F_9 ( V_81 ) ;\r\nfor ( V_77 = 0 ; V_77 < V_76 ; V_77 ++ )\r\nF_11 ( V_2 , V_81 [ V_77 ] [ 0 ] , V_81 [ V_77 ] [ 1 ] ) ;\r\nfor ( V_77 = 0 ; V_77 < 4 ; V_77 ++ ) {\r\nV_2 -> V_82 [ V_77 ] [ 0 ] = 0xcf ;\r\nV_2 -> V_82 [ V_77 ] [ 1 ] = 0xcf ;\r\n}\r\n}\r\nF_2 ( V_2 , V_83 , 0 , V_2 -> V_84 . V_85 ) ;\r\nF_2 ( V_2 , V_86 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_87 , 0 , 4 ) ;\r\nV_36 = ( V_2 -> V_36 . V_85 << 1 ) | V_88 ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_89 , V_3 , V_36 ) ;\r\nF_2 ( V_2 , V_90 , V_3 , V_36 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_91 ) {\r\nF_4 ( V_92 |\r\nV_93 |\r\nV_94 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_30 ) {\r\nif ( V_2 -> V_95 == 4 )\r\nF_4 ( V_94 |\r\nV_96 |\r\nV_97 |\r\nV_98 | V_99 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_98 | V_99 , V_2 -> V_41 + V_42 ) ;\r\n} else if ( V_2 -> V_100 == 0x20 ||\r\nV_2 -> V_100 == 0xc400 ||\r\n( V_2 -> V_100 == 0x21 && V_2 -> V_95 < 6 ) )\r\nF_4 ( V_39 | V_98 , V_2 -> V_41 + V_42 ) ;\r\nelse\r\nF_4 ( V_39 | V_98 | V_99 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_34 ) {\r\nif ( V_2 -> V_65 -> V_91 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_79 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_101 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nF_4 ( V_101 | V_102 , V_2 -> V_41 + V_74 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_101 | V_103 | V_102 , V_2 -> V_41 + V_74 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_101 , V_2 -> V_41 + V_74 ) ;\r\n} else {\r\nunsigned int V_101 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_101 | V_104 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 500 ) ;\r\nF_4 ( V_101 | V_105 | V_104 , V_2 -> V_41 + V_42 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( V_101 , V_2 -> V_41 + V_42 ) ;\r\n}\r\n}\r\nif ( V_2 -> V_65 -> V_91 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_79 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nunsigned int V_101 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nF_4 ( V_101 | V_106 , V_2 -> V_41 + V_74 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( F_8 ( V_2 -> V_41 + V_42 ) | V_94 , V_2 -> V_41 + V_42 ) ;\r\nif ( V_2 -> V_65 -> V_91 ) {\r\n;\r\n} else if ( V_2 -> V_65 -> V_79 ) {\r\n;\r\n} else if ( V_2 -> V_30 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_74 ) & ~ 0x44 , V_2 -> V_41 + V_74 ) ;\r\nif ( V_2 -> V_65 -> V_66 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_74 ) | 0x0040 , V_2 -> V_41 + V_74 ) ;\r\n} else if ( V_2 -> V_65 -> V_72 ) {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_74 ) | 0x0060 , V_2 -> V_41 + V_74 ) ;\r\n} else {\r\nF_4 ( F_8 ( V_2 -> V_41 + V_74 ) | 0x0080 , V_2 -> V_41 + V_74 ) ;\r\n}\r\n}\r\n#if 0\r\n{\r\nunsigned int tmp;\r\nemu->tos_link = 0;\r\ntmp = inl(emu->port + HCFG);\r\nif (tmp & (HCFG_GPINPUT0 | HCFG_GPINPUT1)) {\r\noutl(tmp|0x800, emu->port + HCFG);\r\nudelay(50);\r\nif (tmp != (inl(emu->port + HCFG) & ~0x800)) {\r\nemu->tos_link = 1;\r\noutl(tmp, emu->port + HCFG);\r\n}\r\n}\r\n}\r\n#endif\r\nF_14 ( V_2 , V_107 ) ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nF_4 ( 0 , V_2 -> V_41 + V_50 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ )\r\nF_2 ( V_2 , V_4 , V_3 , 0 ) ;\r\nfor ( V_3 = 0 ; V_3 < V_60 ; V_3 ++ ) {\r\nF_2 ( V_2 , V_6 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_7 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_8 , V_3 , 0 ) ;\r\nF_2 ( V_2 , V_9 , V_3 , 0 ) ;\r\n}\r\nF_2 ( V_2 , V_43 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_45 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_46 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_47 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_108 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_48 , 0 , V_44 ) ;\r\nF_2 ( V_2 , V_49 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_87 , 0 , V_109 ) ;\r\nF_2 ( V_2 , V_86 , 0 , 0 ) ;\r\nif ( V_2 -> V_30 )\r\nF_2 ( V_2 , V_110 , 0 , V_111 ) ;\r\nelse\r\nF_2 ( V_2 , V_112 , 0 , V_113 ) ;\r\nF_2 ( V_2 , V_51 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_52 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_53 , 0 , 0 ) ;\r\nF_2 ( V_2 , V_54 , 0 , 0 ) ;\r\nF_4 ( V_38 | V_39 | V_40 , V_2 -> V_41 + V_42 ) ;\r\nF_2 ( V_2 , V_83 , 0 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( struct V_1 * V_2 , unsigned int V_114 )\r\n{\r\nunsigned short V_115 ;\r\nunsigned int V_116 ;\r\nunsigned long V_117 ;\r\nunsigned int V_118 ;\r\nV_117 = V_2 -> V_41 + V_42 ;\r\nV_118 = F_8 ( V_117 ) & ~ ( V_119 | V_120 | V_121 ) ;\r\nF_4 ( V_118 , V_117 ) ;\r\nfor ( V_115 = 0 ; V_115 < V_122 ; V_115 ++ ) {\r\nV_116 = ( ( V_114 & 0x1 ) ? V_121 : 0 ) ;\r\nV_114 >>= 1 ;\r\nF_4 ( V_118 | V_116 , V_117 ) ;\r\nF_4 ( V_118 | V_116 | V_120 , V_117 ) ;\r\nF_4 ( V_118 | V_116 , V_117 ) ;\r\n}\r\nF_4 ( V_118 | V_119 , V_117 ) ;\r\nF_4 ( V_118 , V_117 ) ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 ,\r\nunsigned short V_123 )\r\n{\r\nunsigned int V_124 ;\r\nF_16 ( V_2 , V_2 -> V_125 & ~ V_126 ) ;\r\nF_16 ( V_2 , V_2 -> V_125 & ~ V_126 ) ;\r\nfor ( V_124 = ( 1 << 15 ) ; V_124 ; V_124 >>= 1 ) {\r\nunsigned int V_114 ;\r\nV_114 = V_2 -> V_125 & ~ ( V_126 | V_127 ) ;\r\nif ( V_123 & V_124 )\r\nV_114 |= V_127 ;\r\nF_16 ( V_2 , V_114 ) ;\r\nF_16 ( V_2 , V_114 | V_128 ) ;\r\nF_16 ( V_2 , V_114 ) ;\r\n}\r\nF_16 ( V_2 , V_2 -> V_125 ) ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_118 ;\r\nV_2 -> V_125 = V_129 |\r\nF_19 ( V_130 ) |\r\nF_20 ( V_131 ) ;\r\nV_118 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_4 ( V_118 | V_94 | V_132 , V_2 -> V_41 + V_42 ) ;\r\nF_8 ( V_2 -> V_41 + V_42 ) ;\r\nF_16 ( V_2 , V_133 | V_134 | V_126 ) ;\r\nF_16 ( V_2 , V_135 | V_134 | V_126 ) ;\r\nF_21 ( V_2 , 48000 ) ;\r\nF_16 ( V_2 , V_133 | V_134 | V_126 ) ;\r\nF_16 ( V_2 , V_2 -> V_125 ) ;\r\nF_17 ( V_2 , V_136 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_137 ;\r\nunsigned int V_114 ;\r\nV_137 = V_2 -> V_41 + 0x38 ;\r\nV_114 = F_8 ( V_137 ) ;\r\nF_4 ( 0x00d00000 , V_137 ) ;\r\nV_114 = F_8 ( V_137 ) ;\r\nF_4 ( 0x00d00001 , V_137 ) ;\r\nV_114 = F_8 ( V_137 ) ;\r\nF_4 ( 0x00d0005f , V_137 ) ;\r\nV_114 = F_8 ( V_137 ) ;\r\nF_4 ( 0x00d0007f , V_137 ) ;\r\nV_114 = F_8 ( V_137 ) ;\r\nF_4 ( 0x0090007f , V_137 ) ;\r\nV_114 = F_8 ( V_137 ) ;\r\nF_6 ( V_2 , V_138 , 0 , 0xfefefefe ) ;\r\nF_23 ( 200 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_1 * V_2 , const char * V_139 )\r\n{\r\nint V_140 ;\r\nint V_77 , V_141 ;\r\nint V_101 ;\r\nint V_114 ;\r\nunsigned int V_142 ;\r\nunsigned long V_143 ;\r\nconst struct V_144 * V_145 ;\r\nV_140 = F_25 ( & V_145 , V_139 , & V_2 -> V_146 -> V_147 ) ;\r\nif ( V_140 != 0 ) {\r\nF_7 ( V_148 L_2 , V_139 , V_140 ) ;\r\nreturn V_140 ;\r\n}\r\nF_7 ( V_73 L_3 , V_145 -> V_76 ) ;\r\nF_26 ( & V_2 -> V_149 , V_143 ) ;\r\nF_4 ( 0x00 , V_2 -> V_41 + V_74 ) ;\r\nV_142 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nF_12 ( 100 ) ;\r\nF_4 ( 0x80 , V_2 -> V_41 + V_74 ) ;\r\nV_142 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nF_12 ( 100 ) ;\r\nfor ( V_77 = 0 ; V_77 < V_145 -> V_76 ; V_77 ++ ) {\r\nV_114 = V_145 -> V_116 [ V_77 ] ;\r\nfor ( V_141 = 0 ; V_141 < 8 ; V_141 ++ ) {\r\nV_101 = 0x80 ;\r\nif ( V_114 & 0x1 )\r\nV_101 = V_101 | 0x20 ;\r\nV_114 = V_114 >> 1 ;\r\nF_4 ( V_101 , V_2 -> V_41 + V_74 ) ;\r\nV_142 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nF_4 ( V_101 | 0x40 , V_2 -> V_41 + V_74 ) ;\r\nV_142 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\n}\r\n}\r\nF_4 ( 0x10 , V_2 -> V_41 + V_74 ) ;\r\nV_142 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nF_27 ( & V_2 -> V_149 , V_143 ) ;\r\nF_28 ( V_145 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( void * V_116 )\r\n{\r\nstruct V_1 * V_2 = V_116 ;\r\nT_1 V_37 , V_150 , V_101 ;\r\nint V_140 ;\r\nfor (; ; ) {\r\nF_30 ( 1000 ) ;\r\nif ( F_31 () )\r\nbreak;\r\nF_32 ( V_2 , V_151 , & V_37 ) ;\r\nF_32 ( V_2 , V_152 , & V_101 ) ;\r\nif ( V_101 & V_153 ) {\r\nF_7 ( V_73 L_4 ) ;\r\nF_33 ( V_2 , V_154 , V_155 ) ;\r\nif ( V_2 -> V_65 -> V_91 ==\r\nV_156 ) {\r\nV_140 = F_24 ( V_2 , V_157 ) ;\r\nif ( V_140 != 0 )\r\ncontinue;\r\n} else if ( V_2 -> V_65 -> V_91 ==\r\nV_158 ) {\r\nV_140 = F_24 ( V_2 , V_159 ) ;\r\nif ( V_140 != 0 )\r\ncontinue;\r\n} else if ( V_2 -> V_65 -> V_91 ==\r\nV_160 ) {\r\nV_140 = F_24 ( V_2 , V_159 ) ;\r\nif ( V_140 != 0 )\r\ncontinue;\r\n}\r\nF_33 ( V_2 , V_154 , 0 ) ;\r\nF_32 ( V_2 , V_151 , & V_101 ) ;\r\nF_7 ( V_73 L_5 , V_101 ) ;\r\nF_32 ( V_2 , V_161 , & V_101 ) ;\r\nF_7 ( V_73 L_6 , V_101 ) ;\r\nif ( ( V_101 & 0x1f ) != 0x15 ) {\r\nF_7 ( V_73 L_7 , V_101 ) ;\r\ncontinue;\r\n}\r\nF_7 ( V_73 L_8 ) ;\r\nF_32 ( V_2 , V_162 , & V_37 ) ;\r\nF_32 ( V_2 , V_163 , & V_150 ) ;\r\nF_7 ( V_73 L_9 ,\r\nV_37 , V_150 ) ;\r\nF_23 ( 10 ) ;\r\nF_33 ( V_2 , V_164 , V_165 ) ;\r\n}\r\n}\r\nF_7 ( V_73 L_10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_141 ;\r\nT_1 V_37 , V_150 , V_101 ;\r\nint V_140 ;\r\nconst char * V_139 = NULL ;\r\nF_7 ( V_73 L_11 ) ;\r\nF_4 ( 0x0005a00c , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a004 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0005a000 , V_2 -> V_41 + V_42 ) ;\r\nF_33 ( V_2 , V_166 , 0 ) ;\r\nF_32 ( V_2 , V_161 , & V_101 ) ;\r\nF_35 ( L_12 , V_101 ) ;\r\nif ( ( V_101 & 0x3f ) == 0x15 ) {\r\nF_33 ( V_2 , V_154 , 0x02 ) ;\r\n}\r\nF_32 ( V_2 , V_161 , & V_101 ) ;\r\nF_35 ( L_13 , V_101 ) ;\r\nif ( ( V_101 & 0x3f ) == 0x15 ) {\r\nF_7 ( V_73 L_14 ) ;\r\nreturn - V_167 ;\r\n}\r\nF_7 ( V_73 L_15 , V_101 ) ;\r\nswitch ( V_2 -> V_65 -> V_91 ) {\r\ncase V_156 :\r\nV_139 = V_168 ;\r\nbreak;\r\ncase V_158 :\r\nV_139 = V_169 ;\r\nbreak;\r\ncase V_160 :\r\nV_139 = V_170 ;\r\nbreak;\r\ncase V_171 :\r\nV_139 = V_172 ;\r\nbreak;\r\ndefault:\r\nV_139 = NULL ;\r\nreturn - V_167 ;\r\nbreak;\r\n}\r\nF_7 ( V_73 L_16 , V_139 ) ;\r\nV_140 = F_24 ( V_2 , V_139 ) ;\r\nif ( V_140 != 0 ) {\r\nF_7 (\r\nV_73 L_17 ,\r\nV_139 ) ;\r\nreturn V_140 ;\r\n}\r\nF_32 ( V_2 , V_161 , & V_101 ) ;\r\nif ( ( V_101 & 0x3f ) != 0x15 ) {\r\nF_7 ( V_73 L_18 , V_101 ) ;\r\nreturn - V_167 ;\r\n}\r\nF_7 ( V_73 L_19 ) ;\r\nF_32 ( V_2 , V_173 , & V_37 ) ;\r\nF_32 ( V_2 , V_174 , & V_150 ) ;\r\nF_7 ( V_73 L_20 , V_37 , V_150 ) ;\r\nF_33 ( V_2 , V_166 , V_175 ) ;\r\nF_32 ( V_2 , V_152 , & V_101 ) ;\r\nF_7 ( V_73 L_21 , V_101 ) ;\r\nF_32 ( V_2 , V_152 , & V_101 ) ;\r\nF_7 ( V_73 L_21 , V_101 ) ;\r\nF_32 ( V_2 , V_176 , & V_37 ) ;\r\nV_2 -> V_177 . V_178 = 1 ;\r\nV_2 -> V_177 . V_179 = 1 ;\r\nV_37 = 0 ;\r\nV_37 = ( V_2 -> V_177 . V_178 ? V_180 : 0 ) |\r\n( V_2 -> V_177 . V_179 ? V_181 : 0 ) ;\r\nF_33 ( V_2 , V_176 , V_37 ) ;\r\nF_32 ( V_2 , V_182 , & V_37 ) ;\r\nF_33 ( V_2 , V_182 , 0x00 ) ;\r\nV_2 -> V_177 . V_183 = 0x00 ;\r\nF_32 ( V_2 , V_184 , & V_37 ) ;\r\nF_33 ( V_2 , V_184 , 0x30 ) ;\r\nF_33 ( V_2 , V_185 , 0x12 ) ;\r\nF_32 ( V_2 , V_186 , & V_37 ) ;\r\nF_33 ( V_2 , V_186 , 0x0f ) ;\r\nV_2 -> V_177 . V_187 = 0x0f ;\r\nF_32 ( V_2 , V_184 , & V_37 ) ;\r\nF_33 ( V_2 , V_184 , 0x30 ) ;\r\nF_32 ( V_2 , V_188 , & V_37 ) ;\r\nF_33 ( V_2 , V_188 , 0x10 ) ;\r\nF_33 ( V_2 , V_189 , 0x19 ) ;\r\nF_33 ( V_2 , V_190 , 0x0c ) ;\r\nF_33 ( V_2 , V_191 , 0x00 ) ;\r\nF_32 ( V_2 , V_152 , & V_101 ) ;\r\nF_7 ( V_73 L_22 , V_101 ) ;\r\nF_33 ( V_2 , V_192 , 0x00 ) ;\r\nF_33 ( V_2 , V_193 , V_194 ) ;\r\nF_33 ( V_2 , V_185 , 0x12 ) ;\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT2);\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_0, EMU_SRC_HAMOA_ADC_LEFT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_1, EMU_SRC_HAMOA_ADC_RIGHT1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_2, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_3, EMU_SRC_HAMOA_ADC_RIGHT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HAMOA_ADC_LEFT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HAMOA_ADC_RIGHT3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HAMOA_ADC_LEFT4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HAMOA_ADC_RIGHT4);\r\n#endif\r\n#if 1\r\nF_36 ( V_2 ,\r\nV_195 , V_196 ) ;\r\nF_36 ( V_2 ,\r\nV_197 , V_198 ) ;\r\nF_36 ( V_2 ,\r\nV_199 , V_200 ) ;\r\nF_36 ( V_2 ,\r\nV_201 , V_200 ) ;\r\nF_36 ( V_2 ,\r\nV_202 , V_203 ) ;\r\nF_36 ( V_2 ,\r\nV_204 , V_205 ) ;\r\nF_36 ( V_2 ,\r\nV_206 , V_207 ) ;\r\nF_36 ( V_2 ,\r\nV_208 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_210 , V_196 ) ;\r\nF_36 ( V_2 ,\r\nV_211 , V_198 ) ;\r\nF_36 ( V_2 ,\r\nV_212 , V_200 ) ;\r\nF_36 ( V_2 ,\r\nV_213 , V_200 ) ;\r\nF_36 ( V_2 ,\r\nV_214 , V_203 ) ;\r\nF_36 ( V_2 ,\r\nV_215 , V_205 ) ;\r\nF_36 ( V_2 ,\r\nV_216 , V_207 ) ;\r\nF_36 ( V_2 ,\r\nV_217 , V_209 ) ;\r\n#endif\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_4, EMU_SRC_HANA_ADAT);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_5, EMU_SRC_HANA_ADAT + 1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_6, EMU_SRC_HANA_ADAT + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_7, EMU_SRC_HANA_ADAT + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_8, EMU_SRC_HANA_ADAT + 4);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_9, EMU_SRC_HANA_ADAT + 5);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_A, EMU_SRC_HANA_ADAT + 6);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_B, EMU_SRC_HANA_ADAT + 7);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_C, EMU_SRC_DOCK_MIC_A1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_D, EMU_SRC_DOCK_MIC_B1);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_E, EMU_SRC_HAMOA_ADC_LEFT2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_ALICE2_EMU32_F, EMU_SRC_HAMOA_ADC_LEFT2);\r\n#endif\r\nfor ( V_141 = 0 ; V_141 < 0x20 ; V_141 ++ ) {\r\nF_36 ( V_2 , 0x0100 + V_141 , V_218 ) ;\r\n}\r\nfor ( V_141 = 0 ; V_141 < 4 ; V_141 ++ ) {\r\nF_36 ( V_2 , 0x0200 + V_141 , V_218 ) ;\r\n}\r\nfor ( V_141 = 0 ; V_141 < 7 ; V_141 ++ ) {\r\nF_36 ( V_2 , 0x0300 + V_141 , V_218 ) ;\r\n}\r\nfor ( V_141 = 0 ; V_141 < 7 ; V_141 ++ ) {\r\nF_36 ( V_2 , V_219 + V_141 , V_218 ) ;\r\n}\r\nF_36 ( V_2 ,\r\nV_220 , V_203 ) ;\r\nF_36 ( V_2 ,\r\nV_221 , V_205 ) ;\r\nF_36 ( V_2 ,\r\nV_222 , V_207 ) ;\r\nF_36 ( V_2 ,\r\nV_223 , V_209 ) ;\r\nF_36 ( V_2 ,\r\nV_224 , V_225 ) ;\r\nF_36 ( V_2 ,\r\nV_226 , V_227 ) ;\r\nF_33 ( V_2 , V_164 , 0x01 ) ;\r\nF_32 ( V_2 , V_152 , & V_37 ) ;\r\nF_4 ( 0x0000a000 , V_2 -> V_41 + V_42 ) ;\r\nF_4 ( 0x0000a001 , V_2 -> V_41 + V_42 ) ;\r\nF_32 ( V_2 , V_152 , & V_37 ) ;\r\nF_33 ( V_2 , V_189 , 0x19 ) ;\r\nF_33 ( V_2 , V_190 , 0x0c ) ;\r\nF_33 ( V_2 , V_189 , 0x19 ) ;\r\nF_33 ( V_2 , V_190 , 0x0c ) ;\r\nF_32 ( V_2 , V_188 , & V_37 ) ;\r\nF_33 ( V_2 , V_188 , 0x10 ) ;\r\nif ( ! V_2 -> V_177 . V_228 ) {\r\nV_2 -> V_177 . V_228 =\r\nF_37 ( F_29 , V_2 ,\r\nL_23 ) ;\r\nF_38 ( V_2 -> V_177 . V_228 ) ;\r\n}\r\n#if 0\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_LEFT1, EMU_SRC_ALICE_EMU32B + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HAMOA_DAC_RIGHT1, EMU_SRC_ALICE_EMU32B + 3);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_LEFT1, EMU_SRC_ALICE_EMU32A + 2);\r\nsnd_emu1010_fpga_link_dst_src_write(emu,\r\nEMU_DST_HANA_SPDIF_RIGHT1, EMU_SRC_ALICE_EMU32A + 3);\r\n#endif\r\nif ( V_2 -> V_65 -> V_91 == V_160 ) {\r\nF_36 ( V_2 ,\r\nV_229 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 0 ] = 17 ;\r\nF_36 ( V_2 ,\r\nV_232 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 1 ] = 18 ;\r\nF_36 ( V_2 ,\r\nV_233 , V_230 + 2 ) ;\r\nV_2 -> V_177 . V_231 [ 2 ] = 19 ;\r\nF_36 ( V_2 ,\r\nV_234 , V_230 + 3 ) ;\r\nV_2 -> V_177 . V_231 [ 3 ] = 20 ;\r\nF_36 ( V_2 ,\r\nV_235 , V_230 + 4 ) ;\r\nV_2 -> V_177 . V_231 [ 4 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_236 , V_230 + 5 ) ;\r\nV_2 -> V_177 . V_231 [ 5 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_237 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 16 ] = 17 ;\r\nF_36 ( V_2 ,\r\nV_238 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 17 ] = 18 ;\r\n} else {\r\nF_36 ( V_2 ,\r\nV_229 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 0 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_232 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 1 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_233 , V_230 + 2 ) ;\r\nV_2 -> V_177 . V_231 [ 2 ] = 23 ;\r\nF_36 ( V_2 ,\r\nV_234 , V_230 + 3 ) ;\r\nV_2 -> V_177 . V_231 [ 3 ] = 24 ;\r\nF_36 ( V_2 ,\r\nV_235 , V_230 + 4 ) ;\r\nV_2 -> V_177 . V_231 [ 4 ] = 25 ;\r\nF_36 ( V_2 ,\r\nV_236 , V_230 + 5 ) ;\r\nV_2 -> V_177 . V_231 [ 5 ] = 26 ;\r\nF_36 ( V_2 ,\r\nV_239 , V_230 + 6 ) ;\r\nV_2 -> V_177 . V_231 [ 6 ] = 27 ;\r\nF_36 ( V_2 ,\r\nV_240 , V_230 + 7 ) ;\r\nV_2 -> V_177 . V_231 [ 7 ] = 28 ;\r\nF_36 ( V_2 ,\r\nV_241 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 8 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_242 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 9 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_243 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 10 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_244 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 11 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_245 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 12 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_246 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 13 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_247 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 14 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_248 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 15 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_219 , V_230 + 0 ) ;\r\nV_2 -> V_177 . V_231 [ 16 ] = 21 ;\r\nF_36 ( V_2 ,\r\nV_219 + 1 , V_230 + 1 ) ;\r\nV_2 -> V_177 . V_231 [ 17 ] = 22 ;\r\nF_36 ( V_2 ,\r\nV_219 + 2 , V_230 + 2 ) ;\r\nV_2 -> V_177 . V_231 [ 18 ] = 23 ;\r\nF_36 ( V_2 ,\r\nV_219 + 3 , V_230 + 3 ) ;\r\nV_2 -> V_177 . V_231 [ 19 ] = 24 ;\r\nF_36 ( V_2 ,\r\nV_219 + 4 , V_230 + 4 ) ;\r\nV_2 -> V_177 . V_231 [ 20 ] = 25 ;\r\nF_36 ( V_2 ,\r\nV_219 + 5 , V_230 + 5 ) ;\r\nV_2 -> V_177 . V_231 [ 21 ] = 26 ;\r\nF_36 ( V_2 ,\r\nV_219 + 6 , V_230 + 6 ) ;\r\nV_2 -> V_177 . V_231 [ 22 ] = 27 ;\r\nF_36 ( V_2 ,\r\nV_219 + 7 , V_230 + 7 ) ;\r\nV_2 -> V_177 . V_231 [ 23 ] = 28 ;\r\n}\r\nF_33 ( V_2 , V_164 , 0x0 ) ;\r\nF_33 ( V_2 , V_192 , 0x0 ) ;\r\nF_33 ( V_2 , V_193 , V_194 ) ;\r\nV_2 -> V_177 . V_249 = 1 ;\r\nF_33 ( V_2 , V_185 , 0x12 ) ;\r\nF_33 ( V_2 , V_164 , 0x1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_41 ) {\r\nF_40 ( V_2 , 0 ) ;\r\nF_15 ( V_2 ) ;\r\nF_41 ( V_2 ) ;\r\n}\r\nif ( V_2 -> V_65 -> V_91 == V_156 ) {\r\nF_33 ( V_2 , V_166 , 0 ) ;\r\n}\r\nif ( V_2 -> V_177 . V_228 )\r\nF_42 ( V_2 -> V_177 . V_228 ) ;\r\nif ( V_2 -> V_250 >= 0 )\r\nF_43 ( V_2 -> V_250 , V_2 ) ;\r\nif ( V_2 -> V_251 ) {\r\nF_44 ( V_2 ,\r\n(struct V_252 * ) V_2 -> V_251 ) ;\r\nV_2 -> V_251 = NULL ;\r\n}\r\nif ( V_2 -> V_253 )\r\nF_45 ( V_2 -> V_253 ) ;\r\nif ( V_2 -> V_36 . V_254 )\r\nF_46 ( & V_2 -> V_36 ) ;\r\nif ( V_2 -> V_84 . V_254 )\r\nF_46 ( & V_2 -> V_84 ) ;\r\nF_47 ( V_2 -> V_255 ) ;\r\nF_47 ( V_2 -> V_256 ) ;\r\n#ifdef F_48\r\nF_49 ( V_2 ) ;\r\n#endif\r\nif ( V_2 -> V_41 )\r\nF_50 ( V_2 -> V_146 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_51 ( V_2 ) ;\r\nF_52 ( V_2 -> V_146 ) ;\r\nF_53 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( struct V_257 * V_258 )\r\n{\r\nstruct V_1 * V_2 = V_258 -> V_259 ;\r\nreturn F_39 ( V_2 ) ;\r\n}\r\nint T_2 F_55 ( struct V_260 * V_261 ,\r\nstruct V_262 * V_146 ,\r\nunsigned short V_263 ,\r\nunsigned short V_264 ,\r\nlong V_265 ,\r\nint V_34 ,\r\nT_3 V_266 ,\r\nstruct V_1 * * V_267 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_268 , V_140 ;\r\nint V_269 ;\r\nunsigned int V_36 ;\r\nconst struct V_270 * V_271 ;\r\nstatic struct V_272 V_273 = {\r\n. V_274 = F_54 ,\r\n} ;\r\n* V_267 = NULL ;\r\nV_140 = F_56 ( V_146 ) ;\r\nif ( V_140 < 0 )\r\nreturn V_140 ;\r\nV_2 = F_57 ( sizeof( * V_2 ) , V_275 ) ;\r\nif ( V_2 == NULL ) {\r\nF_52 ( V_146 ) ;\r\nreturn - V_276 ;\r\n}\r\nV_2 -> V_261 = V_261 ;\r\nF_58 ( & V_2 -> V_277 ) ;\r\nF_58 ( & V_2 -> V_149 ) ;\r\nF_58 ( & V_2 -> V_278 ) ;\r\nF_58 ( & V_2 -> V_279 ) ;\r\nF_58 ( & V_2 -> V_280 ) ;\r\nF_58 ( & V_2 -> V_281 ) ;\r\nF_58 ( & V_2 -> V_282 ) ;\r\nF_59 ( & V_2 -> V_283 . V_284 ) ;\r\nF_60 ( & V_2 -> V_285 ) ;\r\nF_60 ( & V_2 -> V_286 ) ;\r\nV_2 -> V_146 = V_146 ;\r\nV_2 -> V_250 = - 1 ;\r\nV_2 -> V_287 = NULL ;\r\nV_2 -> V_288 = NULL ;\r\nV_2 -> V_95 = V_146 -> V_95 ;\r\nF_61 ( V_146 , V_289 , & V_2 -> V_290 ) ;\r\nF_62 ( V_146 , V_291 , & V_2 -> V_100 ) ;\r\nF_35 ( L_24 , V_146 -> V_292 , V_146 -> V_258 , V_2 -> V_290 , V_2 -> V_100 ) ;\r\nfor ( V_271 = V_293 ; V_271 -> V_292 ; V_271 ++ ) {\r\nif ( V_271 -> V_292 == V_146 -> V_292 && V_271 -> V_258 == V_146 -> V_258 ) {\r\nif ( V_266 ) {\r\nif ( V_271 -> V_266 && ( V_271 -> V_266 == V_266 ) )\r\nbreak;\r\nelse\r\ncontinue;\r\n} else {\r\nif ( V_271 -> V_266 && ( V_271 -> V_266 != V_2 -> V_290 ) )\r\ncontinue;\r\nif ( V_271 -> V_95 && V_271 -> V_95 != V_2 -> V_95 )\r\ncontinue;\r\n}\r\nbreak;\r\n}\r\n}\r\nif ( V_271 -> V_292 == 0 ) {\r\nF_7 ( V_148 L_25 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_146 ) ;\r\nreturn - V_294 ;\r\n}\r\nV_2 -> V_65 = V_271 ;\r\nif ( V_271 -> V_266 && ! V_266 )\r\nF_35 ( L_26 , V_271 -> V_295 ) ;\r\nelse if ( V_266 )\r\nF_35 ( L_27\r\nL_28\r\nL_29 , V_271 -> V_295 ,\r\nV_146 -> V_292 , V_146 -> V_258 , V_2 -> V_290 , V_271 -> V_266 ) ;\r\nelse\r\nF_35 ( L_27\r\nL_30 ,\r\nV_271 -> V_295 , V_146 -> V_292 , V_146 -> V_258 ,\r\nV_2 -> V_290 ) ;\r\nif ( ! * V_261 -> V_296 && V_271 -> V_296 ) {\r\nint V_141 , V_77 = 0 ;\r\nF_63 ( V_261 -> V_296 , V_271 -> V_296 , sizeof( V_261 -> V_296 ) ) ;\r\nfor (; ; ) {\r\nfor ( V_141 = 0 ; V_141 < V_297 ; V_141 ++ ) {\r\nif ( V_298 [ V_141 ] && ! strcmp ( V_298 [ V_141 ] -> V_296 , V_261 -> V_296 ) )\r\nbreak;\r\n}\r\nif ( V_141 >= V_297 )\r\nbreak;\r\nV_77 ++ ;\r\nif ( V_77 >= V_299 )\r\nbreak;\r\nsnprintf ( V_261 -> V_296 , sizeof( V_261 -> V_296 ) , L_31 , V_271 -> V_296 , V_77 ) ;\r\n}\r\n}\r\nV_269 = V_2 -> V_30 = V_271 -> V_300 ;\r\nV_2 -> V_301 = V_269 ? V_302 : V_303 ;\r\nif ( F_64 ( V_146 , V_2 -> V_301 ) < 0 ||\r\nF_65 ( V_146 , V_2 -> V_301 ) < 0 ) {\r\nF_7 ( V_148 L_32 , V_2 -> V_301 ) ;\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_146 ) ;\r\nreturn - V_304 ;\r\n}\r\nif ( V_269 )\r\nV_2 -> V_305 = V_306 ;\r\nelse\r\nV_2 -> V_305 = V_307 ;\r\nV_140 = F_66 ( V_146 , L_33 ) ;\r\nif ( V_140 < 0 ) {\r\nF_53 ( V_2 ) ;\r\nF_52 ( V_146 ) ;\r\nreturn V_140 ;\r\n}\r\nV_2 -> V_41 = F_67 ( V_146 , 0 ) ;\r\nV_2 -> V_308 = V_265 >> V_309 ;\r\nif ( F_68 ( V_310 , F_69 ( V_146 ) ,\r\n32 * 1024 , & V_2 -> V_84 ) < 0 ) {\r\nV_140 = - V_276 ;\r\ngoto error;\r\n}\r\nV_2 -> V_255 = F_70 ( V_2 -> V_308 * sizeof( void * ) ) ;\r\nV_2 -> V_256 = F_70 ( V_2 -> V_308 *\r\nsizeof( unsigned long ) ) ;\r\nif ( V_2 -> V_255 == NULL || V_2 -> V_256 == NULL ) {\r\nV_140 = - V_276 ;\r\ngoto error;\r\n}\r\nif ( F_68 ( V_310 , F_69 ( V_146 ) ,\r\nV_311 , & V_2 -> V_36 ) < 0 ) {\r\nV_140 = - V_276 ;\r\ngoto error;\r\n}\r\nV_2 -> V_253 = F_71 ( V_2 -> V_308 * V_312 ) ;\r\nif ( V_2 -> V_253 == NULL ) {\r\nV_140 = - V_276 ;\r\ngoto error;\r\n}\r\nV_2 -> V_253 -> V_313 = sizeof( struct V_314 ) -\r\nsizeof( struct V_252 ) ;\r\nF_72 ( V_146 ) ;\r\nV_2 -> V_283 . V_315 = 0x303f ;\r\nif ( V_263 == 0 )\r\nV_263 = 0x3fcf ;\r\nif ( V_264 == 0 )\r\nV_264 = 0x7fff ;\r\nV_2 -> V_283 . V_263 = V_263 ;\r\nV_2 -> V_283 . V_264 = V_264 ;\r\nV_2 -> V_34 = V_34 ;\r\nif ( V_2 -> V_65 -> V_316 ) {\r\nV_140 = F_22 ( V_2 ) ;\r\nif ( V_140 < 0 )\r\ngoto error;\r\n}\r\nif ( V_2 -> V_65 -> V_317 ) {\r\nV_140 = F_18 ( V_2 ) ;\r\nif ( V_140 < 0 )\r\ngoto error;\r\n} else if ( V_2 -> V_65 -> V_91 ) {\r\nV_140 = F_34 ( V_2 ) ;\r\nif ( V_140 < 0 ) {\r\nF_39 ( V_2 ) ;\r\nreturn V_140 ;\r\n}\r\n} else {\r\nF_2 ( V_2 , V_57 , 0 ,\r\nV_318 | V_319 ) ;\r\n}\r\nV_2 -> V_283 . V_320 = ( 16 * 1024 ) / 2 ;\r\nV_2 -> V_283 . V_321 . V_254 = NULL ;\r\nV_2 -> V_283 . V_321 . V_322 = 0 ;\r\nif ( F_73 ( V_146 -> V_250 , V_323 , V_324 ,\r\nV_325 , V_2 ) ) {\r\nV_140 = - V_326 ;\r\ngoto error;\r\n}\r\nV_2 -> V_250 = V_146 -> V_250 ;\r\nV_2 -> V_62 [ 0 ] = V_2 -> V_62 [ 1 ] =\r\nV_2 -> V_62 [ 2 ] = V_327 | V_328 |\r\nV_329 | V_330 |\r\nV_331 | 0x00001200 |\r\n0x00000000 | V_332 | V_333 ;\r\nV_2 -> V_251 = (struct V_314 * )\r\nF_74 ( V_2 , 4096 ) ;\r\nif ( V_2 -> V_251 )\r\nV_2 -> V_251 -> V_334 = 1 ;\r\nmemset ( V_2 -> V_36 . V_254 , 0 , V_312 ) ;\r\nV_36 = V_2 -> V_36 . V_85 << 1 ;\r\nfor ( V_268 = 0 ; V_268 < V_335 ; V_268 ++ )\r\n( ( T_1 * ) V_2 -> V_84 . V_254 ) [ V_268 ] = F_75 ( V_36 | V_268 ) ;\r\nfor ( V_268 = 0 ; V_268 < V_60 ; V_268 ++ ) {\r\nV_2 -> V_336 [ V_268 ] . V_2 = V_2 ;\r\nV_2 -> V_336 [ V_268 ] . V_337 = V_268 ;\r\n}\r\nV_140 = F_3 ( V_2 , V_34 , 0 ) ;\r\nif ( V_140 < 0 )\r\ngoto error;\r\n#ifdef F_48\r\nV_140 = F_76 ( V_2 ) ;\r\nif ( V_140 < 0 )\r\ngoto error;\r\n#endif\r\nV_140 = F_77 ( V_2 ) ;\r\nif ( V_140 < 0 )\r\ngoto error;\r\nF_13 ( V_2 ) ;\r\nV_140 = F_78 ( V_261 , V_338 , V_2 , & V_273 ) ;\r\nif ( V_140 < 0 )\r\ngoto error;\r\n#ifdef F_79\r\nF_80 ( V_2 ) ;\r\n#endif\r\nF_81 ( V_261 , & V_146 -> V_147 ) ;\r\n* V_267 = V_2 ;\r\nreturn 0 ;\r\nerror:\r\nF_39 ( V_2 ) ;\r\nreturn V_140 ;\r\n}\r\nstatic int T_2 F_76 ( struct V_1 * V_2 )\r\n{\r\nint V_76 ;\r\nV_76 = F_9 ( V_339 ) ;\r\nif ( V_2 -> V_30 )\r\nV_76 += F_9 ( V_340 ) ;\r\nV_2 -> V_341 = F_70 ( 4 * V_60 * V_76 ) ;\r\nif ( ! V_2 -> V_341 )\r\nreturn - V_276 ;\r\nif ( F_82 ( V_2 ) < 0 )\r\nreturn - V_276 ;\r\nif ( V_2 -> V_65 -> V_66 &&\r\nF_83 ( V_2 ) < 0 )\r\nreturn - V_276 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_49 ( struct V_1 * V_2 )\r\n{\r\nF_47 ( V_2 -> V_341 ) ;\r\nF_84 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_66 )\r\nF_85 ( V_2 ) ;\r\n}\r\nvoid F_86 ( struct V_1 * V_2 )\r\n{\r\nint V_141 ;\r\nunsigned char * V_101 ;\r\nunsigned int * V_342 ;\r\nV_342 = V_2 -> V_341 ;\r\nfor ( V_101 = V_339 ; * V_101 != 0xff ; V_101 ++ )\r\nfor ( V_141 = 0 ; V_141 < V_60 ; V_141 ++ , V_342 ++ )\r\n* V_342 = F_5 ( V_2 , * V_101 , V_141 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_101 = V_340 ; * V_101 != 0xff ; V_101 ++ )\r\nfor ( V_141 = 0 ; V_141 < V_60 ; V_141 ++ , V_342 ++ )\r\n* V_342 = F_5 ( V_2 , * V_101 , V_141 ) ;\r\n}\r\nif ( V_2 -> V_30 )\r\nV_2 -> V_343 = F_8 ( V_2 -> V_41 + V_74 ) ;\r\nV_2 -> V_344 = F_8 ( V_2 -> V_41 + V_42 ) ;\r\n}\r\nvoid F_87 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_65 -> V_316 )\r\nF_22 ( V_2 ) ;\r\nif ( V_2 -> V_65 -> V_317 )\r\nF_18 ( V_2 ) ;\r\nelse if ( V_2 -> V_65 -> V_91 )\r\nF_34 ( V_2 ) ;\r\nelse\r\nF_2 ( V_2 , V_57 , 0 , V_318 | V_319 ) ;\r\nF_3 ( V_2 , V_2 -> V_34 , 1 ) ;\r\n}\r\nvoid F_88 ( struct V_1 * V_2 )\r\n{\r\nint V_141 ;\r\nunsigned char * V_101 ;\r\nunsigned int * V_342 ;\r\nF_13 ( V_2 ) ;\r\nif ( V_2 -> V_30 )\r\nF_4 ( V_2 -> V_343 , V_2 -> V_41 + V_74 ) ;\r\nF_4 ( V_2 -> V_344 , V_2 -> V_41 + V_42 ) ;\r\nV_342 = V_2 -> V_341 ;\r\nfor ( V_101 = V_339 ; * V_101 != 0xff ; V_101 ++ )\r\nfor ( V_141 = 0 ; V_141 < V_60 ; V_141 ++ , V_342 ++ )\r\nF_2 ( V_2 , * V_101 , V_141 , * V_342 ) ;\r\nif ( V_2 -> V_30 ) {\r\nfor ( V_101 = V_340 ; * V_101 != 0xff ; V_101 ++ )\r\nfor ( V_141 = 0 ; V_141 < V_60 ; V_141 ++ , V_342 ++ )\r\nF_2 ( V_2 , * V_101 , V_141 , * V_342 ) ;\r\n}\r\n}
