-- AUTOMATICALLY GENERATED FILE
-- Date: Mon Jun 11 17:25:28 CEST 2018
-- Cmd:  vita/src/scripts/generate-pmu.sh 

return
 {
  {"GenuineIntel-6-2E", "V2", "core",
   {
    -- source: NHM-EX/NehalemEX_core_V2.tsv
    ["arith.cycles_div_busy"] = 0x0000,
    ["arith.div"] = 0x0000,
    ["arith.mul"] = 0x0000,
    ["baclear.bad_target"] = 0x0000,
    ["baclear.clear"] = 0x0000,
    ["baclear_force_iq"] = 0x0000,
    ["bpu_clears.early"] = 0x0000,
    ["bpu_clears.late"] = 0x0000,
    ["bpu_missed_call_ret"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["br_inst_exec.any"] = 0x0000,
    ["br_inst_exec.cond"] = 0x0000,
    ["br_inst_exec.direct"] = 0x0000,
    ["br_inst_exec.direct_near_call"] = 0x0000,
    ["br_inst_exec.indirect_near_call"] = 0x0000,
    ["br_inst_exec.indirect_non_call"] = 0x0000,
    ["br_inst_exec.near_calls"] = 0x0000,
    ["br_inst_exec.non_calls"] = 0x0000,
    ["br_inst_exec.return_near"] = 0x0000,
    ["br_inst_exec.taken"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_misp_exec.any"] = 0x0000,
    ["br_misp_exec.cond"] = 0x0000,
    ["br_misp_exec.direct"] = 0x0000,
    ["br_misp_exec.direct_near_call"] = 0x0000,
    ["br_misp_exec.indirect_near_call"] = 0x0000,
    ["br_misp_exec.indirect_non_call"] = 0x0000,
    ["br_misp_exec.near_calls"] = 0x0000,
    ["br_misp_exec.non_calls"] = 0x0000,
    ["br_misp_exec.return_near"] = 0x0000,
    ["br_misp_exec.taken"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["cache_lock_cycles.l1d"] = 0x0000,
    ["cache_lock_cycles.l1d_l2"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.ref_p"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.total_cycles"] = 0x0000,
    ["dtlb_load_misses.any"] = 0x0000,
    ["dtlb_load_misses.pde_miss"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_misses.any"] = 0x0000,
    ["dtlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_misses.walk_completed"] = 0x0000,
    ["es_reg_renames"] = 0x0000,
    ["fp_assist.all"] = 0x0000,
    ["fp_assist.input"] = 0x0000,
    ["fp_assist.output"] = 0x0000,
    ["fp_comp_ops_exe.mmx"] = 0x0000,
    ["fp_comp_ops_exe.sse_double_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_packed"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_scalar"] = 0x0000,
    ["fp_comp_ops_exe.sse_single_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse2_integer"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_mmx_trans.any"] = 0x0000,
    ["fp_mmx_trans.to_fp"] = 0x0000,
    ["fp_mmx_trans.to_mmx"] = 0x0000,
    ["ild_stall.any"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.mru"] = 0x0000,
    ["ild_stall.regen"] = 0x0000,
    ["inst_decoded.dec0"] = 0x0000,
    ["inst_queue_write_cycles"] = 0x0000,
    ["inst_queue_writes"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.mmx"] = 0x0000,
    ["inst_retired.total_cycles"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["io_transactions"] = 0x0000,
    ["itlb_flush"] = 0x0000,
    ["itlb_miss_retired"] = 0x0000,
    ["itlb_misses.any"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["l1d.m_evict"] = 0x0000,
    ["l1d.m_repl"] = 0x0000,
    ["l1d.m_snoop_evict"] = 0x0000,
    ["l1d.repl"] = 0x0000,
    ["l1d_all_ref.any"] = 0x0000,
    ["l1d_all_ref.cacheable"] = 0x0000,
    ["l1d_cache_ld.e_state"] = 0x0000,
    ["l1d_cache_ld.i_state"] = 0x0000,
    ["l1d_cache_ld.m_state"] = 0x0000,
    ["l1d_cache_ld.mesi"] = 0x0000,
    ["l1d_cache_ld.s_state"] = 0x0000,
    ["l1d_cache_lock.e_state"] = 0x0000,
    ["l1d_cache_lock.hit"] = 0x0000,
    ["l1d_cache_lock.m_state"] = 0x0000,
    ["l1d_cache_lock.s_state"] = 0x0000,
    ["l1d_cache_lock_fb_hit"] = 0x0000,
    ["l1d_cache_prefetch_lock_fb_hit"] = 0x0000,
    ["l1d_cache_st.e_state"] = 0x0000,
    ["l1d_cache_st.m_state"] = 0x0000,
    ["l1d_cache_st.s_state"] = 0x0000,
    ["l1d_prefetch.miss"] = 0x0000,
    ["l1d_prefetch.requests"] = 0x0000,
    ["l1d_prefetch.triggers"] = 0x0000,
    ["l1d_wb_l2.e_state"] = 0x0000,
    ["l1d_wb_l2.i_state"] = 0x0000,
    ["l1d_wb_l2.m_state"] = 0x0000,
    ["l1d_wb_l2.mesi"] = 0x0000,
    ["l1d_wb_l2.s_state"] = 0x0000,
    ["l1i.cycles_stalled"] = 0x0000,
    ["l1i.hits"] = 0x0000,
    ["l1i.misses"] = 0x0000,
    ["l1i.reads"] = 0x0000,
    ["l2_data_rqsts.any"] = 0x0000,
    ["l2_data_rqsts.demand.e_state"] = 0x0000,
    ["l2_data_rqsts.demand.i_state"] = 0x0000,
    ["l2_data_rqsts.demand.m_state"] = 0x0000,
    ["l2_data_rqsts.demand.mesi"] = 0x0000,
    ["l2_data_rqsts.demand.s_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.e_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.i_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.m_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.mesi"] = 0x0000,
    ["l2_data_rqsts.prefetch.s_state"] = 0x0000,
    ["l2_lines_in.any"] = 0x0000,
    ["l2_lines_in.e_state"] = 0x0000,
    ["l2_lines_in.s_state"] = 0x0000,
    ["l2_lines_out.any"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.prefetch_clean"] = 0x0000,
    ["l2_lines_out.prefetch_dirty"] = 0x0000,
    ["l2_rqsts.ifetch_hit"] = 0x0000,
    ["l2_rqsts.ifetch_miss"] = 0x0000,
    ["l2_rqsts.ifetches"] = 0x0000,
    ["l2_rqsts.ld_hit"] = 0x0000,
    ["l2_rqsts.ld_miss"] = 0x0000,
    ["l2_rqsts.loads"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.prefetch_hit"] = 0x0000,
    ["l2_rqsts.prefetch_miss"] = 0x0000,
    ["l2_rqsts.prefetches"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.rfos"] = 0x0000,
    ["l2_transactions.any"] = 0x0000,
    ["l2_transactions.fill"] = 0x0000,
    ["l2_transactions.ifetch"] = 0x0000,
    ["l2_transactions.l1d_wb"] = 0x0000,
    ["l2_transactions.load"] = 0x0000,
    ["l2_transactions.prefetch"] = 0x0000,
    ["l2_transactions.rfo"] = 0x0000,
    ["l2_transactions.wb"] = 0x0000,
    ["l2_write.lock.e_state"] = 0x0000,
    ["l2_write.lock.hit"] = 0x0000,
    ["l2_write.lock.i_state"] = 0x0000,
    ["l2_write.lock.m_state"] = 0x0000,
    ["l2_write.lock.mesi"] = 0x0000,
    ["l2_write.lock.s_state"] = 0x0000,
    ["l2_write.rfo.hit"] = 0x0000,
    ["l2_write.rfo.i_state"] = 0x0000,
    ["l2_write.rfo.m_state"] = 0x0000,
    ["l2_write.rfo.mesi"] = 0x0000,
    ["l2_write.rfo.s_state"] = 0x0000,
    ["large_itlb.hit"] = 0x0000,
    ["load_dispatch.any"] = 0x0000,
    ["load_dispatch.mob"] = 0x0000,
    ["load_dispatch.rs"] = 0x0000,
    ["load_dispatch.rs_delayed"] = 0x0000,
    ["load_hit_pre"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["lsd.active"] = 0x0000,
    ["lsd.inactive"] = 0x0000,
    ["lsd_overflow"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.mem_order"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["macro_insts.decoded"] = 0x0000,
    ["macro_insts.fusions_decoded"] = 0x0000,
    ["mem_inst_retired.loads"] = 0x0000,
    ["mem_inst_retired.stores"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["mem_load_retired.hit_lfb"] = 0x0000,
    ["mem_load_retired.l1d_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.llc_miss"] = 0x0000,
    ["mem_load_retired.llc_unshared_hit"] = 0x0000,
    ["mem_load_retired.other_core_l2_hit_hitm"] = 0x0000,
    ["mem_store_retired.dtlb_miss"] = 0x0000,
    ["offcore_requests.l1d_writeback"] = 0x0000,
    ["offcore_requests_sq_full"] = 0x0000,
    ["partial_address_alias"] = 0x0000,
    ["rat_stalls.any"] = 0x0000,
    ["rat_stalls.flags"] = 0x0000,
    ["rat_stalls.registers"] = 0x0000,
    ["rat_stalls.rob_read_port"] = 0x0000,
    ["rat_stalls.scoreboard"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.fpcw"] = 0x0000,
    ["resource_stalls.load"] = 0x0000,
    ["resource_stalls.mxcsr"] = 0x0000,
    ["resource_stalls.other"] = 0x0000,
    ["resource_stalls.rob_full"] = 0x0000,
    ["resource_stalls.rs_full"] = 0x0000,
    ["resource_stalls.store"] = 0x0000,
    ["sb_drain.any"] = 0x0000,
    ["seg_rename_stalls"] = 0x0000,
    ["simd_int_128.pack"] = 0x0000,
    ["simd_int_128.packed_arith"] = 0x0000,
    ["simd_int_128.packed_logical"] = 0x0000,
    ["simd_int_128.packed_mpy"] = 0x0000,
    ["simd_int_128.packed_shift"] = 0x0000,
    ["simd_int_128.shuffle_move"] = 0x0000,
    ["simd_int_128.unpack"] = 0x0000,
    ["simd_int_64.pack"] = 0x0000,
    ["simd_int_64.packed_arith"] = 0x0000,
    ["simd_int_64.packed_logical"] = 0x0000,
    ["simd_int_64.packed_mpy"] = 0x0000,
    ["simd_int_64.packed_shift"] = 0x0000,
    ["simd_int_64.shuffle_move"] = 0x0000,
    ["simd_int_64.unpack"] = 0x0000,
    ["snoop_response.hit"] = 0x0000,
    ["snoop_response.hite"] = 0x0000,
    ["snoop_response.hitm"] = 0x0000,
    ["sq_full_stall_cycles"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["ssex_uops_retired.packed_double"] = 0x0000,
    ["ssex_uops_retired.packed_single"] = 0x0000,
    ["ssex_uops_retired.scalar_double"] = 0x0000,
    ["ssex_uops_retired.scalar_single"] = 0x0000,
    ["ssex_uops_retired.vector_integer"] = 0x0000,
    ["store_blocks.at_ret"] = 0x0000,
    ["store_blocks.l1d_block"] = 0x0000,
    ["two_uop_insts_decoded"] = 0x0000,
    ["uop_unfusion"] = 0x0000,
    ["uops_decoded.esp_folding"] = 0x0000,
    ["uops_decoded.esp_sync"] = 0x0000,
    ["uops_decoded.ms_cycles_active"] = 0x0000,
    ["uops_decoded.stall_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles_no_port5"] = 0x0000,
    ["uops_executed.core_stall_count"] = 0x0000,
    ["uops_executed.core_stall_count_no_port5"] = 0x0000,
    ["uops_executed.core_stall_cycles"] = 0x0000,
    ["uops_executed.core_stall_cycles_no_port5"] = 0x0000,
    ["uops_executed.port0"] = 0x0000,
    ["uops_executed.port015"] = 0x0000,
    ["uops_executed.port015_stall_cycles"] = 0x0000,
    ["uops_executed.port1"] = 0x0000,
    ["uops_executed.port2_core"] = 0x0000,
    ["uops_executed.port234_core"] = 0x0000,
    ["uops_executed.port3_core"] = 0x0000,
    ["uops_executed.port4_core"] = 0x0000,
    ["uops_executed.port5"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.cycles_all_threads"] = 0x0000,
    ["uops_issued.fused"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_retired.active_cycles"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.macro_fused"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_0"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_1024"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_128"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16384"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_2048"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_256"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32768"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4096"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_512"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_64"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8192"] = 0x0000,
   },
  },
  {"GenuineIntel-6-1E", "V2", "core",
   {
    -- source: NHM-EP/NehalemEP_core_V2.tsv
    ["arith.cycles_div_busy"] = 0x0000,
    ["arith.div"] = 0x0000,
    ["arith.mul"] = 0x0000,
    ["baclear.bad_target"] = 0x0000,
    ["baclear.clear"] = 0x0000,
    ["baclear_force_iq"] = 0x0000,
    ["bpu_clears.early"] = 0x0000,
    ["bpu_clears.late"] = 0x0000,
    ["bpu_missed_call_ret"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["br_inst_exec.any"] = 0x0000,
    ["br_inst_exec.cond"] = 0x0000,
    ["br_inst_exec.direct"] = 0x0000,
    ["br_inst_exec.direct_near_call"] = 0x0000,
    ["br_inst_exec.indirect_near_call"] = 0x0000,
    ["br_inst_exec.indirect_non_call"] = 0x0000,
    ["br_inst_exec.near_calls"] = 0x0000,
    ["br_inst_exec.non_calls"] = 0x0000,
    ["br_inst_exec.return_near"] = 0x0000,
    ["br_inst_exec.taken"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_misp_exec.any"] = 0x0000,
    ["br_misp_exec.cond"] = 0x0000,
    ["br_misp_exec.direct"] = 0x0000,
    ["br_misp_exec.direct_near_call"] = 0x0000,
    ["br_misp_exec.indirect_near_call"] = 0x0000,
    ["br_misp_exec.indirect_non_call"] = 0x0000,
    ["br_misp_exec.near_calls"] = 0x0000,
    ["br_misp_exec.non_calls"] = 0x0000,
    ["br_misp_exec.return_near"] = 0x0000,
    ["br_misp_exec.taken"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["cache_lock_cycles.l1d"] = 0x0000,
    ["cache_lock_cycles.l1d_l2"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.ref_p"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.total_cycles"] = 0x0000,
    ["dtlb_load_misses.any"] = 0x0000,
    ["dtlb_load_misses.pde_miss"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_misses.any"] = 0x0000,
    ["dtlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_misses.walk_completed"] = 0x0000,
    ["es_reg_renames"] = 0x0000,
    ["fp_assist.all"] = 0x0000,
    ["fp_assist.input"] = 0x0000,
    ["fp_assist.output"] = 0x0000,
    ["fp_comp_ops_exe.mmx"] = 0x0000,
    ["fp_comp_ops_exe.sse_double_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_packed"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_scalar"] = 0x0000,
    ["fp_comp_ops_exe.sse_single_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse2_integer"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_mmx_trans.any"] = 0x0000,
    ["fp_mmx_trans.to_fp"] = 0x0000,
    ["fp_mmx_trans.to_mmx"] = 0x0000,
    ["ild_stall.any"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.mru"] = 0x0000,
    ["ild_stall.regen"] = 0x0000,
    ["inst_decoded.dec0"] = 0x0000,
    ["inst_queue_write_cycles"] = 0x0000,
    ["inst_queue_writes"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.mmx"] = 0x0000,
    ["inst_retired.total_cycles"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["io_transactions"] = 0x0000,
    ["itlb_flush"] = 0x0000,
    ["itlb_miss_retired"] = 0x0000,
    ["itlb_misses.any"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["l1d.m_evict"] = 0x0000,
    ["l1d.m_repl"] = 0x0000,
    ["l1d.m_snoop_evict"] = 0x0000,
    ["l1d.repl"] = 0x0000,
    ["l1d_all_ref.any"] = 0x0000,
    ["l1d_all_ref.cacheable"] = 0x0000,
    ["l1d_cache_ld.e_state"] = 0x0000,
    ["l1d_cache_ld.i_state"] = 0x0000,
    ["l1d_cache_ld.m_state"] = 0x0000,
    ["l1d_cache_ld.mesi"] = 0x0000,
    ["l1d_cache_ld.s_state"] = 0x0000,
    ["l1d_cache_lock.e_state"] = 0x0000,
    ["l1d_cache_lock.hit"] = 0x0000,
    ["l1d_cache_lock.m_state"] = 0x0000,
    ["l1d_cache_lock.s_state"] = 0x0000,
    ["l1d_cache_lock_fb_hit"] = 0x0000,
    ["l1d_cache_prefetch_lock_fb_hit"] = 0x0000,
    ["l1d_cache_st.e_state"] = 0x0000,
    ["l1d_cache_st.m_state"] = 0x0000,
    ["l1d_cache_st.s_state"] = 0x0000,
    ["l1d_prefetch.miss"] = 0x0000,
    ["l1d_prefetch.requests"] = 0x0000,
    ["l1d_prefetch.triggers"] = 0x0000,
    ["l1d_wb_l2.e_state"] = 0x0000,
    ["l1d_wb_l2.i_state"] = 0x0000,
    ["l1d_wb_l2.m_state"] = 0x0000,
    ["l1d_wb_l2.mesi"] = 0x0000,
    ["l1d_wb_l2.s_state"] = 0x0000,
    ["l1i.cycles_stalled"] = 0x0000,
    ["l1i.hits"] = 0x0000,
    ["l1i.misses"] = 0x0000,
    ["l1i.reads"] = 0x0000,
    ["l2_data_rqsts.any"] = 0x0000,
    ["l2_data_rqsts.demand.e_state"] = 0x0000,
    ["l2_data_rqsts.demand.i_state"] = 0x0000,
    ["l2_data_rqsts.demand.m_state"] = 0x0000,
    ["l2_data_rqsts.demand.mesi"] = 0x0000,
    ["l2_data_rqsts.demand.s_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.e_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.i_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.m_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.mesi"] = 0x0000,
    ["l2_data_rqsts.prefetch.s_state"] = 0x0000,
    ["l2_lines_in.any"] = 0x0000,
    ["l2_lines_in.e_state"] = 0x0000,
    ["l2_lines_in.s_state"] = 0x0000,
    ["l2_lines_out.any"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.prefetch_clean"] = 0x0000,
    ["l2_lines_out.prefetch_dirty"] = 0x0000,
    ["l2_rqsts.ifetch_hit"] = 0x0000,
    ["l2_rqsts.ifetch_miss"] = 0x0000,
    ["l2_rqsts.ifetches"] = 0x0000,
    ["l2_rqsts.ld_hit"] = 0x0000,
    ["l2_rqsts.ld_miss"] = 0x0000,
    ["l2_rqsts.loads"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.prefetch_hit"] = 0x0000,
    ["l2_rqsts.prefetch_miss"] = 0x0000,
    ["l2_rqsts.prefetches"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.rfos"] = 0x0000,
    ["l2_transactions.any"] = 0x0000,
    ["l2_transactions.fill"] = 0x0000,
    ["l2_transactions.ifetch"] = 0x0000,
    ["l2_transactions.l1d_wb"] = 0x0000,
    ["l2_transactions.load"] = 0x0000,
    ["l2_transactions.prefetch"] = 0x0000,
    ["l2_transactions.rfo"] = 0x0000,
    ["l2_transactions.wb"] = 0x0000,
    ["l2_write.lock.e_state"] = 0x0000,
    ["l2_write.lock.hit"] = 0x0000,
    ["l2_write.lock.i_state"] = 0x0000,
    ["l2_write.lock.m_state"] = 0x0000,
    ["l2_write.lock.mesi"] = 0x0000,
    ["l2_write.lock.s_state"] = 0x0000,
    ["l2_write.rfo.hit"] = 0x0000,
    ["l2_write.rfo.i_state"] = 0x0000,
    ["l2_write.rfo.m_state"] = 0x0000,
    ["l2_write.rfo.mesi"] = 0x0000,
    ["l2_write.rfo.s_state"] = 0x0000,
    ["large_itlb.hit"] = 0x0000,
    ["load_dispatch.any"] = 0x0000,
    ["load_dispatch.mob"] = 0x0000,
    ["load_dispatch.rs"] = 0x0000,
    ["load_dispatch.rs_delayed"] = 0x0000,
    ["load_hit_pre"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["lsd.active"] = 0x0000,
    ["lsd.inactive"] = 0x0000,
    ["lsd_overflow"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.mem_order"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["macro_insts.decoded"] = 0x0000,
    ["macro_insts.fusions_decoded"] = 0x0000,
    ["mem_inst_retired.loads"] = 0x0000,
    ["mem_inst_retired.stores"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["mem_load_retired.hit_lfb"] = 0x0000,
    ["mem_load_retired.l1d_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.llc_miss"] = 0x0000,
    ["mem_load_retired.llc_unshared_hit"] = 0x0000,
    ["mem_load_retired.other_core_l2_hit_hitm"] = 0x0000,
    ["mem_store_retired.dtlb_miss"] = 0x0000,
    ["mem_uncore_retired.local_dram"] = 0x0000,
    ["mem_uncore_retired.other_core_l2_hitm"] = 0x0000,
    ["mem_uncore_retired.remote_cache_local_home_hit"] = 0x0000,
    ["mem_uncore_retired.remote_dram"] = 0x0000,
    ["mem_uncore_retired.uncacheable"] = 0x0000,
    ["offcore_requests.l1d_writeback"] = 0x0000,
    ["offcore_requests_sq_full"] = 0x0000,
    ["partial_address_alias"] = 0x0000,
    ["rat_stalls.any"] = 0x0000,
    ["rat_stalls.flags"] = 0x0000,
    ["rat_stalls.registers"] = 0x0000,
    ["rat_stalls.rob_read_port"] = 0x0000,
    ["rat_stalls.scoreboard"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.fpcw"] = 0x0000,
    ["resource_stalls.load"] = 0x0000,
    ["resource_stalls.mxcsr"] = 0x0000,
    ["resource_stalls.other"] = 0x0000,
    ["resource_stalls.rob_full"] = 0x0000,
    ["resource_stalls.rs_full"] = 0x0000,
    ["resource_stalls.store"] = 0x0000,
    ["sb_drain.any"] = 0x0000,
    ["seg_rename_stalls"] = 0x0000,
    ["simd_int_128.pack"] = 0x0000,
    ["simd_int_128.packed_arith"] = 0x0000,
    ["simd_int_128.packed_logical"] = 0x0000,
    ["simd_int_128.packed_mpy"] = 0x0000,
    ["simd_int_128.packed_shift"] = 0x0000,
    ["simd_int_128.shuffle_move"] = 0x0000,
    ["simd_int_128.unpack"] = 0x0000,
    ["simd_int_64.pack"] = 0x0000,
    ["simd_int_64.packed_arith"] = 0x0000,
    ["simd_int_64.packed_logical"] = 0x0000,
    ["simd_int_64.packed_mpy"] = 0x0000,
    ["simd_int_64.packed_shift"] = 0x0000,
    ["simd_int_64.shuffle_move"] = 0x0000,
    ["simd_int_64.unpack"] = 0x0000,
    ["snoop_response.hit"] = 0x0000,
    ["snoop_response.hite"] = 0x0000,
    ["snoop_response.hitm"] = 0x0000,
    ["sq_full_stall_cycles"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["ssex_uops_retired.packed_double"] = 0x0000,
    ["ssex_uops_retired.packed_single"] = 0x0000,
    ["ssex_uops_retired.scalar_double"] = 0x0000,
    ["ssex_uops_retired.scalar_single"] = 0x0000,
    ["ssex_uops_retired.vector_integer"] = 0x0000,
    ["store_blocks.at_ret"] = 0x0000,
    ["store_blocks.l1d_block"] = 0x0000,
    ["two_uop_insts_decoded"] = 0x0000,
    ["uop_unfusion"] = 0x0000,
    ["uops_decoded.esp_folding"] = 0x0000,
    ["uops_decoded.esp_sync"] = 0x0000,
    ["uops_decoded.ms_cycles_active"] = 0x0000,
    ["uops_decoded.stall_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles_no_port5"] = 0x0000,
    ["uops_executed.core_stall_count"] = 0x0000,
    ["uops_executed.core_stall_count_no_port5"] = 0x0000,
    ["uops_executed.core_stall_cycles"] = 0x0000,
    ["uops_executed.core_stall_cycles_no_port5"] = 0x0000,
    ["uops_executed.port0"] = 0x0000,
    ["uops_executed.port015"] = 0x0000,
    ["uops_executed.port015_stall_cycles"] = 0x0000,
    ["uops_executed.port1"] = 0x0000,
    ["uops_executed.port2_core"] = 0x0000,
    ["uops_executed.port234_core"] = 0x0000,
    ["uops_executed.port3_core"] = 0x0000,
    ["uops_executed.port4_core"] = 0x0000,
    ["uops_executed.port5"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.cycles_all_threads"] = 0x0000,
    ["uops_issued.fused"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_retired.active_cycles"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.macro_fused"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_0"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_1024"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_128"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16384"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_2048"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_256"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32768"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4096"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_512"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_64"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8192"] = 0x0000,
   },
  },
  {"GenuineIntel-6-1F", "V2", "core",
   {
    -- source: NHM-EP/NehalemEP_core_V2.tsv
    ["arith.cycles_div_busy"] = 0x0000,
    ["arith.div"] = 0x0000,
    ["arith.mul"] = 0x0000,
    ["baclear.bad_target"] = 0x0000,
    ["baclear.clear"] = 0x0000,
    ["baclear_force_iq"] = 0x0000,
    ["bpu_clears.early"] = 0x0000,
    ["bpu_clears.late"] = 0x0000,
    ["bpu_missed_call_ret"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["br_inst_exec.any"] = 0x0000,
    ["br_inst_exec.cond"] = 0x0000,
    ["br_inst_exec.direct"] = 0x0000,
    ["br_inst_exec.direct_near_call"] = 0x0000,
    ["br_inst_exec.indirect_near_call"] = 0x0000,
    ["br_inst_exec.indirect_non_call"] = 0x0000,
    ["br_inst_exec.near_calls"] = 0x0000,
    ["br_inst_exec.non_calls"] = 0x0000,
    ["br_inst_exec.return_near"] = 0x0000,
    ["br_inst_exec.taken"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_misp_exec.any"] = 0x0000,
    ["br_misp_exec.cond"] = 0x0000,
    ["br_misp_exec.direct"] = 0x0000,
    ["br_misp_exec.direct_near_call"] = 0x0000,
    ["br_misp_exec.indirect_near_call"] = 0x0000,
    ["br_misp_exec.indirect_non_call"] = 0x0000,
    ["br_misp_exec.near_calls"] = 0x0000,
    ["br_misp_exec.non_calls"] = 0x0000,
    ["br_misp_exec.return_near"] = 0x0000,
    ["br_misp_exec.taken"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["cache_lock_cycles.l1d"] = 0x0000,
    ["cache_lock_cycles.l1d_l2"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.ref_p"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.total_cycles"] = 0x0000,
    ["dtlb_load_misses.any"] = 0x0000,
    ["dtlb_load_misses.pde_miss"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_misses.any"] = 0x0000,
    ["dtlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_misses.walk_completed"] = 0x0000,
    ["es_reg_renames"] = 0x0000,
    ["fp_assist.all"] = 0x0000,
    ["fp_assist.input"] = 0x0000,
    ["fp_assist.output"] = 0x0000,
    ["fp_comp_ops_exe.mmx"] = 0x0000,
    ["fp_comp_ops_exe.sse_double_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_packed"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_scalar"] = 0x0000,
    ["fp_comp_ops_exe.sse_single_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse2_integer"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_mmx_trans.any"] = 0x0000,
    ["fp_mmx_trans.to_fp"] = 0x0000,
    ["fp_mmx_trans.to_mmx"] = 0x0000,
    ["ild_stall.any"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.mru"] = 0x0000,
    ["ild_stall.regen"] = 0x0000,
    ["inst_decoded.dec0"] = 0x0000,
    ["inst_queue_write_cycles"] = 0x0000,
    ["inst_queue_writes"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.mmx"] = 0x0000,
    ["inst_retired.total_cycles"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["io_transactions"] = 0x0000,
    ["itlb_flush"] = 0x0000,
    ["itlb_miss_retired"] = 0x0000,
    ["itlb_misses.any"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["l1d.m_evict"] = 0x0000,
    ["l1d.m_repl"] = 0x0000,
    ["l1d.m_snoop_evict"] = 0x0000,
    ["l1d.repl"] = 0x0000,
    ["l1d_all_ref.any"] = 0x0000,
    ["l1d_all_ref.cacheable"] = 0x0000,
    ["l1d_cache_ld.e_state"] = 0x0000,
    ["l1d_cache_ld.i_state"] = 0x0000,
    ["l1d_cache_ld.m_state"] = 0x0000,
    ["l1d_cache_ld.mesi"] = 0x0000,
    ["l1d_cache_ld.s_state"] = 0x0000,
    ["l1d_cache_lock.e_state"] = 0x0000,
    ["l1d_cache_lock.hit"] = 0x0000,
    ["l1d_cache_lock.m_state"] = 0x0000,
    ["l1d_cache_lock.s_state"] = 0x0000,
    ["l1d_cache_lock_fb_hit"] = 0x0000,
    ["l1d_cache_prefetch_lock_fb_hit"] = 0x0000,
    ["l1d_cache_st.e_state"] = 0x0000,
    ["l1d_cache_st.m_state"] = 0x0000,
    ["l1d_cache_st.s_state"] = 0x0000,
    ["l1d_prefetch.miss"] = 0x0000,
    ["l1d_prefetch.requests"] = 0x0000,
    ["l1d_prefetch.triggers"] = 0x0000,
    ["l1d_wb_l2.e_state"] = 0x0000,
    ["l1d_wb_l2.i_state"] = 0x0000,
    ["l1d_wb_l2.m_state"] = 0x0000,
    ["l1d_wb_l2.mesi"] = 0x0000,
    ["l1d_wb_l2.s_state"] = 0x0000,
    ["l1i.cycles_stalled"] = 0x0000,
    ["l1i.hits"] = 0x0000,
    ["l1i.misses"] = 0x0000,
    ["l1i.reads"] = 0x0000,
    ["l2_data_rqsts.any"] = 0x0000,
    ["l2_data_rqsts.demand.e_state"] = 0x0000,
    ["l2_data_rqsts.demand.i_state"] = 0x0000,
    ["l2_data_rqsts.demand.m_state"] = 0x0000,
    ["l2_data_rqsts.demand.mesi"] = 0x0000,
    ["l2_data_rqsts.demand.s_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.e_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.i_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.m_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.mesi"] = 0x0000,
    ["l2_data_rqsts.prefetch.s_state"] = 0x0000,
    ["l2_lines_in.any"] = 0x0000,
    ["l2_lines_in.e_state"] = 0x0000,
    ["l2_lines_in.s_state"] = 0x0000,
    ["l2_lines_out.any"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.prefetch_clean"] = 0x0000,
    ["l2_lines_out.prefetch_dirty"] = 0x0000,
    ["l2_rqsts.ifetch_hit"] = 0x0000,
    ["l2_rqsts.ifetch_miss"] = 0x0000,
    ["l2_rqsts.ifetches"] = 0x0000,
    ["l2_rqsts.ld_hit"] = 0x0000,
    ["l2_rqsts.ld_miss"] = 0x0000,
    ["l2_rqsts.loads"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.prefetch_hit"] = 0x0000,
    ["l2_rqsts.prefetch_miss"] = 0x0000,
    ["l2_rqsts.prefetches"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.rfos"] = 0x0000,
    ["l2_transactions.any"] = 0x0000,
    ["l2_transactions.fill"] = 0x0000,
    ["l2_transactions.ifetch"] = 0x0000,
    ["l2_transactions.l1d_wb"] = 0x0000,
    ["l2_transactions.load"] = 0x0000,
    ["l2_transactions.prefetch"] = 0x0000,
    ["l2_transactions.rfo"] = 0x0000,
    ["l2_transactions.wb"] = 0x0000,
    ["l2_write.lock.e_state"] = 0x0000,
    ["l2_write.lock.hit"] = 0x0000,
    ["l2_write.lock.i_state"] = 0x0000,
    ["l2_write.lock.m_state"] = 0x0000,
    ["l2_write.lock.mesi"] = 0x0000,
    ["l2_write.lock.s_state"] = 0x0000,
    ["l2_write.rfo.hit"] = 0x0000,
    ["l2_write.rfo.i_state"] = 0x0000,
    ["l2_write.rfo.m_state"] = 0x0000,
    ["l2_write.rfo.mesi"] = 0x0000,
    ["l2_write.rfo.s_state"] = 0x0000,
    ["large_itlb.hit"] = 0x0000,
    ["load_dispatch.any"] = 0x0000,
    ["load_dispatch.mob"] = 0x0000,
    ["load_dispatch.rs"] = 0x0000,
    ["load_dispatch.rs_delayed"] = 0x0000,
    ["load_hit_pre"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["lsd.active"] = 0x0000,
    ["lsd.inactive"] = 0x0000,
    ["lsd_overflow"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.mem_order"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["macro_insts.decoded"] = 0x0000,
    ["macro_insts.fusions_decoded"] = 0x0000,
    ["mem_inst_retired.loads"] = 0x0000,
    ["mem_inst_retired.stores"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["mem_load_retired.hit_lfb"] = 0x0000,
    ["mem_load_retired.l1d_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.llc_miss"] = 0x0000,
    ["mem_load_retired.llc_unshared_hit"] = 0x0000,
    ["mem_load_retired.other_core_l2_hit_hitm"] = 0x0000,
    ["mem_store_retired.dtlb_miss"] = 0x0000,
    ["mem_uncore_retired.local_dram"] = 0x0000,
    ["mem_uncore_retired.other_core_l2_hitm"] = 0x0000,
    ["mem_uncore_retired.remote_cache_local_home_hit"] = 0x0000,
    ["mem_uncore_retired.remote_dram"] = 0x0000,
    ["mem_uncore_retired.uncacheable"] = 0x0000,
    ["offcore_requests.l1d_writeback"] = 0x0000,
    ["offcore_requests_sq_full"] = 0x0000,
    ["partial_address_alias"] = 0x0000,
    ["rat_stalls.any"] = 0x0000,
    ["rat_stalls.flags"] = 0x0000,
    ["rat_stalls.registers"] = 0x0000,
    ["rat_stalls.rob_read_port"] = 0x0000,
    ["rat_stalls.scoreboard"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.fpcw"] = 0x0000,
    ["resource_stalls.load"] = 0x0000,
    ["resource_stalls.mxcsr"] = 0x0000,
    ["resource_stalls.other"] = 0x0000,
    ["resource_stalls.rob_full"] = 0x0000,
    ["resource_stalls.rs_full"] = 0x0000,
    ["resource_stalls.store"] = 0x0000,
    ["sb_drain.any"] = 0x0000,
    ["seg_rename_stalls"] = 0x0000,
    ["simd_int_128.pack"] = 0x0000,
    ["simd_int_128.packed_arith"] = 0x0000,
    ["simd_int_128.packed_logical"] = 0x0000,
    ["simd_int_128.packed_mpy"] = 0x0000,
    ["simd_int_128.packed_shift"] = 0x0000,
    ["simd_int_128.shuffle_move"] = 0x0000,
    ["simd_int_128.unpack"] = 0x0000,
    ["simd_int_64.pack"] = 0x0000,
    ["simd_int_64.packed_arith"] = 0x0000,
    ["simd_int_64.packed_logical"] = 0x0000,
    ["simd_int_64.packed_mpy"] = 0x0000,
    ["simd_int_64.packed_shift"] = 0x0000,
    ["simd_int_64.shuffle_move"] = 0x0000,
    ["simd_int_64.unpack"] = 0x0000,
    ["snoop_response.hit"] = 0x0000,
    ["snoop_response.hite"] = 0x0000,
    ["snoop_response.hitm"] = 0x0000,
    ["sq_full_stall_cycles"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["ssex_uops_retired.packed_double"] = 0x0000,
    ["ssex_uops_retired.packed_single"] = 0x0000,
    ["ssex_uops_retired.scalar_double"] = 0x0000,
    ["ssex_uops_retired.scalar_single"] = 0x0000,
    ["ssex_uops_retired.vector_integer"] = 0x0000,
    ["store_blocks.at_ret"] = 0x0000,
    ["store_blocks.l1d_block"] = 0x0000,
    ["two_uop_insts_decoded"] = 0x0000,
    ["uop_unfusion"] = 0x0000,
    ["uops_decoded.esp_folding"] = 0x0000,
    ["uops_decoded.esp_sync"] = 0x0000,
    ["uops_decoded.ms_cycles_active"] = 0x0000,
    ["uops_decoded.stall_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles_no_port5"] = 0x0000,
    ["uops_executed.core_stall_count"] = 0x0000,
    ["uops_executed.core_stall_count_no_port5"] = 0x0000,
    ["uops_executed.core_stall_cycles"] = 0x0000,
    ["uops_executed.core_stall_cycles_no_port5"] = 0x0000,
    ["uops_executed.port0"] = 0x0000,
    ["uops_executed.port015"] = 0x0000,
    ["uops_executed.port015_stall_cycles"] = 0x0000,
    ["uops_executed.port1"] = 0x0000,
    ["uops_executed.port2_core"] = 0x0000,
    ["uops_executed.port234_core"] = 0x0000,
    ["uops_executed.port3_core"] = 0x0000,
    ["uops_executed.port4_core"] = 0x0000,
    ["uops_executed.port5"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.cycles_all_threads"] = 0x0000,
    ["uops_issued.fused"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_retired.active_cycles"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.macro_fused"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_0"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_1024"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_128"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16384"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_2048"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_256"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32768"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4096"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_512"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_64"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8192"] = 0x0000,
   },
  },
  {"GenuineIntel-6-1A", "V2", "core",
   {
    -- source: NHM-EP/NehalemEP_core_V2.tsv
    ["arith.cycles_div_busy"] = 0x0000,
    ["arith.div"] = 0x0000,
    ["arith.mul"] = 0x0000,
    ["baclear.bad_target"] = 0x0000,
    ["baclear.clear"] = 0x0000,
    ["baclear_force_iq"] = 0x0000,
    ["bpu_clears.early"] = 0x0000,
    ["bpu_clears.late"] = 0x0000,
    ["bpu_missed_call_ret"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["br_inst_exec.any"] = 0x0000,
    ["br_inst_exec.cond"] = 0x0000,
    ["br_inst_exec.direct"] = 0x0000,
    ["br_inst_exec.direct_near_call"] = 0x0000,
    ["br_inst_exec.indirect_near_call"] = 0x0000,
    ["br_inst_exec.indirect_non_call"] = 0x0000,
    ["br_inst_exec.near_calls"] = 0x0000,
    ["br_inst_exec.non_calls"] = 0x0000,
    ["br_inst_exec.return_near"] = 0x0000,
    ["br_inst_exec.taken"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_misp_exec.any"] = 0x0000,
    ["br_misp_exec.cond"] = 0x0000,
    ["br_misp_exec.direct"] = 0x0000,
    ["br_misp_exec.direct_near_call"] = 0x0000,
    ["br_misp_exec.indirect_near_call"] = 0x0000,
    ["br_misp_exec.indirect_non_call"] = 0x0000,
    ["br_misp_exec.near_calls"] = 0x0000,
    ["br_misp_exec.non_calls"] = 0x0000,
    ["br_misp_exec.return_near"] = 0x0000,
    ["br_misp_exec.taken"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["cache_lock_cycles.l1d"] = 0x0000,
    ["cache_lock_cycles.l1d_l2"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.ref_p"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.total_cycles"] = 0x0000,
    ["dtlb_load_misses.any"] = 0x0000,
    ["dtlb_load_misses.pde_miss"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_misses.any"] = 0x0000,
    ["dtlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_misses.walk_completed"] = 0x0000,
    ["es_reg_renames"] = 0x0000,
    ["fp_assist.all"] = 0x0000,
    ["fp_assist.input"] = 0x0000,
    ["fp_assist.output"] = 0x0000,
    ["fp_comp_ops_exe.mmx"] = 0x0000,
    ["fp_comp_ops_exe.sse_double_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_packed"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_scalar"] = 0x0000,
    ["fp_comp_ops_exe.sse_single_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse2_integer"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_mmx_trans.any"] = 0x0000,
    ["fp_mmx_trans.to_fp"] = 0x0000,
    ["fp_mmx_trans.to_mmx"] = 0x0000,
    ["ild_stall.any"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.mru"] = 0x0000,
    ["ild_stall.regen"] = 0x0000,
    ["inst_decoded.dec0"] = 0x0000,
    ["inst_queue_write_cycles"] = 0x0000,
    ["inst_queue_writes"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.mmx"] = 0x0000,
    ["inst_retired.total_cycles"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["io_transactions"] = 0x0000,
    ["itlb_flush"] = 0x0000,
    ["itlb_miss_retired"] = 0x0000,
    ["itlb_misses.any"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["l1d.m_evict"] = 0x0000,
    ["l1d.m_repl"] = 0x0000,
    ["l1d.m_snoop_evict"] = 0x0000,
    ["l1d.repl"] = 0x0000,
    ["l1d_all_ref.any"] = 0x0000,
    ["l1d_all_ref.cacheable"] = 0x0000,
    ["l1d_cache_ld.e_state"] = 0x0000,
    ["l1d_cache_ld.i_state"] = 0x0000,
    ["l1d_cache_ld.m_state"] = 0x0000,
    ["l1d_cache_ld.mesi"] = 0x0000,
    ["l1d_cache_ld.s_state"] = 0x0000,
    ["l1d_cache_lock.e_state"] = 0x0000,
    ["l1d_cache_lock.hit"] = 0x0000,
    ["l1d_cache_lock.m_state"] = 0x0000,
    ["l1d_cache_lock.s_state"] = 0x0000,
    ["l1d_cache_lock_fb_hit"] = 0x0000,
    ["l1d_cache_prefetch_lock_fb_hit"] = 0x0000,
    ["l1d_cache_st.e_state"] = 0x0000,
    ["l1d_cache_st.m_state"] = 0x0000,
    ["l1d_cache_st.s_state"] = 0x0000,
    ["l1d_prefetch.miss"] = 0x0000,
    ["l1d_prefetch.requests"] = 0x0000,
    ["l1d_prefetch.triggers"] = 0x0000,
    ["l1d_wb_l2.e_state"] = 0x0000,
    ["l1d_wb_l2.i_state"] = 0x0000,
    ["l1d_wb_l2.m_state"] = 0x0000,
    ["l1d_wb_l2.mesi"] = 0x0000,
    ["l1d_wb_l2.s_state"] = 0x0000,
    ["l1i.cycles_stalled"] = 0x0000,
    ["l1i.hits"] = 0x0000,
    ["l1i.misses"] = 0x0000,
    ["l1i.reads"] = 0x0000,
    ["l2_data_rqsts.any"] = 0x0000,
    ["l2_data_rqsts.demand.e_state"] = 0x0000,
    ["l2_data_rqsts.demand.i_state"] = 0x0000,
    ["l2_data_rqsts.demand.m_state"] = 0x0000,
    ["l2_data_rqsts.demand.mesi"] = 0x0000,
    ["l2_data_rqsts.demand.s_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.e_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.i_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.m_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.mesi"] = 0x0000,
    ["l2_data_rqsts.prefetch.s_state"] = 0x0000,
    ["l2_lines_in.any"] = 0x0000,
    ["l2_lines_in.e_state"] = 0x0000,
    ["l2_lines_in.s_state"] = 0x0000,
    ["l2_lines_out.any"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.prefetch_clean"] = 0x0000,
    ["l2_lines_out.prefetch_dirty"] = 0x0000,
    ["l2_rqsts.ifetch_hit"] = 0x0000,
    ["l2_rqsts.ifetch_miss"] = 0x0000,
    ["l2_rqsts.ifetches"] = 0x0000,
    ["l2_rqsts.ld_hit"] = 0x0000,
    ["l2_rqsts.ld_miss"] = 0x0000,
    ["l2_rqsts.loads"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.prefetch_hit"] = 0x0000,
    ["l2_rqsts.prefetch_miss"] = 0x0000,
    ["l2_rqsts.prefetches"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.rfos"] = 0x0000,
    ["l2_transactions.any"] = 0x0000,
    ["l2_transactions.fill"] = 0x0000,
    ["l2_transactions.ifetch"] = 0x0000,
    ["l2_transactions.l1d_wb"] = 0x0000,
    ["l2_transactions.load"] = 0x0000,
    ["l2_transactions.prefetch"] = 0x0000,
    ["l2_transactions.rfo"] = 0x0000,
    ["l2_transactions.wb"] = 0x0000,
    ["l2_write.lock.e_state"] = 0x0000,
    ["l2_write.lock.hit"] = 0x0000,
    ["l2_write.lock.i_state"] = 0x0000,
    ["l2_write.lock.m_state"] = 0x0000,
    ["l2_write.lock.mesi"] = 0x0000,
    ["l2_write.lock.s_state"] = 0x0000,
    ["l2_write.rfo.hit"] = 0x0000,
    ["l2_write.rfo.i_state"] = 0x0000,
    ["l2_write.rfo.m_state"] = 0x0000,
    ["l2_write.rfo.mesi"] = 0x0000,
    ["l2_write.rfo.s_state"] = 0x0000,
    ["large_itlb.hit"] = 0x0000,
    ["load_dispatch.any"] = 0x0000,
    ["load_dispatch.mob"] = 0x0000,
    ["load_dispatch.rs"] = 0x0000,
    ["load_dispatch.rs_delayed"] = 0x0000,
    ["load_hit_pre"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["lsd.active"] = 0x0000,
    ["lsd.inactive"] = 0x0000,
    ["lsd_overflow"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.mem_order"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["macro_insts.decoded"] = 0x0000,
    ["macro_insts.fusions_decoded"] = 0x0000,
    ["mem_inst_retired.loads"] = 0x0000,
    ["mem_inst_retired.stores"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["mem_load_retired.hit_lfb"] = 0x0000,
    ["mem_load_retired.l1d_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.llc_miss"] = 0x0000,
    ["mem_load_retired.llc_unshared_hit"] = 0x0000,
    ["mem_load_retired.other_core_l2_hit_hitm"] = 0x0000,
    ["mem_store_retired.dtlb_miss"] = 0x0000,
    ["mem_uncore_retired.local_dram"] = 0x0000,
    ["mem_uncore_retired.other_core_l2_hitm"] = 0x0000,
    ["mem_uncore_retired.remote_cache_local_home_hit"] = 0x0000,
    ["mem_uncore_retired.remote_dram"] = 0x0000,
    ["mem_uncore_retired.uncacheable"] = 0x0000,
    ["offcore_requests.l1d_writeback"] = 0x0000,
    ["offcore_requests_sq_full"] = 0x0000,
    ["partial_address_alias"] = 0x0000,
    ["rat_stalls.any"] = 0x0000,
    ["rat_stalls.flags"] = 0x0000,
    ["rat_stalls.registers"] = 0x0000,
    ["rat_stalls.rob_read_port"] = 0x0000,
    ["rat_stalls.scoreboard"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.fpcw"] = 0x0000,
    ["resource_stalls.load"] = 0x0000,
    ["resource_stalls.mxcsr"] = 0x0000,
    ["resource_stalls.other"] = 0x0000,
    ["resource_stalls.rob_full"] = 0x0000,
    ["resource_stalls.rs_full"] = 0x0000,
    ["resource_stalls.store"] = 0x0000,
    ["sb_drain.any"] = 0x0000,
    ["seg_rename_stalls"] = 0x0000,
    ["simd_int_128.pack"] = 0x0000,
    ["simd_int_128.packed_arith"] = 0x0000,
    ["simd_int_128.packed_logical"] = 0x0000,
    ["simd_int_128.packed_mpy"] = 0x0000,
    ["simd_int_128.packed_shift"] = 0x0000,
    ["simd_int_128.shuffle_move"] = 0x0000,
    ["simd_int_128.unpack"] = 0x0000,
    ["simd_int_64.pack"] = 0x0000,
    ["simd_int_64.packed_arith"] = 0x0000,
    ["simd_int_64.packed_logical"] = 0x0000,
    ["simd_int_64.packed_mpy"] = 0x0000,
    ["simd_int_64.packed_shift"] = 0x0000,
    ["simd_int_64.shuffle_move"] = 0x0000,
    ["simd_int_64.unpack"] = 0x0000,
    ["snoop_response.hit"] = 0x0000,
    ["snoop_response.hite"] = 0x0000,
    ["snoop_response.hitm"] = 0x0000,
    ["sq_full_stall_cycles"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["ssex_uops_retired.packed_double"] = 0x0000,
    ["ssex_uops_retired.packed_single"] = 0x0000,
    ["ssex_uops_retired.scalar_double"] = 0x0000,
    ["ssex_uops_retired.scalar_single"] = 0x0000,
    ["ssex_uops_retired.vector_integer"] = 0x0000,
    ["store_blocks.at_ret"] = 0x0000,
    ["store_blocks.l1d_block"] = 0x0000,
    ["two_uop_insts_decoded"] = 0x0000,
    ["uop_unfusion"] = 0x0000,
    ["uops_decoded.esp_folding"] = 0x0000,
    ["uops_decoded.esp_sync"] = 0x0000,
    ["uops_decoded.ms_cycles_active"] = 0x0000,
    ["uops_decoded.stall_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles_no_port5"] = 0x0000,
    ["uops_executed.core_stall_count"] = 0x0000,
    ["uops_executed.core_stall_count_no_port5"] = 0x0000,
    ["uops_executed.core_stall_cycles"] = 0x0000,
    ["uops_executed.core_stall_cycles_no_port5"] = 0x0000,
    ["uops_executed.port0"] = 0x0000,
    ["uops_executed.port015"] = 0x0000,
    ["uops_executed.port015_stall_cycles"] = 0x0000,
    ["uops_executed.port1"] = 0x0000,
    ["uops_executed.port2_core"] = 0x0000,
    ["uops_executed.port234_core"] = 0x0000,
    ["uops_executed.port3_core"] = 0x0000,
    ["uops_executed.port4_core"] = 0x0000,
    ["uops_executed.port5"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.cycles_all_threads"] = 0x0000,
    ["uops_issued.fused"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_retired.active_cycles"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.macro_fused"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_0"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_1024"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_128"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16384"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_2048"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_256"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32768"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4096"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_512"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_64"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8192"] = 0x0000,
   },
  },
  {"GenuineIntel-6-2F", "V2", "core",
   {
    -- source: WSM-EX/WestmereEX_core_V2.tsv
    ["arith.cycles_div_busy"] = 0x0000,
    ["arith.div"] = 0x0000,
    ["arith.mul"] = 0x0000,
    ["baclear.bad_target"] = 0x0000,
    ["baclear.clear"] = 0x0000,
    ["baclear_force_iq"] = 0x0000,
    ["bpu_clears.early"] = 0x0000,
    ["bpu_clears.late"] = 0x0000,
    ["bpu_missed_call_ret"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["br_inst_exec.any"] = 0x0000,
    ["br_inst_exec.cond"] = 0x0000,
    ["br_inst_exec.direct"] = 0x0000,
    ["br_inst_exec.direct_near_call"] = 0x0000,
    ["br_inst_exec.indirect_near_call"] = 0x0000,
    ["br_inst_exec.indirect_non_call"] = 0x0000,
    ["br_inst_exec.near_calls"] = 0x0000,
    ["br_inst_exec.non_calls"] = 0x0000,
    ["br_inst_exec.return_near"] = 0x0000,
    ["br_inst_exec.taken"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_misp_exec.any"] = 0x0000,
    ["br_misp_exec.cond"] = 0x0000,
    ["br_misp_exec.direct"] = 0x0000,
    ["br_misp_exec.direct_near_call"] = 0x0000,
    ["br_misp_exec.indirect_near_call"] = 0x0000,
    ["br_misp_exec.indirect_non_call"] = 0x0000,
    ["br_misp_exec.near_calls"] = 0x0000,
    ["br_misp_exec.non_calls"] = 0x0000,
    ["br_misp_exec.return_near"] = 0x0000,
    ["br_misp_exec.taken"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["cache_lock_cycles.l1d"] = 0x0000,
    ["cache_lock_cycles.l1d_l2"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.ref_p"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.total_cycles"] = 0x0000,
    ["dtlb_load_misses.any"] = 0x0000,
    ["dtlb_load_misses.large_walk_completed"] = 0x0000,
    ["dtlb_load_misses.pde_miss"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_cycles"] = 0x0000,
    ["dtlb_misses.any"] = 0x0000,
    ["dtlb_misses.large_walk_completed"] = 0x0000,
    ["dtlb_misses.pde_miss"] = 0x0000,
    ["dtlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_misses.walk_completed"] = 0x0000,
    ["dtlb_misses.walk_cycles"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["es_reg_renames"] = 0x0000,
    ["fp_assist.all"] = 0x0000,
    ["fp_assist.input"] = 0x0000,
    ["fp_assist.output"] = 0x0000,
    ["fp_comp_ops_exe.mmx"] = 0x0000,
    ["fp_comp_ops_exe.sse_double_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_packed"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_scalar"] = 0x0000,
    ["fp_comp_ops_exe.sse_single_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse2_integer"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_mmx_trans.any"] = 0x0000,
    ["fp_mmx_trans.to_fp"] = 0x0000,
    ["fp_mmx_trans.to_mmx"] = 0x0000,
    ["ild_stall.any"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.mru"] = 0x0000,
    ["ild_stall.regen"] = 0x0000,
    ["inst_decoded.dec0"] = 0x0000,
    ["inst_queue_write_cycles"] = 0x0000,
    ["inst_queue_writes"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.mmx"] = 0x0000,
    ["inst_retired.total_cycles"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["io_transactions"] = 0x0000,
    ["itlb_flush"] = 0x0000,
    ["itlb_miss_retired"] = 0x0000,
    ["itlb_misses.any"] = 0x0000,
    ["itlb_misses.large_walk_completed"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_cycles"] = 0x0000,
    ["l1d.m_evict"] = 0x0000,
    ["l1d.m_repl"] = 0x0000,
    ["l1d.m_snoop_evict"] = 0x0000,
    ["l1d.repl"] = 0x0000,
    ["l1d_cache_prefetch_lock_fb_hit"] = 0x0000,
    ["l1d_prefetch.miss"] = 0x0000,
    ["l1d_prefetch.requests"] = 0x0000,
    ["l1d_prefetch.triggers"] = 0x0000,
    ["l1d_wb_l2.e_state"] = 0x0000,
    ["l1d_wb_l2.i_state"] = 0x0000,
    ["l1d_wb_l2.m_state"] = 0x0000,
    ["l1d_wb_l2.mesi"] = 0x0000,
    ["l1d_wb_l2.s_state"] = 0x0000,
    ["l1i.cycles_stalled"] = 0x0000,
    ["l1i.hits"] = 0x0000,
    ["l1i.misses"] = 0x0000,
    ["l1i.reads"] = 0x0000,
    ["l2_data_rqsts.any"] = 0x0000,
    ["l2_data_rqsts.demand.e_state"] = 0x0000,
    ["l2_data_rqsts.demand.i_state"] = 0x0000,
    ["l2_data_rqsts.demand.m_state"] = 0x0000,
    ["l2_data_rqsts.demand.mesi"] = 0x0000,
    ["l2_data_rqsts.demand.s_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.e_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.i_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.m_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.mesi"] = 0x0000,
    ["l2_data_rqsts.prefetch.s_state"] = 0x0000,
    ["l2_lines_in.any"] = 0x0000,
    ["l2_lines_in.e_state"] = 0x0000,
    ["l2_lines_in.s_state"] = 0x0000,
    ["l2_lines_out.any"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.prefetch_clean"] = 0x0000,
    ["l2_lines_out.prefetch_dirty"] = 0x0000,
    ["l2_rqsts.ifetch_hit"] = 0x0000,
    ["l2_rqsts.ifetch_miss"] = 0x0000,
    ["l2_rqsts.ifetches"] = 0x0000,
    ["l2_rqsts.ld_hit"] = 0x0000,
    ["l2_rqsts.ld_miss"] = 0x0000,
    ["l2_rqsts.loads"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.prefetch_hit"] = 0x0000,
    ["l2_rqsts.prefetch_miss"] = 0x0000,
    ["l2_rqsts.prefetches"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.rfos"] = 0x0000,
    ["l2_transactions.any"] = 0x0000,
    ["l2_transactions.fill"] = 0x0000,
    ["l2_transactions.ifetch"] = 0x0000,
    ["l2_transactions.l1d_wb"] = 0x0000,
    ["l2_transactions.load"] = 0x0000,
    ["l2_transactions.prefetch"] = 0x0000,
    ["l2_transactions.rfo"] = 0x0000,
    ["l2_transactions.wb"] = 0x0000,
    ["l2_write.lock.e_state"] = 0x0000,
    ["l2_write.lock.hit"] = 0x0000,
    ["l2_write.lock.i_state"] = 0x0000,
    ["l2_write.lock.m_state"] = 0x0000,
    ["l2_write.lock.mesi"] = 0x0000,
    ["l2_write.lock.s_state"] = 0x0000,
    ["l2_write.rfo.hit"] = 0x0000,
    ["l2_write.rfo.i_state"] = 0x0000,
    ["l2_write.rfo.m_state"] = 0x0000,
    ["l2_write.rfo.mesi"] = 0x0000,
    ["l2_write.rfo.s_state"] = 0x0000,
    ["large_itlb.hit"] = 0x0000,
    ["load_block.overlap_store"] = 0x0000,
    ["load_dispatch.any"] = 0x0000,
    ["load_dispatch.mob"] = 0x0000,
    ["load_dispatch.rs"] = 0x0000,
    ["load_dispatch.rs_delayed"] = 0x0000,
    ["load_hit_pre"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["lsd.active"] = 0x0000,
    ["lsd.inactive"] = 0x0000,
    ["lsd_overflow"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.mem_order"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["macro_insts.decoded"] = 0x0000,
    ["macro_insts.fusions_decoded"] = 0x0000,
    ["mem_inst_retired.loads"] = 0x0000,
    ["mem_inst_retired.stores"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["mem_load_retired.hit_lfb"] = 0x0000,
    ["mem_load_retired.l1d_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.llc_miss"] = 0x0000,
    ["mem_load_retired.llc_unshared_hit"] = 0x0000,
    ["mem_load_retired.other_core_l2_hit_hitm"] = 0x0000,
    ["mem_store_retired.dtlb_miss"] = 0x0000,
    ["mem_uncore_retired.local_hitm"] = 0x0000,
    ["mem_uncore_retired.local_dram_and_remote_cache_hit"] = 0x0000,
    ["mem_uncore_retired.remote_dram"] = 0x0000,
    ["mem_uncore_retired.uncacheable"] = 0x0000,
    ["mem_uncore_retired.remote_hitm"] = 0x0000,
    ["misalign_mem_ref.store"] = 0x0000,
    ["offcore_requests.any"] = 0x0000,
    ["offcore_requests.any.read"] = 0x0000,
    ["offcore_requests.any.rfo"] = 0x0000,
    ["offcore_requests.demand.read_code"] = 0x0000,
    ["offcore_requests.demand.read_data"] = 0x0000,
    ["offcore_requests.demand.rfo"] = 0x0000,
    ["offcore_requests.l1d_writeback"] = 0x0000,
    ["offcore_requests_outstanding.any.read"] = 0x0000,
    ["offcore_requests_outstanding.any.read_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_code"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_code_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_data"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_data_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.rfo"] = 0x0000,
    ["offcore_requests_outstanding.demand.rfo_not_empty"] = 0x0000,
    ["offcore_requests_sq_full"] = 0x0000,
    ["partial_address_alias"] = 0x0000,
    ["rat_stalls.any"] = 0x0000,
    ["rat_stalls.flags"] = 0x0000,
    ["rat_stalls.registers"] = 0x0000,
    ["rat_stalls.rob_read_port"] = 0x0000,
    ["rat_stalls.scoreboard"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.fpcw"] = 0x0000,
    ["resource_stalls.load"] = 0x0000,
    ["resource_stalls.mxcsr"] = 0x0000,
    ["resource_stalls.other"] = 0x0000,
    ["resource_stalls.rob_full"] = 0x0000,
    ["resource_stalls.rs_full"] = 0x0000,
    ["resource_stalls.store"] = 0x0000,
    ["sb_drain.any"] = 0x0000,
    ["seg_rename_stalls"] = 0x0000,
    ["simd_int_128.pack"] = 0x0000,
    ["simd_int_128.packed_arith"] = 0x0000,
    ["simd_int_128.packed_logical"] = 0x0000,
    ["simd_int_128.packed_mpy"] = 0x0000,
    ["simd_int_128.packed_shift"] = 0x0000,
    ["simd_int_128.shuffle_move"] = 0x0000,
    ["simd_int_128.unpack"] = 0x0000,
    ["simd_int_64.pack"] = 0x0000,
    ["simd_int_64.packed_arith"] = 0x0000,
    ["simd_int_64.packed_logical"] = 0x0000,
    ["simd_int_64.packed_mpy"] = 0x0000,
    ["simd_int_64.packed_shift"] = 0x0000,
    ["simd_int_64.shuffle_move"] = 0x0000,
    ["simd_int_64.unpack"] = 0x0000,
    ["snoop_response.hit"] = 0x0000,
    ["snoop_response.hite"] = 0x0000,
    ["snoop_response.hitm"] = 0x0000,
    ["snoopq_requests.code"] = 0x0000,
    ["snoopq_requests.data"] = 0x0000,
    ["snoopq_requests.invalidate"] = 0x0000,
    ["snoopq_requests_outstanding.code"] = 0x0000,
    ["snoopq_requests_outstanding.code_not_empty"] = 0x0000,
    ["snoopq_requests_outstanding.data"] = 0x0000,
    ["snoopq_requests_outstanding.data_not_empty"] = 0x0000,
    ["snoopq_requests_outstanding.invalidate"] = 0x0000,
    ["snoopq_requests_outstanding.invalidate_not_empty"] = 0x0000,
    ["sq_full_stall_cycles"] = 0x0000,
    ["sq_misc.lru_hints"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["ssex_uops_retired.packed_double"] = 0x0000,
    ["ssex_uops_retired.packed_single"] = 0x0000,
    ["ssex_uops_retired.scalar_double"] = 0x0000,
    ["ssex_uops_retired.scalar_single"] = 0x0000,
    ["ssex_uops_retired.vector_integer"] = 0x0000,
    ["store_blocks.at_ret"] = 0x0000,
    ["store_blocks.l1d_block"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["two_uop_insts_decoded"] = 0x0000,
    ["uop_unfusion"] = 0x0000,
    ["uops_decoded.esp_folding"] = 0x0000,
    ["uops_decoded.esp_sync"] = 0x0000,
    ["uops_decoded.ms_cycles_active"] = 0x0000,
    ["uops_decoded.stall_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles_no_port5"] = 0x0000,
    ["uops_executed.core_stall_count"] = 0x0000,
    ["uops_executed.core_stall_count_no_port5"] = 0x0000,
    ["uops_executed.core_stall_cycles"] = 0x0000,
    ["uops_executed.core_stall_cycles_no_port5"] = 0x0000,
    ["uops_executed.port0"] = 0x0000,
    ["uops_executed.port015"] = 0x0000,
    ["uops_executed.port015_stall_cycles"] = 0x0000,
    ["uops_executed.port1"] = 0x0000,
    ["uops_executed.port2_core"] = 0x0000,
    ["uops_executed.port234_core"] = 0x0000,
    ["uops_executed.port3_core"] = 0x0000,
    ["uops_executed.port4_core"] = 0x0000,
    ["uops_executed.port5"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.cycles_all_threads"] = 0x0000,
    ["uops_issued.fused"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_retired.active_cycles"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.macro_fused"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_0"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_1024"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_128"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16384"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_2048"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_256"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32768"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4096"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_512"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_64"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8192"] = 0x0000,
   },
  },
  {"GenuineIntel-6-25", "V2", "core",
   {
    -- source: WSM-EP-SP/WestmereEP-SP_core_V2.tsv
    ["arith.cycles_div_busy"] = 0x0000,
    ["arith.div"] = 0x0000,
    ["arith.mul"] = 0x0000,
    ["baclear.bad_target"] = 0x0000,
    ["baclear.clear"] = 0x0000,
    ["baclear_force_iq"] = 0x0000,
    ["bpu_clears.early"] = 0x0000,
    ["bpu_clears.late"] = 0x0000,
    ["bpu_missed_call_ret"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["br_inst_exec.any"] = 0x0000,
    ["br_inst_exec.cond"] = 0x0000,
    ["br_inst_exec.direct"] = 0x0000,
    ["br_inst_exec.direct_near_call"] = 0x0000,
    ["br_inst_exec.indirect_near_call"] = 0x0000,
    ["br_inst_exec.indirect_non_call"] = 0x0000,
    ["br_inst_exec.near_calls"] = 0x0000,
    ["br_inst_exec.non_calls"] = 0x0000,
    ["br_inst_exec.return_near"] = 0x0000,
    ["br_inst_exec.taken"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_misp_exec.any"] = 0x0000,
    ["br_misp_exec.cond"] = 0x0000,
    ["br_misp_exec.direct"] = 0x0000,
    ["br_misp_exec.direct_near_call"] = 0x0000,
    ["br_misp_exec.indirect_near_call"] = 0x0000,
    ["br_misp_exec.indirect_non_call"] = 0x0000,
    ["br_misp_exec.near_calls"] = 0x0000,
    ["br_misp_exec.non_calls"] = 0x0000,
    ["br_misp_exec.return_near"] = 0x0000,
    ["br_misp_exec.taken"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["cache_lock_cycles.l1d"] = 0x0000,
    ["cache_lock_cycles.l1d_l2"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.ref_p"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.total_cycles"] = 0x0000,
    ["dtlb_load_misses.any"] = 0x0000,
    ["dtlb_load_misses.pde_miss"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_cycles"] = 0x0000,
    ["dtlb_misses.any"] = 0x0000,
    ["dtlb_misses.large_walk_completed"] = 0x0000,
    ["dtlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_misses.walk_completed"] = 0x0000,
    ["dtlb_misses.walk_cycles"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["es_reg_renames"] = 0x0000,
    ["fp_assist.all"] = 0x0000,
    ["fp_assist.input"] = 0x0000,
    ["fp_assist.output"] = 0x0000,
    ["fp_comp_ops_exe.mmx"] = 0x0000,
    ["fp_comp_ops_exe.sse_double_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_packed"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_scalar"] = 0x0000,
    ["fp_comp_ops_exe.sse_single_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse2_integer"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_mmx_trans.any"] = 0x0000,
    ["fp_mmx_trans.to_fp"] = 0x0000,
    ["fp_mmx_trans.to_mmx"] = 0x0000,
    ["ild_stall.any"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.mru"] = 0x0000,
    ["ild_stall.regen"] = 0x0000,
    ["inst_decoded.dec0"] = 0x0000,
    ["inst_queue_write_cycles"] = 0x0000,
    ["inst_queue_writes"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.mmx"] = 0x0000,
    ["inst_retired.total_cycles"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["io_transactions"] = 0x0000,
    ["itlb_flush"] = 0x0000,
    ["itlb_miss_retired"] = 0x0000,
    ["itlb_misses.any"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_cycles"] = 0x0000,
    ["l1d.m_evict"] = 0x0000,
    ["l1d.m_repl"] = 0x0000,
    ["l1d.m_snoop_evict"] = 0x0000,
    ["l1d.repl"] = 0x0000,
    ["l1d_cache_prefetch_lock_fb_hit"] = 0x0000,
    ["l1d_prefetch.miss"] = 0x0000,
    ["l1d_prefetch.requests"] = 0x0000,
    ["l1d_prefetch.triggers"] = 0x0000,
    ["l1d_wb_l2.e_state"] = 0x0000,
    ["l1d_wb_l2.i_state"] = 0x0000,
    ["l1d_wb_l2.m_state"] = 0x0000,
    ["l1d_wb_l2.mesi"] = 0x0000,
    ["l1d_wb_l2.s_state"] = 0x0000,
    ["l1i.cycles_stalled"] = 0x0000,
    ["l1i.hits"] = 0x0000,
    ["l1i.misses"] = 0x0000,
    ["l1i.reads"] = 0x0000,
    ["l2_data_rqsts.any"] = 0x0000,
    ["l2_data_rqsts.demand.e_state"] = 0x0000,
    ["l2_data_rqsts.demand.i_state"] = 0x0000,
    ["l2_data_rqsts.demand.m_state"] = 0x0000,
    ["l2_data_rqsts.demand.mesi"] = 0x0000,
    ["l2_data_rqsts.demand.s_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.e_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.i_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.m_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.mesi"] = 0x0000,
    ["l2_data_rqsts.prefetch.s_state"] = 0x0000,
    ["l2_lines_in.any"] = 0x0000,
    ["l2_lines_in.e_state"] = 0x0000,
    ["l2_lines_in.s_state"] = 0x0000,
    ["l2_lines_out.any"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.prefetch_clean"] = 0x0000,
    ["l2_lines_out.prefetch_dirty"] = 0x0000,
    ["l2_rqsts.ifetch_hit"] = 0x0000,
    ["l2_rqsts.ifetch_miss"] = 0x0000,
    ["l2_rqsts.ifetches"] = 0x0000,
    ["l2_rqsts.ld_hit"] = 0x0000,
    ["l2_rqsts.ld_miss"] = 0x0000,
    ["l2_rqsts.loads"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.prefetch_hit"] = 0x0000,
    ["l2_rqsts.prefetch_miss"] = 0x0000,
    ["l2_rqsts.prefetches"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.rfos"] = 0x0000,
    ["l2_transactions.any"] = 0x0000,
    ["l2_transactions.fill"] = 0x0000,
    ["l2_transactions.ifetch"] = 0x0000,
    ["l2_transactions.l1d_wb"] = 0x0000,
    ["l2_transactions.load"] = 0x0000,
    ["l2_transactions.prefetch"] = 0x0000,
    ["l2_transactions.rfo"] = 0x0000,
    ["l2_transactions.wb"] = 0x0000,
    ["l2_write.lock.e_state"] = 0x0000,
    ["l2_write.lock.hit"] = 0x0000,
    ["l2_write.lock.i_state"] = 0x0000,
    ["l2_write.lock.m_state"] = 0x0000,
    ["l2_write.lock.mesi"] = 0x0000,
    ["l2_write.lock.s_state"] = 0x0000,
    ["l2_write.rfo.hit"] = 0x0000,
    ["l2_write.rfo.i_state"] = 0x0000,
    ["l2_write.rfo.m_state"] = 0x0000,
    ["l2_write.rfo.mesi"] = 0x0000,
    ["l2_write.rfo.s_state"] = 0x0000,
    ["large_itlb.hit"] = 0x0000,
    ["load_block.overlap_store"] = 0x0000,
    ["load_dispatch.any"] = 0x0000,
    ["load_dispatch.mob"] = 0x0000,
    ["load_dispatch.rs"] = 0x0000,
    ["load_dispatch.rs_delayed"] = 0x0000,
    ["load_hit_pre"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["lsd.active"] = 0x0000,
    ["lsd.inactive"] = 0x0000,
    ["lsd_overflow"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.mem_order"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["macro_insts.decoded"] = 0x0000,
    ["macro_insts.fusions_decoded"] = 0x0000,
    ["mem_inst_retired.loads"] = 0x0000,
    ["mem_inst_retired.stores"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["mem_load_retired.hit_lfb"] = 0x0000,
    ["mem_load_retired.l1d_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.llc_miss"] = 0x0000,
    ["mem_load_retired.llc_unshared_hit"] = 0x0000,
    ["mem_load_retired.other_core_l2_hit_hitm"] = 0x0000,
    ["mem_store_retired.dtlb_miss"] = 0x0000,
    ["mem_uncore_retired.local_dram"] = 0x0000,
    ["mem_uncore_retired.other_core_l2_hitm"] = 0x0000,
    ["mem_uncore_retired.remote_cache_local_home_hit"] = 0x0000,
    ["mem_uncore_retired.remote_dram"] = 0x0000,
    ["mem_uncore_retired.uncacheable"] = 0x0000,
    ["offcore_requests.any"] = 0x0000,
    ["offcore_requests.any.read"] = 0x0000,
    ["offcore_requests.any.rfo"] = 0x0000,
    ["offcore_requests.demand.read_code"] = 0x0000,
    ["offcore_requests.demand.read_data"] = 0x0000,
    ["offcore_requests.demand.rfo"] = 0x0000,
    ["offcore_requests.l1d_writeback"] = 0x0000,
    ["offcore_requests.uncached_mem"] = 0x0000,
    ["offcore_requests_outstanding.any.read"] = 0x0000,
    ["offcore_requests_outstanding.any.read_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_code"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_code_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_data"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_data_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.rfo"] = 0x0000,
    ["offcore_requests_outstanding.demand.rfo_not_empty"] = 0x0000,
    ["offcore_requests_sq_full"] = 0x0000,
    ["partial_address_alias"] = 0x0000,
    ["rat_stalls.any"] = 0x0000,
    ["rat_stalls.flags"] = 0x0000,
    ["rat_stalls.registers"] = 0x0000,
    ["rat_stalls.rob_read_port"] = 0x0000,
    ["rat_stalls.scoreboard"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.fpcw"] = 0x0000,
    ["resource_stalls.load"] = 0x0000,
    ["resource_stalls.mxcsr"] = 0x0000,
    ["resource_stalls.other"] = 0x0000,
    ["resource_stalls.rob_full"] = 0x0000,
    ["resource_stalls.rs_full"] = 0x0000,
    ["resource_stalls.store"] = 0x0000,
    ["sb_drain.any"] = 0x0000,
    ["seg_rename_stalls"] = 0x0000,
    ["simd_int_128.pack"] = 0x0000,
    ["simd_int_128.packed_arith"] = 0x0000,
    ["simd_int_128.packed_logical"] = 0x0000,
    ["simd_int_128.packed_mpy"] = 0x0000,
    ["simd_int_128.packed_shift"] = 0x0000,
    ["simd_int_128.shuffle_move"] = 0x0000,
    ["simd_int_128.unpack"] = 0x0000,
    ["simd_int_64.pack"] = 0x0000,
    ["simd_int_64.packed_arith"] = 0x0000,
    ["simd_int_64.packed_logical"] = 0x0000,
    ["simd_int_64.packed_mpy"] = 0x0000,
    ["simd_int_64.packed_shift"] = 0x0000,
    ["simd_int_64.shuffle_move"] = 0x0000,
    ["simd_int_64.unpack"] = 0x0000,
    ["snoop_response.hit"] = 0x0000,
    ["snoop_response.hite"] = 0x0000,
    ["snoop_response.hitm"] = 0x0000,
    ["snoopq_requests.code"] = 0x0000,
    ["snoopq_requests.data"] = 0x0000,
    ["snoopq_requests.invalidate"] = 0x0000,
    ["snoopq_requests_outstanding.code"] = 0x0000,
    ["snoopq_requests_outstanding.code_not_empty"] = 0x0000,
    ["snoopq_requests_outstanding.data"] = 0x0000,
    ["snoopq_requests_outstanding.data_not_empty"] = 0x0000,
    ["snoopq_requests_outstanding.invalidate"] = 0x0000,
    ["snoopq_requests_outstanding.invalidate_not_empty"] = 0x0000,
    ["sq_full_stall_cycles"] = 0x0000,
    ["sq_misc.lru_hints"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["ssex_uops_retired.packed_double"] = 0x0000,
    ["ssex_uops_retired.packed_single"] = 0x0000,
    ["ssex_uops_retired.scalar_double"] = 0x0000,
    ["ssex_uops_retired.scalar_single"] = 0x0000,
    ["ssex_uops_retired.vector_integer"] = 0x0000,
    ["store_blocks.at_ret"] = 0x0000,
    ["store_blocks.l1d_block"] = 0x0000,
    ["two_uop_insts_decoded"] = 0x0000,
    ["uop_unfusion"] = 0x0000,
    ["uops_decoded.esp_folding"] = 0x0000,
    ["uops_decoded.esp_sync"] = 0x0000,
    ["uops_decoded.ms_cycles_active"] = 0x0000,
    ["uops_decoded.stall_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles_no_port5"] = 0x0000,
    ["uops_executed.core_stall_count"] = 0x0000,
    ["uops_executed.core_stall_count_no_port5"] = 0x0000,
    ["uops_executed.core_stall_cycles"] = 0x0000,
    ["uops_executed.core_stall_cycles_no_port5"] = 0x0000,
    ["uops_executed.port0"] = 0x0000,
    ["uops_executed.port015"] = 0x0000,
    ["uops_executed.port015_stall_cycles"] = 0x0000,
    ["uops_executed.port1"] = 0x0000,
    ["uops_executed.port2_core"] = 0x0000,
    ["uops_executed.port234_core"] = 0x0000,
    ["uops_executed.port3_core"] = 0x0000,
    ["uops_executed.port4_core"] = 0x0000,
    ["uops_executed.port5"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.cycles_all_threads"] = 0x0000,
    ["uops_issued.fused"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_retired.active_cycles"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.macro_fused"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_0"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_1024"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_128"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16384"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_2048"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_256"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32768"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4096"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_512"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_64"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8192"] = 0x0000,
   },
  },
  {"GenuineIntel-6-2C", "V2", "core",
   {
    -- source: WSM-EP-DP/WestmereEP-DP_core_V2.tsv
    ["arith.cycles_div_busy"] = 0x0000,
    ["arith.div"] = 0x0000,
    ["arith.mul"] = 0x0000,
    ["baclear.bad_target"] = 0x0000,
    ["baclear.clear"] = 0x0000,
    ["baclear_force_iq"] = 0x0000,
    ["bpu_clears.early"] = 0x0000,
    ["bpu_clears.late"] = 0x0000,
    ["bpu_missed_call_ret"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["br_inst_exec.any"] = 0x0000,
    ["br_inst_exec.cond"] = 0x0000,
    ["br_inst_exec.direct"] = 0x0000,
    ["br_inst_exec.direct_near_call"] = 0x0000,
    ["br_inst_exec.indirect_near_call"] = 0x0000,
    ["br_inst_exec.indirect_non_call"] = 0x0000,
    ["br_inst_exec.near_calls"] = 0x0000,
    ["br_inst_exec.non_calls"] = 0x0000,
    ["br_inst_exec.return_near"] = 0x0000,
    ["br_inst_exec.taken"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_misp_exec.any"] = 0x0000,
    ["br_misp_exec.cond"] = 0x0000,
    ["br_misp_exec.direct"] = 0x0000,
    ["br_misp_exec.direct_near_call"] = 0x0000,
    ["br_misp_exec.indirect_near_call"] = 0x0000,
    ["br_misp_exec.indirect_non_call"] = 0x0000,
    ["br_misp_exec.near_calls"] = 0x0000,
    ["br_misp_exec.non_calls"] = 0x0000,
    ["br_misp_exec.return_near"] = 0x0000,
    ["br_misp_exec.taken"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["cache_lock_cycles.l1d"] = 0x0000,
    ["cache_lock_cycles.l1d_l2"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.ref_p"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.total_cycles"] = 0x0000,
    ["dtlb_load_misses.any"] = 0x0000,
    ["dtlb_load_misses.large_walk_completed"] = 0x0000,
    ["dtlb_load_misses.pde_miss"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_cycles"] = 0x0000,
    ["dtlb_misses.any"] = 0x0000,
    ["dtlb_misses.large_walk_completed"] = 0x0000,
    ["dtlb_misses.pde_miss"] = 0x0000,
    ["dtlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_misses.walk_completed"] = 0x0000,
    ["dtlb_misses.walk_cycles"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["es_reg_renames"] = 0x0000,
    ["fp_assist.all"] = 0x0000,
    ["fp_assist.input"] = 0x0000,
    ["fp_assist.output"] = 0x0000,
    ["fp_comp_ops_exe.mmx"] = 0x0000,
    ["fp_comp_ops_exe.sse_double_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_packed"] = 0x0000,
    ["fp_comp_ops_exe.sse_fp_scalar"] = 0x0000,
    ["fp_comp_ops_exe.sse_single_precision"] = 0x0000,
    ["fp_comp_ops_exe.sse2_integer"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_mmx_trans.any"] = 0x0000,
    ["fp_mmx_trans.to_fp"] = 0x0000,
    ["fp_mmx_trans.to_mmx"] = 0x0000,
    ["ild_stall.any"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.mru"] = 0x0000,
    ["ild_stall.regen"] = 0x0000,
    ["inst_decoded.dec0"] = 0x0000,
    ["inst_queue_write_cycles"] = 0x0000,
    ["inst_queue_writes"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.mmx"] = 0x0000,
    ["inst_retired.total_cycles"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["io_transactions"] = 0x0000,
    ["itlb_flush"] = 0x0000,
    ["itlb_miss_retired"] = 0x0000,
    ["itlb_misses.any"] = 0x0000,
    ["itlb_misses.large_walk_completed"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_cycles"] = 0x0000,
    ["l1d.m_evict"] = 0x0000,
    ["l1d.m_repl"] = 0x0000,
    ["l1d.m_snoop_evict"] = 0x0000,
    ["l1d.repl"] = 0x0000,
    ["l1d_cache_prefetch_lock_fb_hit"] = 0x0000,
    ["l1d_prefetch.miss"] = 0x0000,
    ["l1d_prefetch.requests"] = 0x0000,
    ["l1d_prefetch.triggers"] = 0x0000,
    ["l1d_wb_l2.e_state"] = 0x0000,
    ["l1d_wb_l2.i_state"] = 0x0000,
    ["l1d_wb_l2.m_state"] = 0x0000,
    ["l1d_wb_l2.mesi"] = 0x0000,
    ["l1d_wb_l2.s_state"] = 0x0000,
    ["l1i.cycles_stalled"] = 0x0000,
    ["l1i.hits"] = 0x0000,
    ["l1i.misses"] = 0x0000,
    ["l1i.reads"] = 0x0000,
    ["l2_data_rqsts.any"] = 0x0000,
    ["l2_data_rqsts.demand.e_state"] = 0x0000,
    ["l2_data_rqsts.demand.i_state"] = 0x0000,
    ["l2_data_rqsts.demand.m_state"] = 0x0000,
    ["l2_data_rqsts.demand.mesi"] = 0x0000,
    ["l2_data_rqsts.demand.s_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.e_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.i_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.m_state"] = 0x0000,
    ["l2_data_rqsts.prefetch.mesi"] = 0x0000,
    ["l2_data_rqsts.prefetch.s_state"] = 0x0000,
    ["l2_lines_in.any"] = 0x0000,
    ["l2_lines_in.e_state"] = 0x0000,
    ["l2_lines_in.s_state"] = 0x0000,
    ["l2_lines_out.any"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.prefetch_clean"] = 0x0000,
    ["l2_lines_out.prefetch_dirty"] = 0x0000,
    ["l2_rqsts.ifetch_hit"] = 0x0000,
    ["l2_rqsts.ifetch_miss"] = 0x0000,
    ["l2_rqsts.ifetches"] = 0x0000,
    ["l2_rqsts.ld_hit"] = 0x0000,
    ["l2_rqsts.ld_miss"] = 0x0000,
    ["l2_rqsts.loads"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.prefetch_hit"] = 0x0000,
    ["l2_rqsts.prefetch_miss"] = 0x0000,
    ["l2_rqsts.prefetches"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.rfos"] = 0x0000,
    ["l2_transactions.any"] = 0x0000,
    ["l2_transactions.fill"] = 0x0000,
    ["l2_transactions.ifetch"] = 0x0000,
    ["l2_transactions.l1d_wb"] = 0x0000,
    ["l2_transactions.load"] = 0x0000,
    ["l2_transactions.prefetch"] = 0x0000,
    ["l2_transactions.rfo"] = 0x0000,
    ["l2_transactions.wb"] = 0x0000,
    ["l2_write.lock.e_state"] = 0x0000,
    ["l2_write.lock.hit"] = 0x0000,
    ["l2_write.lock.i_state"] = 0x0000,
    ["l2_write.lock.m_state"] = 0x0000,
    ["l2_write.lock.mesi"] = 0x0000,
    ["l2_write.lock.s_state"] = 0x0000,
    ["l2_write.rfo.hit"] = 0x0000,
    ["l2_write.rfo.i_state"] = 0x0000,
    ["l2_write.rfo.m_state"] = 0x0000,
    ["l2_write.rfo.mesi"] = 0x0000,
    ["l2_write.rfo.s_state"] = 0x0000,
    ["large_itlb.hit"] = 0x0000,
    ["load_block.overlap_store"] = 0x0000,
    ["load_dispatch.any"] = 0x0000,
    ["load_dispatch.mob"] = 0x0000,
    ["load_dispatch.rs"] = 0x0000,
    ["load_dispatch.rs_delayed"] = 0x0000,
    ["load_hit_pre"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["lsd.active"] = 0x0000,
    ["lsd.inactive"] = 0x0000,
    ["lsd_overflow"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.mem_order"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["macro_insts.decoded"] = 0x0000,
    ["macro_insts.fusions_decoded"] = 0x0000,
    ["mem_inst_retired.loads"] = 0x0000,
    ["mem_inst_retired.stores"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["mem_load_retired.hit_lfb"] = 0x0000,
    ["mem_load_retired.l1d_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.llc_miss"] = 0x0000,
    ["mem_load_retired.llc_unshared_hit"] = 0x0000,
    ["mem_load_retired.other_core_l2_hit_hitm"] = 0x0000,
    ["mem_store_retired.dtlb_miss"] = 0x0000,
    ["misalign_mem_ref.store"] = 0x0000,
    ["offcore_requests.any"] = 0x0000,
    ["offcore_requests.any.read"] = 0x0000,
    ["offcore_requests.any.rfo"] = 0x0000,
    ["offcore_requests.demand.read_code"] = 0x0000,
    ["offcore_requests.demand.read_data"] = 0x0000,
    ["offcore_requests.demand.rfo"] = 0x0000,
    ["offcore_requests.l1d_writeback"] = 0x0000,
    ["offcore_requests_outstanding.any.read"] = 0x0000,
    ["offcore_requests_outstanding.any.read_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_code"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_code_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_data"] = 0x0000,
    ["offcore_requests_outstanding.demand.read_data_not_empty"] = 0x0000,
    ["offcore_requests_outstanding.demand.rfo"] = 0x0000,
    ["offcore_requests_outstanding.demand.rfo_not_empty"] = 0x0000,
    ["offcore_requests_sq_full"] = 0x0000,
    ["partial_address_alias"] = 0x0000,
    ["rat_stalls.any"] = 0x0000,
    ["rat_stalls.flags"] = 0x0000,
    ["rat_stalls.registers"] = 0x0000,
    ["rat_stalls.rob_read_port"] = 0x0000,
    ["rat_stalls.scoreboard"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.fpcw"] = 0x0000,
    ["resource_stalls.load"] = 0x0000,
    ["resource_stalls.mxcsr"] = 0x0000,
    ["resource_stalls.other"] = 0x0000,
    ["resource_stalls.rob_full"] = 0x0000,
    ["resource_stalls.rs_full"] = 0x0000,
    ["resource_stalls.store"] = 0x0000,
    ["sb_drain.any"] = 0x0000,
    ["seg_rename_stalls"] = 0x0000,
    ["simd_int_128.pack"] = 0x0000,
    ["simd_int_128.packed_arith"] = 0x0000,
    ["simd_int_128.packed_logical"] = 0x0000,
    ["simd_int_128.packed_mpy"] = 0x0000,
    ["simd_int_128.packed_shift"] = 0x0000,
    ["simd_int_128.shuffle_move"] = 0x0000,
    ["simd_int_128.unpack"] = 0x0000,
    ["simd_int_64.pack"] = 0x0000,
    ["simd_int_64.packed_arith"] = 0x0000,
    ["simd_int_64.packed_logical"] = 0x0000,
    ["simd_int_64.packed_mpy"] = 0x0000,
    ["simd_int_64.packed_shift"] = 0x0000,
    ["simd_int_64.shuffle_move"] = 0x0000,
    ["simd_int_64.unpack"] = 0x0000,
    ["snoop_response.hit"] = 0x0000,
    ["snoop_response.hite"] = 0x0000,
    ["snoop_response.hitm"] = 0x0000,
    ["snoopq_requests.code"] = 0x0000,
    ["snoopq_requests.data"] = 0x0000,
    ["snoopq_requests.invalidate"] = 0x0000,
    ["snoopq_requests_outstanding.code"] = 0x0000,
    ["snoopq_requests_outstanding.code_not_empty"] = 0x0000,
    ["snoopq_requests_outstanding.data"] = 0x0000,
    ["snoopq_requests_outstanding.data_not_empty"] = 0x0000,
    ["snoopq_requests_outstanding.invalidate"] = 0x0000,
    ["snoopq_requests_outstanding.invalidate_not_empty"] = 0x0000,
    ["sq_full_stall_cycles"] = 0x0000,
    ["sq_misc.lru_hints"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["ssex_uops_retired.packed_double"] = 0x0000,
    ["ssex_uops_retired.packed_single"] = 0x0000,
    ["ssex_uops_retired.scalar_double"] = 0x0000,
    ["ssex_uops_retired.scalar_single"] = 0x0000,
    ["ssex_uops_retired.vector_integer"] = 0x0000,
    ["store_blocks.at_ret"] = 0x0000,
    ["store_blocks.l1d_block"] = 0x0000,
    ["two_uop_insts_decoded"] = 0x0000,
    ["uop_unfusion"] = 0x0000,
    ["uops_decoded.esp_folding"] = 0x0000,
    ["uops_decoded.esp_sync"] = 0x0000,
    ["uops_decoded.ms_cycles_active"] = 0x0000,
    ["uops_decoded.stall_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles"] = 0x0000,
    ["uops_executed.core_active_cycles_no_port5"] = 0x0000,
    ["uops_executed.core_stall_count"] = 0x0000,
    ["uops_executed.core_stall_count_no_port5"] = 0x0000,
    ["uops_executed.core_stall_cycles"] = 0x0000,
    ["uops_executed.core_stall_cycles_no_port5"] = 0x0000,
    ["uops_executed.port0"] = 0x0000,
    ["uops_executed.port015"] = 0x0000,
    ["uops_executed.port015_stall_cycles"] = 0x0000,
    ["uops_executed.port1"] = 0x0000,
    ["uops_executed.port2_core"] = 0x0000,
    ["uops_executed.port234_core"] = 0x0000,
    ["uops_executed.port3_core"] = 0x0000,
    ["uops_executed.port4_core"] = 0x0000,
    ["uops_executed.port5"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.cycles_all_threads"] = 0x0000,
    ["uops_issued.fused"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_retired.active_cycles"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.macro_fused"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_0"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_1024"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_128"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_16384"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_2048"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_256"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_32768"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_4096"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_512"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_64"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8"] = 0x0000,
    ["mem_inst_retired.latency_above_threshold_8192"] = 0x0000,
   },
  },
  {"GenuineIntel-6-37", "V14", "core",
   {
    -- source: SLM/Silvermont_core_V14.tsv
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.jcc"] = 0x0000,
    ["br_inst_retired.taken_jcc"] = 0x0000,
    ["br_inst_retired.call"] = 0x0000,
    ["br_inst_retired.rel_call"] = 0x0000,
    ["br_inst_retired.ind_call"] = 0x0000,
    ["br_inst_retired.return"] = 0x0000,
    ["br_inst_retired.non_return_ind"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.jcc"] = 0x0000,
    ["br_misp_retired.taken_jcc"] = 0x0000,
    ["br_misp_retired.ind_call"] = 0x0000,
    ["br_misp_retired.return"] = 0x0000,
    ["br_misp_retired.non_return_ind"] = 0x0000,
    ["uops_retired.ms"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.fp_assist"] = 0x0000,
    ["machine_clears.all"] = 0x0000,
    ["no_alloc_cycles.rob_full"] = 0x0000,
    ["no_alloc_cycles.mispredicts"] = 0x0000,
    ["no_alloc_cycles.rat_stall"] = 0x0000,
    ["no_alloc_cycles.not_delivered"] = 0x0000,
    ["no_alloc_cycles.all"] = 0x0000,
    ["rs_full_stall.mec"] = 0x0000,
    ["rs_full_stall.all"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["cycles_div_busy.all"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l2_reject_xq.all"] = 0x0000,
    ["core_reject_l2q.all"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["fetch_stall.itlb_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.icache_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.all"] = 0x0000,
    ["baclears.all"] = 0x0000,
    ["baclears.return"] = 0x0000,
    ["baclears.cond"] = 0x0000,
    ["ms_decoded.ms_entry"] = 0x0000,
    ["decode_restriction.predecode_wrong"] = 0x0000,
    ["rehabq.ld_block_st_forward"] = 0x0000,
    ["rehabq.ld_block_std_notready"] = 0x0000,
    ["rehabq.st_splits"] = 0x0000,
    ["rehabq.ld_splits"] = 0x0000,
    ["rehabq.lock"] = 0x0000,
    ["rehabq.sta_full"] = 0x0000,
    ["rehabq.any_ld"] = 0x0000,
    ["rehabq.any_st"] = 0x0000,
    ["mem_uops_retired.l1_miss_loads"] = 0x0000,
    ["mem_uops_retired.l2_hit_loads"] = 0x0000,
    ["mem_uops_retired.l2_miss_loads"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.utlb_miss"] = 0x0000,
    ["mem_uops_retired.hitm"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["br_inst_retired.all_taken_branches"] = 0x0000,
   },
  },
  {"GenuineIntel-6-37", "V14", "offcore",
   {
    -- source: SLM/Silvermont_matrix_V14.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-4D", "V14", "core",
   {
    -- source: SLM/Silvermont_core_V14.tsv
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.jcc"] = 0x0000,
    ["br_inst_retired.taken_jcc"] = 0x0000,
    ["br_inst_retired.call"] = 0x0000,
    ["br_inst_retired.rel_call"] = 0x0000,
    ["br_inst_retired.ind_call"] = 0x0000,
    ["br_inst_retired.return"] = 0x0000,
    ["br_inst_retired.non_return_ind"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.jcc"] = 0x0000,
    ["br_misp_retired.taken_jcc"] = 0x0000,
    ["br_misp_retired.ind_call"] = 0x0000,
    ["br_misp_retired.return"] = 0x0000,
    ["br_misp_retired.non_return_ind"] = 0x0000,
    ["uops_retired.ms"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.fp_assist"] = 0x0000,
    ["machine_clears.all"] = 0x0000,
    ["no_alloc_cycles.rob_full"] = 0x0000,
    ["no_alloc_cycles.mispredicts"] = 0x0000,
    ["no_alloc_cycles.rat_stall"] = 0x0000,
    ["no_alloc_cycles.not_delivered"] = 0x0000,
    ["no_alloc_cycles.all"] = 0x0000,
    ["rs_full_stall.mec"] = 0x0000,
    ["rs_full_stall.all"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["cycles_div_busy.all"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l2_reject_xq.all"] = 0x0000,
    ["core_reject_l2q.all"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["fetch_stall.itlb_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.icache_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.all"] = 0x0000,
    ["baclears.all"] = 0x0000,
    ["baclears.return"] = 0x0000,
    ["baclears.cond"] = 0x0000,
    ["ms_decoded.ms_entry"] = 0x0000,
    ["decode_restriction.predecode_wrong"] = 0x0000,
    ["rehabq.ld_block_st_forward"] = 0x0000,
    ["rehabq.ld_block_std_notready"] = 0x0000,
    ["rehabq.st_splits"] = 0x0000,
    ["rehabq.ld_splits"] = 0x0000,
    ["rehabq.lock"] = 0x0000,
    ["rehabq.sta_full"] = 0x0000,
    ["rehabq.any_ld"] = 0x0000,
    ["rehabq.any_st"] = 0x0000,
    ["mem_uops_retired.l1_miss_loads"] = 0x0000,
    ["mem_uops_retired.l2_hit_loads"] = 0x0000,
    ["mem_uops_retired.l2_miss_loads"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.utlb_miss"] = 0x0000,
    ["mem_uops_retired.hitm"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["br_inst_retired.all_taken_branches"] = 0x0000,
   },
  },
  {"GenuineIntel-6-4D", "V14", "offcore",
   {
    -- source: SLM/Silvermont_matrix_V14.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-4C", "V14", "core",
   {
    -- source: SLM/Silvermont_core_V14.tsv
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.jcc"] = 0x0000,
    ["br_inst_retired.taken_jcc"] = 0x0000,
    ["br_inst_retired.call"] = 0x0000,
    ["br_inst_retired.rel_call"] = 0x0000,
    ["br_inst_retired.ind_call"] = 0x0000,
    ["br_inst_retired.return"] = 0x0000,
    ["br_inst_retired.non_return_ind"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.jcc"] = 0x0000,
    ["br_misp_retired.taken_jcc"] = 0x0000,
    ["br_misp_retired.ind_call"] = 0x0000,
    ["br_misp_retired.return"] = 0x0000,
    ["br_misp_retired.non_return_ind"] = 0x0000,
    ["uops_retired.ms"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.fp_assist"] = 0x0000,
    ["machine_clears.all"] = 0x0000,
    ["no_alloc_cycles.rob_full"] = 0x0000,
    ["no_alloc_cycles.mispredicts"] = 0x0000,
    ["no_alloc_cycles.rat_stall"] = 0x0000,
    ["no_alloc_cycles.not_delivered"] = 0x0000,
    ["no_alloc_cycles.all"] = 0x0000,
    ["rs_full_stall.mec"] = 0x0000,
    ["rs_full_stall.all"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["cycles_div_busy.all"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l2_reject_xq.all"] = 0x0000,
    ["core_reject_l2q.all"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["fetch_stall.itlb_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.icache_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.all"] = 0x0000,
    ["baclears.all"] = 0x0000,
    ["baclears.return"] = 0x0000,
    ["baclears.cond"] = 0x0000,
    ["ms_decoded.ms_entry"] = 0x0000,
    ["decode_restriction.predecode_wrong"] = 0x0000,
    ["rehabq.ld_block_st_forward"] = 0x0000,
    ["rehabq.ld_block_std_notready"] = 0x0000,
    ["rehabq.st_splits"] = 0x0000,
    ["rehabq.ld_splits"] = 0x0000,
    ["rehabq.lock"] = 0x0000,
    ["rehabq.sta_full"] = 0x0000,
    ["rehabq.any_ld"] = 0x0000,
    ["rehabq.any_st"] = 0x0000,
    ["mem_uops_retired.l1_miss_loads"] = 0x0000,
    ["mem_uops_retired.l2_hit_loads"] = 0x0000,
    ["mem_uops_retired.l2_miss_loads"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.utlb_miss"] = 0x0000,
    ["mem_uops_retired.hitm"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["br_inst_retired.all_taken_branches"] = 0x0000,
   },
  },
  {"GenuineIntel-6-4C", "V14", "offcore",
   {
    -- source: SLM/Silvermont_matrix_V14.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-5C", "V13", "core",
   {
    -- source: GLM/goldmont_core_v13.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.data_unknown"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.4k_alias"] = 0x0000,
    ["ld_blocks.utlb_miss"] = 0x0000,
    ["ld_blocks.all_block"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["misalign_mem_ref.load_page_split"] = 0x0000,
    ["misalign_mem_ref.store_page_split"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["l2_reject_xq.all"] = 0x0000,
    ["core_reject_l2q.all"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["dl1.dirty_eviction"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["itlb.miss"] = 0x0000,
    ["fetch_stall.all"] = 0x0000,
    ["fetch_stall.itlb_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.icache_fill_pending_cycles"] = 0x0000,
    ["uops_not_delivered.any"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.ms"] = 0x0000,
    ["uops_retired.fpdiv"] = 0x0000,
    ["uops_retired.idiv"] = 0x0000,
    ["machine_clears.all"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.fp_assist"] = 0x0000,
    ["machine_clears.disambiguation"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.jcc"] = 0x0000,
    ["br_inst_retired.all_taken_branches"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_inst_retired.non_return_ind"] = 0x0000,
    ["br_inst_retired.return"] = 0x0000,
    ["br_inst_retired.call"] = 0x0000,
    ["br_inst_retired.ind_call"] = 0x0000,
    ["br_inst_retired.rel_call"] = 0x0000,
    ["br_inst_retired.taken_jcc"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.jcc"] = 0x0000,
    ["br_misp_retired.non_return_ind"] = 0x0000,
    ["br_misp_retired.return"] = 0x0000,
    ["br_misp_retired.ind_call"] = 0x0000,
    ["br_misp_retired.taken_jcc"] = 0x0000,
    ["issue_slots_not_consumed.any"] = 0x0000,
    ["issue_slots_not_consumed.resource_full"] = 0x0000,
    ["issue_slots_not_consumed.recovery"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["hw_interrupts.masked"] = 0x0000,
    ["hw_interrupts.pending_and_masked"] = 0x0000,
    ["cycles_div_busy.all"] = 0x0000,
    ["cycles_div_busy.idiv"] = 0x0000,
    ["cycles_div_busy.fpdiv"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.dtlb_miss"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.split"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_uops_retired.all"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.hitm"] = 0x0000,
    ["mem_load_uops_retired.wcb_hit"] = 0x0000,
    ["mem_load_uops_retired.dram_hit"] = 0x0000,
    ["baclears.all"] = 0x0000,
    ["baclears.return"] = 0x0000,
    ["baclears.cond"] = 0x0000,
    ["ms_decoded.ms_entry"] = 0x0000,
    ["decode_restriction.predecode_wrong"] = 0x0000,
   },
  },
  {"GenuineIntel-6-5C", "V13", "offcore",
   {
    -- source: GLM/goldmont_matrix_v13.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-5F", "V13", "core",
   {
    -- source: GLM/goldmont_core_v13.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.data_unknown"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.4k_alias"] = 0x0000,
    ["ld_blocks.utlb_miss"] = 0x0000,
    ["ld_blocks.all_block"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["misalign_mem_ref.load_page_split"] = 0x0000,
    ["misalign_mem_ref.store_page_split"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["l2_reject_xq.all"] = 0x0000,
    ["core_reject_l2q.all"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["dl1.dirty_eviction"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["itlb.miss"] = 0x0000,
    ["fetch_stall.all"] = 0x0000,
    ["fetch_stall.itlb_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.icache_fill_pending_cycles"] = 0x0000,
    ["uops_not_delivered.any"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.ms"] = 0x0000,
    ["uops_retired.fpdiv"] = 0x0000,
    ["uops_retired.idiv"] = 0x0000,
    ["machine_clears.all"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.fp_assist"] = 0x0000,
    ["machine_clears.disambiguation"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.jcc"] = 0x0000,
    ["br_inst_retired.all_taken_branches"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_inst_retired.non_return_ind"] = 0x0000,
    ["br_inst_retired.return"] = 0x0000,
    ["br_inst_retired.call"] = 0x0000,
    ["br_inst_retired.ind_call"] = 0x0000,
    ["br_inst_retired.rel_call"] = 0x0000,
    ["br_inst_retired.taken_jcc"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.jcc"] = 0x0000,
    ["br_misp_retired.non_return_ind"] = 0x0000,
    ["br_misp_retired.return"] = 0x0000,
    ["br_misp_retired.ind_call"] = 0x0000,
    ["br_misp_retired.taken_jcc"] = 0x0000,
    ["issue_slots_not_consumed.any"] = 0x0000,
    ["issue_slots_not_consumed.resource_full"] = 0x0000,
    ["issue_slots_not_consumed.recovery"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["hw_interrupts.masked"] = 0x0000,
    ["hw_interrupts.pending_and_masked"] = 0x0000,
    ["cycles_div_busy.all"] = 0x0000,
    ["cycles_div_busy.idiv"] = 0x0000,
    ["cycles_div_busy.fpdiv"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.dtlb_miss"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.split"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_uops_retired.all"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.hitm"] = 0x0000,
    ["mem_load_uops_retired.wcb_hit"] = 0x0000,
    ["mem_load_uops_retired.dram_hit"] = 0x0000,
    ["baclears.all"] = 0x0000,
    ["baclears.return"] = 0x0000,
    ["baclears.cond"] = 0x0000,
    ["ms_decoded.ms_entry"] = 0x0000,
    ["decode_restriction.predecode_wrong"] = 0x0000,
   },
  },
  {"GenuineIntel-6-5F", "V13", "offcore",
   {
    -- source: GLM/goldmont_matrix_v13.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-1C", "V4", "core",
   {
    -- source: BNL/Bonnell_core_V4.tsv
    ["store_forwards.any"] = 0x0000,
    ["store_forwards.good"] = 0x0000,
    ["reissue.any"] = 0x0000,
    ["reissue.any.ar"] = 0x0000,
    ["misalign_mem_ref.split"] = 0x0000,
    ["misalign_mem_ref.ld_split"] = 0x0000,
    ["misalign_mem_ref.st_split"] = 0x0000,
    ["misalign_mem_ref.split.ar"] = 0x0000,
    ["misalign_mem_ref.ld_split.ar"] = 0x0000,
    ["misalign_mem_ref.st_split.ar"] = 0x0000,
    ["misalign_mem_ref.rmw_split"] = 0x0000,
    ["misalign_mem_ref.bubble"] = 0x0000,
    ["misalign_mem_ref.ld_bubble"] = 0x0000,
    ["misalign_mem_ref.st_bubble"] = 0x0000,
    ["misalign_mem_ref.rmw_bubble"] = 0x0000,
    ["segment_reg_loads.any"] = 0x0000,
    ["prefetch.prefetcht0"] = 0x0000,
    ["prefetch.prefetcht1"] = 0x0000,
    ["prefetch.prefetcht2"] = 0x0000,
    ["prefetch.sw_l2"] = 0x0000,
    ["prefetch.prefetchnta"] = 0x0000,
    ["prefetch.hw_prefetch"] = 0x0000,
    ["prefetch.software_prefetch"] = 0x0000,
    ["prefetch.software_prefetch.ar"] = 0x0000,
    ["data_tlb_misses.dtlb_miss"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_st"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_st"] = 0x0000,
    ["dispatch_blocked.any"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["x87_comp_ops_exe.any.s"] = 0x0000,
    ["x87_comp_ops_exe.any.ar"] = 0x0000,
    ["x87_comp_ops_exe.fxch.s"] = 0x0000,
    ["x87_comp_ops_exe.fxch.ar"] = 0x0000,
    ["fp_assist.s"] = 0x0000,
    ["fp_assist.ar"] = 0x0000,
    ["mul.s"] = 0x0000,
    ["mul.ar"] = 0x0000,
    ["div.s"] = 0x0000,
    ["div.ar"] = 0x0000,
    ["cycles_div_busy"] = 0x0000,
    ["l2_ads.self"] = 0x0000,
    ["l2_dbus_busy.self"] = 0x0000,
    ["l2_dbus_busy_rd.self"] = 0x0000,
    ["l2_lines_in.self.any"] = 0x0000,
    ["l2_lines_in.self.demand"] = 0x0000,
    ["l2_lines_in.self.prefetch"] = 0x0000,
    ["l2_m_lines_in.self"] = 0x0000,
    ["l2_lines_out.self.any"] = 0x0000,
    ["l2_lines_out.self.demand"] = 0x0000,
    ["l2_lines_out.self.prefetch"] = 0x0000,
    ["l2_m_lines_out.self.any"] = 0x0000,
    ["l2_m_lines_out.self.demand"] = 0x0000,
    ["l2_m_lines_out.self.prefetch"] = 0x0000,
    ["l2_ifetch.self.e_state"] = 0x0000,
    ["l2_ifetch.self.i_state"] = 0x0000,
    ["l2_ifetch.self.m_state"] = 0x0000,
    ["l2_ifetch.self.s_state"] = 0x0000,
    ["l2_ifetch.self.mesi"] = 0x0000,
    ["l2_ld.self.any.e_state"] = 0x0000,
    ["l2_ld.self.any.i_state"] = 0x0000,
    ["l2_ld.self.any.m_state"] = 0x0000,
    ["l2_ld.self.any.s_state"] = 0x0000,
    ["l2_ld.self.any.mesi"] = 0x0000,
    ["l2_ld.self.demand.e_state"] = 0x0000,
    ["l2_ld.self.demand.i_state"] = 0x0000,
    ["l2_ld.self.demand.m_state"] = 0x0000,
    ["l2_ld.self.demand.s_state"] = 0x0000,
    ["l2_ld.self.demand.mesi"] = 0x0000,
    ["l2_ld.self.prefetch.e_state"] = 0x0000,
    ["l2_ld.self.prefetch.i_state"] = 0x0000,
    ["l2_ld.self.prefetch.m_state"] = 0x0000,
    ["l2_ld.self.prefetch.s_state"] = 0x0000,
    ["l2_ld.self.prefetch.mesi"] = 0x0000,
    ["l2_st.self.e_state"] = 0x0000,
    ["l2_st.self.i_state"] = 0x0000,
    ["l2_st.self.m_state"] = 0x0000,
    ["l2_st.self.s_state"] = 0x0000,
    ["l2_st.self.mesi"] = 0x0000,
    ["l2_lock.self.e_state"] = 0x0000,
    ["l2_lock.self.i_state"] = 0x0000,
    ["l2_lock.self.m_state"] = 0x0000,
    ["l2_lock.self.s_state"] = 0x0000,
    ["l2_lock.self.mesi"] = 0x0000,
    ["l2_data_rqsts.self.e_state"] = 0x0000,
    ["l2_data_rqsts.self.i_state"] = 0x0000,
    ["l2_data_rqsts.self.m_state"] = 0x0000,
    ["l2_data_rqsts.self.s_state"] = 0x0000,
    ["l2_data_rqsts.self.mesi"] = 0x0000,
    ["l2_ld_ifetch.self.e_state"] = 0x0000,
    ["l2_ld_ifetch.self.i_state"] = 0x0000,
    ["l2_ld_ifetch.self.m_state"] = 0x0000,
    ["l2_ld_ifetch.self.s_state"] = 0x0000,
    ["l2_ld_ifetch.self.mesi"] = 0x0000,
    ["l2_rqsts.self.any.e_state"] = 0x0000,
    ["l2_rqsts.self.any.i_state"] = 0x0000,
    ["l2_rqsts.self.any.m_state"] = 0x0000,
    ["l2_rqsts.self.any.s_state"] = 0x0000,
    ["l2_rqsts.self.any.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.e_state"] = 0x0000,
    ["l2_rqsts.self.demand.m_state"] = 0x0000,
    ["l2_rqsts.self.demand.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.e_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.i_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.m_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.i_state"] = 0x0000,
    ["l2_rqsts.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.any.e_state"] = 0x0000,
    ["l2_reject_busq.self.any.i_state"] = 0x0000,
    ["l2_reject_busq.self.any.m_state"] = 0x0000,
    ["l2_reject_busq.self.any.s_state"] = 0x0000,
    ["l2_reject_busq.self.any.mesi"] = 0x0000,
    ["l2_reject_busq.self.demand.e_state"] = 0x0000,
    ["l2_reject_busq.self.demand.i_state"] = 0x0000,
    ["l2_reject_busq.self.demand.m_state"] = 0x0000,
    ["l2_reject_busq.self.demand.s_state"] = 0x0000,
    ["l2_reject_busq.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.prefetch.e_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.i_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.m_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.s_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.mesi"] = 0x0000,
    ["l2_no_req.self"] = 0x0000,
    ["eist_trans"] = 0x0000,
    ["thermal_trip"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.bus"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l1d_cache.ld"] = 0x0000,
    ["l1d_cache.st"] = 0x0000,
    ["l1d_cache.all_ref"] = 0x0000,
    ["l1d_cache.all_cache_ref"] = 0x0000,
    ["l1d_cache.repl"] = 0x0000,
    ["l1d_cache.replm"] = 0x0000,
    ["l1d_cache.evict"] = 0x0000,
    ["bus_request_outstanding.all_agents"] = 0x0000,
    ["bus_request_outstanding.self"] = 0x0000,
    ["bus_bnr_drv.all_agents"] = 0x0000,
    ["bus_bnr_drv.this_agent"] = 0x0000,
    ["bus_drdy_clocks.all_agents"] = 0x0000,
    ["bus_drdy_clocks.this_agent"] = 0x0000,
    ["bus_lock_clocks.all_agents"] = 0x0000,
    ["bus_lock_clocks.self"] = 0x0000,
    ["bus_data_rcv.self"] = 0x0000,
    ["bus_trans_brd.all_agents"] = 0x0000,
    ["bus_trans_brd.self"] = 0x0000,
    ["bus_trans_rfo.all_agents"] = 0x0000,
    ["bus_trans_rfo.self"] = 0x0000,
    ["bus_trans_wb.all_agents"] = 0x0000,
    ["bus_trans_wb.self"] = 0x0000,
    ["bus_trans_ifetch.all_agents"] = 0x0000,
    ["bus_trans_ifetch.self"] = 0x0000,
    ["bus_trans_inval.all_agents"] = 0x0000,
    ["bus_trans_inval.self"] = 0x0000,
    ["bus_trans_pwr.all_agents"] = 0x0000,
    ["bus_trans_pwr.self"] = 0x0000,
    ["bus_trans_p.all_agents"] = 0x0000,
    ["bus_trans_p.self"] = 0x0000,
    ["bus_trans_io.all_agents"] = 0x0000,
    ["bus_trans_io.self"] = 0x0000,
    ["bus_trans_def.all_agents"] = 0x0000,
    ["bus_trans_def.self"] = 0x0000,
    ["bus_trans_burst.all_agents"] = 0x0000,
    ["bus_trans_burst.self"] = 0x0000,
    ["bus_trans_mem.all_agents"] = 0x0000,
    ["bus_trans_mem.self"] = 0x0000,
    ["bus_trans_any.all_agents"] = 0x0000,
    ["bus_trans_any.self"] = 0x0000,
    ["ext_snoop.this_agent.any"] = 0x0000,
    ["ext_snoop.this_agent.clean"] = 0x0000,
    ["ext_snoop.this_agent.hit"] = 0x0000,
    ["ext_snoop.this_agent.hitm"] = 0x0000,
    ["ext_snoop.all_agents.any"] = 0x0000,
    ["ext_snoop.all_agents.clean"] = 0x0000,
    ["ext_snoop.all_agents.hit"] = 0x0000,
    ["ext_snoop.all_agents.hitm"] = 0x0000,
    ["bus_hit_drv.all_agents"] = 0x0000,
    ["bus_hit_drv.this_agent"] = 0x0000,
    ["bus_hitm_drv.all_agents"] = 0x0000,
    ["bus_hitm_drv.this_agent"] = 0x0000,
    ["busq_empty.self"] = 0x0000,
    ["snoop_stall_drv.all_agents"] = 0x0000,
    ["snoop_stall_drv.self"] = 0x0000,
    ["bus_io_wait.self"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["itlb.hit"] = 0x0000,
    ["itlb.flush"] = 0x0000,
    ["itlb.misses"] = 0x0000,
    ["cycles_icache_mem_stalled.icache_mem_stalled"] = 0x0000,
    ["decode_stall.pfb_empty"] = 0x0000,
    ["decode_stall.iq_full"] = 0x0000,
    ["br_inst_type_retired.cond"] = 0x0000,
    ["br_inst_type_retired.uncond"] = 0x0000,
    ["br_inst_type_retired.ind"] = 0x0000,
    ["br_inst_type_retired.ret"] = 0x0000,
    ["br_inst_type_retired.dir_call"] = 0x0000,
    ["br_inst_type_retired.ind_call"] = 0x0000,
    ["br_inst_type_retired.cond_taken"] = 0x0000,
    ["br_missp_type_retired.cond"] = 0x0000,
    ["br_missp_type_retired.ind"] = 0x0000,
    ["br_missp_type_retired.return"] = 0x0000,
    ["br_missp_type_retired.ind_call"] = 0x0000,
    ["br_missp_type_retired.cond_taken"] = 0x0000,
    ["macro_insts.non_cisc_decoded"] = 0x0000,
    ["macro_insts.cisc_decoded"] = 0x0000,
    ["macro_insts.all_decoded"] = 0x0000,
    ["simd_uops_exec.s"] = 0x0000,
    ["simd_uops_exec.ar"] = 0x0000,
    ["simd_sat_uop_exec.s"] = 0x0000,
    ["simd_sat_uop_exec.ar"] = 0x0000,
    ["simd_uop_type_exec.mul.s"] = 0x0000,
    ["simd_uop_type_exec.mul.ar"] = 0x0000,
    ["simd_uop_type_exec.shift.s"] = 0x0000,
    ["simd_uop_type_exec.shift.ar"] = 0x0000,
    ["simd_uop_type_exec.pack.s"] = 0x0000,
    ["simd_uop_type_exec.pack.ar"] = 0x0000,
    ["simd_uop_type_exec.unpack.s"] = 0x0000,
    ["simd_uop_type_exec.unpack.ar"] = 0x0000,
    ["simd_uop_type_exec.logical.s"] = 0x0000,
    ["simd_uop_type_exec.logical.ar"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.s"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.ar"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.stalled_cycles"] = 0x0000,
    ["uops_retired.stalls"] = 0x0000,
    ["uops.ms_cycles"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.any"] = 0x0000,
    ["br_inst_retired.pred_not_taken"] = 0x0000,
    ["br_inst_retired.mispred_not_taken"] = 0x0000,
    ["br_inst_retired.pred_taken"] = 0x0000,
    ["br_inst_retired.mispred_taken"] = 0x0000,
    ["br_inst_retired.taken"] = 0x0000,
    ["br_inst_retired.any1"] = 0x0000,
    ["br_inst_retired.mispred"] = 0x0000,
    ["cycles_int_masked.cycles_int_masked"] = 0x0000,
    ["cycles_int_masked.cycles_int_pending_and_masked"] = 0x0000,
    ["simd_inst_retired.packed_single"] = 0x0000,
    ["simd_inst_retired.scalar_single"] = 0x0000,
    ["simd_inst_retired.scalar_double"] = 0x0000,
    ["simd_inst_retired.vector"] = 0x0000,
    ["hw_int_rcv"] = 0x0000,
    ["simd_comp_inst_retired.packed_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_double"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["simd_assist"] = 0x0000,
    ["simd_instr_retired"] = 0x0000,
    ["simd_sat_instr_retired"] = 0x0000,
    ["resource_stalls.div_busy"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["bogus_br"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["reissue.overlap_store"] = 0x0000,
    ["reissue.overlap_store.ar"] = 0x0000,
   },
  },
  {"GenuineIntel-6-26", "V4", "core",
   {
    -- source: BNL/Bonnell_core_V4.tsv
    ["store_forwards.any"] = 0x0000,
    ["store_forwards.good"] = 0x0000,
    ["reissue.any"] = 0x0000,
    ["reissue.any.ar"] = 0x0000,
    ["misalign_mem_ref.split"] = 0x0000,
    ["misalign_mem_ref.ld_split"] = 0x0000,
    ["misalign_mem_ref.st_split"] = 0x0000,
    ["misalign_mem_ref.split.ar"] = 0x0000,
    ["misalign_mem_ref.ld_split.ar"] = 0x0000,
    ["misalign_mem_ref.st_split.ar"] = 0x0000,
    ["misalign_mem_ref.rmw_split"] = 0x0000,
    ["misalign_mem_ref.bubble"] = 0x0000,
    ["misalign_mem_ref.ld_bubble"] = 0x0000,
    ["misalign_mem_ref.st_bubble"] = 0x0000,
    ["misalign_mem_ref.rmw_bubble"] = 0x0000,
    ["segment_reg_loads.any"] = 0x0000,
    ["prefetch.prefetcht0"] = 0x0000,
    ["prefetch.prefetcht1"] = 0x0000,
    ["prefetch.prefetcht2"] = 0x0000,
    ["prefetch.sw_l2"] = 0x0000,
    ["prefetch.prefetchnta"] = 0x0000,
    ["prefetch.hw_prefetch"] = 0x0000,
    ["prefetch.software_prefetch"] = 0x0000,
    ["prefetch.software_prefetch.ar"] = 0x0000,
    ["data_tlb_misses.dtlb_miss"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_st"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_st"] = 0x0000,
    ["dispatch_blocked.any"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["x87_comp_ops_exe.any.s"] = 0x0000,
    ["x87_comp_ops_exe.any.ar"] = 0x0000,
    ["x87_comp_ops_exe.fxch.s"] = 0x0000,
    ["x87_comp_ops_exe.fxch.ar"] = 0x0000,
    ["fp_assist.s"] = 0x0000,
    ["fp_assist.ar"] = 0x0000,
    ["mul.s"] = 0x0000,
    ["mul.ar"] = 0x0000,
    ["div.s"] = 0x0000,
    ["div.ar"] = 0x0000,
    ["cycles_div_busy"] = 0x0000,
    ["l2_ads.self"] = 0x0000,
    ["l2_dbus_busy.self"] = 0x0000,
    ["l2_dbus_busy_rd.self"] = 0x0000,
    ["l2_lines_in.self.any"] = 0x0000,
    ["l2_lines_in.self.demand"] = 0x0000,
    ["l2_lines_in.self.prefetch"] = 0x0000,
    ["l2_m_lines_in.self"] = 0x0000,
    ["l2_lines_out.self.any"] = 0x0000,
    ["l2_lines_out.self.demand"] = 0x0000,
    ["l2_lines_out.self.prefetch"] = 0x0000,
    ["l2_m_lines_out.self.any"] = 0x0000,
    ["l2_m_lines_out.self.demand"] = 0x0000,
    ["l2_m_lines_out.self.prefetch"] = 0x0000,
    ["l2_ifetch.self.e_state"] = 0x0000,
    ["l2_ifetch.self.i_state"] = 0x0000,
    ["l2_ifetch.self.m_state"] = 0x0000,
    ["l2_ifetch.self.s_state"] = 0x0000,
    ["l2_ifetch.self.mesi"] = 0x0000,
    ["l2_ld.self.any.e_state"] = 0x0000,
    ["l2_ld.self.any.i_state"] = 0x0000,
    ["l2_ld.self.any.m_state"] = 0x0000,
    ["l2_ld.self.any.s_state"] = 0x0000,
    ["l2_ld.self.any.mesi"] = 0x0000,
    ["l2_ld.self.demand.e_state"] = 0x0000,
    ["l2_ld.self.demand.i_state"] = 0x0000,
    ["l2_ld.self.demand.m_state"] = 0x0000,
    ["l2_ld.self.demand.s_state"] = 0x0000,
    ["l2_ld.self.demand.mesi"] = 0x0000,
    ["l2_ld.self.prefetch.e_state"] = 0x0000,
    ["l2_ld.self.prefetch.i_state"] = 0x0000,
    ["l2_ld.self.prefetch.m_state"] = 0x0000,
    ["l2_ld.self.prefetch.s_state"] = 0x0000,
    ["l2_ld.self.prefetch.mesi"] = 0x0000,
    ["l2_st.self.e_state"] = 0x0000,
    ["l2_st.self.i_state"] = 0x0000,
    ["l2_st.self.m_state"] = 0x0000,
    ["l2_st.self.s_state"] = 0x0000,
    ["l2_st.self.mesi"] = 0x0000,
    ["l2_lock.self.e_state"] = 0x0000,
    ["l2_lock.self.i_state"] = 0x0000,
    ["l2_lock.self.m_state"] = 0x0000,
    ["l2_lock.self.s_state"] = 0x0000,
    ["l2_lock.self.mesi"] = 0x0000,
    ["l2_data_rqsts.self.e_state"] = 0x0000,
    ["l2_data_rqsts.self.i_state"] = 0x0000,
    ["l2_data_rqsts.self.m_state"] = 0x0000,
    ["l2_data_rqsts.self.s_state"] = 0x0000,
    ["l2_data_rqsts.self.mesi"] = 0x0000,
    ["l2_ld_ifetch.self.e_state"] = 0x0000,
    ["l2_ld_ifetch.self.i_state"] = 0x0000,
    ["l2_ld_ifetch.self.m_state"] = 0x0000,
    ["l2_ld_ifetch.self.s_state"] = 0x0000,
    ["l2_ld_ifetch.self.mesi"] = 0x0000,
    ["l2_rqsts.self.any.e_state"] = 0x0000,
    ["l2_rqsts.self.any.i_state"] = 0x0000,
    ["l2_rqsts.self.any.m_state"] = 0x0000,
    ["l2_rqsts.self.any.s_state"] = 0x0000,
    ["l2_rqsts.self.any.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.e_state"] = 0x0000,
    ["l2_rqsts.self.demand.m_state"] = 0x0000,
    ["l2_rqsts.self.demand.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.e_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.i_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.m_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.i_state"] = 0x0000,
    ["l2_rqsts.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.any.e_state"] = 0x0000,
    ["l2_reject_busq.self.any.i_state"] = 0x0000,
    ["l2_reject_busq.self.any.m_state"] = 0x0000,
    ["l2_reject_busq.self.any.s_state"] = 0x0000,
    ["l2_reject_busq.self.any.mesi"] = 0x0000,
    ["l2_reject_busq.self.demand.e_state"] = 0x0000,
    ["l2_reject_busq.self.demand.i_state"] = 0x0000,
    ["l2_reject_busq.self.demand.m_state"] = 0x0000,
    ["l2_reject_busq.self.demand.s_state"] = 0x0000,
    ["l2_reject_busq.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.prefetch.e_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.i_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.m_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.s_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.mesi"] = 0x0000,
    ["l2_no_req.self"] = 0x0000,
    ["eist_trans"] = 0x0000,
    ["thermal_trip"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.bus"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l1d_cache.ld"] = 0x0000,
    ["l1d_cache.st"] = 0x0000,
    ["l1d_cache.all_ref"] = 0x0000,
    ["l1d_cache.all_cache_ref"] = 0x0000,
    ["l1d_cache.repl"] = 0x0000,
    ["l1d_cache.replm"] = 0x0000,
    ["l1d_cache.evict"] = 0x0000,
    ["bus_request_outstanding.all_agents"] = 0x0000,
    ["bus_request_outstanding.self"] = 0x0000,
    ["bus_bnr_drv.all_agents"] = 0x0000,
    ["bus_bnr_drv.this_agent"] = 0x0000,
    ["bus_drdy_clocks.all_agents"] = 0x0000,
    ["bus_drdy_clocks.this_agent"] = 0x0000,
    ["bus_lock_clocks.all_agents"] = 0x0000,
    ["bus_lock_clocks.self"] = 0x0000,
    ["bus_data_rcv.self"] = 0x0000,
    ["bus_trans_brd.all_agents"] = 0x0000,
    ["bus_trans_brd.self"] = 0x0000,
    ["bus_trans_rfo.all_agents"] = 0x0000,
    ["bus_trans_rfo.self"] = 0x0000,
    ["bus_trans_wb.all_agents"] = 0x0000,
    ["bus_trans_wb.self"] = 0x0000,
    ["bus_trans_ifetch.all_agents"] = 0x0000,
    ["bus_trans_ifetch.self"] = 0x0000,
    ["bus_trans_inval.all_agents"] = 0x0000,
    ["bus_trans_inval.self"] = 0x0000,
    ["bus_trans_pwr.all_agents"] = 0x0000,
    ["bus_trans_pwr.self"] = 0x0000,
    ["bus_trans_p.all_agents"] = 0x0000,
    ["bus_trans_p.self"] = 0x0000,
    ["bus_trans_io.all_agents"] = 0x0000,
    ["bus_trans_io.self"] = 0x0000,
    ["bus_trans_def.all_agents"] = 0x0000,
    ["bus_trans_def.self"] = 0x0000,
    ["bus_trans_burst.all_agents"] = 0x0000,
    ["bus_trans_burst.self"] = 0x0000,
    ["bus_trans_mem.all_agents"] = 0x0000,
    ["bus_trans_mem.self"] = 0x0000,
    ["bus_trans_any.all_agents"] = 0x0000,
    ["bus_trans_any.self"] = 0x0000,
    ["ext_snoop.this_agent.any"] = 0x0000,
    ["ext_snoop.this_agent.clean"] = 0x0000,
    ["ext_snoop.this_agent.hit"] = 0x0000,
    ["ext_snoop.this_agent.hitm"] = 0x0000,
    ["ext_snoop.all_agents.any"] = 0x0000,
    ["ext_snoop.all_agents.clean"] = 0x0000,
    ["ext_snoop.all_agents.hit"] = 0x0000,
    ["ext_snoop.all_agents.hitm"] = 0x0000,
    ["bus_hit_drv.all_agents"] = 0x0000,
    ["bus_hit_drv.this_agent"] = 0x0000,
    ["bus_hitm_drv.all_agents"] = 0x0000,
    ["bus_hitm_drv.this_agent"] = 0x0000,
    ["busq_empty.self"] = 0x0000,
    ["snoop_stall_drv.all_agents"] = 0x0000,
    ["snoop_stall_drv.self"] = 0x0000,
    ["bus_io_wait.self"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["itlb.hit"] = 0x0000,
    ["itlb.flush"] = 0x0000,
    ["itlb.misses"] = 0x0000,
    ["cycles_icache_mem_stalled.icache_mem_stalled"] = 0x0000,
    ["decode_stall.pfb_empty"] = 0x0000,
    ["decode_stall.iq_full"] = 0x0000,
    ["br_inst_type_retired.cond"] = 0x0000,
    ["br_inst_type_retired.uncond"] = 0x0000,
    ["br_inst_type_retired.ind"] = 0x0000,
    ["br_inst_type_retired.ret"] = 0x0000,
    ["br_inst_type_retired.dir_call"] = 0x0000,
    ["br_inst_type_retired.ind_call"] = 0x0000,
    ["br_inst_type_retired.cond_taken"] = 0x0000,
    ["br_missp_type_retired.cond"] = 0x0000,
    ["br_missp_type_retired.ind"] = 0x0000,
    ["br_missp_type_retired.return"] = 0x0000,
    ["br_missp_type_retired.ind_call"] = 0x0000,
    ["br_missp_type_retired.cond_taken"] = 0x0000,
    ["macro_insts.non_cisc_decoded"] = 0x0000,
    ["macro_insts.cisc_decoded"] = 0x0000,
    ["macro_insts.all_decoded"] = 0x0000,
    ["simd_uops_exec.s"] = 0x0000,
    ["simd_uops_exec.ar"] = 0x0000,
    ["simd_sat_uop_exec.s"] = 0x0000,
    ["simd_sat_uop_exec.ar"] = 0x0000,
    ["simd_uop_type_exec.mul.s"] = 0x0000,
    ["simd_uop_type_exec.mul.ar"] = 0x0000,
    ["simd_uop_type_exec.shift.s"] = 0x0000,
    ["simd_uop_type_exec.shift.ar"] = 0x0000,
    ["simd_uop_type_exec.pack.s"] = 0x0000,
    ["simd_uop_type_exec.pack.ar"] = 0x0000,
    ["simd_uop_type_exec.unpack.s"] = 0x0000,
    ["simd_uop_type_exec.unpack.ar"] = 0x0000,
    ["simd_uop_type_exec.logical.s"] = 0x0000,
    ["simd_uop_type_exec.logical.ar"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.s"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.ar"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.stalled_cycles"] = 0x0000,
    ["uops_retired.stalls"] = 0x0000,
    ["uops.ms_cycles"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.any"] = 0x0000,
    ["br_inst_retired.pred_not_taken"] = 0x0000,
    ["br_inst_retired.mispred_not_taken"] = 0x0000,
    ["br_inst_retired.pred_taken"] = 0x0000,
    ["br_inst_retired.mispred_taken"] = 0x0000,
    ["br_inst_retired.taken"] = 0x0000,
    ["br_inst_retired.any1"] = 0x0000,
    ["br_inst_retired.mispred"] = 0x0000,
    ["cycles_int_masked.cycles_int_masked"] = 0x0000,
    ["cycles_int_masked.cycles_int_pending_and_masked"] = 0x0000,
    ["simd_inst_retired.packed_single"] = 0x0000,
    ["simd_inst_retired.scalar_single"] = 0x0000,
    ["simd_inst_retired.scalar_double"] = 0x0000,
    ["simd_inst_retired.vector"] = 0x0000,
    ["hw_int_rcv"] = 0x0000,
    ["simd_comp_inst_retired.packed_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_double"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["simd_assist"] = 0x0000,
    ["simd_instr_retired"] = 0x0000,
    ["simd_sat_instr_retired"] = 0x0000,
    ["resource_stalls.div_busy"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["bogus_br"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["reissue.overlap_store"] = 0x0000,
    ["reissue.overlap_store.ar"] = 0x0000,
   },
  },
  {"GenuineIntel-6-27", "V4", "core",
   {
    -- source: BNL/Bonnell_core_V4.tsv
    ["store_forwards.any"] = 0x0000,
    ["store_forwards.good"] = 0x0000,
    ["reissue.any"] = 0x0000,
    ["reissue.any.ar"] = 0x0000,
    ["misalign_mem_ref.split"] = 0x0000,
    ["misalign_mem_ref.ld_split"] = 0x0000,
    ["misalign_mem_ref.st_split"] = 0x0000,
    ["misalign_mem_ref.split.ar"] = 0x0000,
    ["misalign_mem_ref.ld_split.ar"] = 0x0000,
    ["misalign_mem_ref.st_split.ar"] = 0x0000,
    ["misalign_mem_ref.rmw_split"] = 0x0000,
    ["misalign_mem_ref.bubble"] = 0x0000,
    ["misalign_mem_ref.ld_bubble"] = 0x0000,
    ["misalign_mem_ref.st_bubble"] = 0x0000,
    ["misalign_mem_ref.rmw_bubble"] = 0x0000,
    ["segment_reg_loads.any"] = 0x0000,
    ["prefetch.prefetcht0"] = 0x0000,
    ["prefetch.prefetcht1"] = 0x0000,
    ["prefetch.prefetcht2"] = 0x0000,
    ["prefetch.sw_l2"] = 0x0000,
    ["prefetch.prefetchnta"] = 0x0000,
    ["prefetch.hw_prefetch"] = 0x0000,
    ["prefetch.software_prefetch"] = 0x0000,
    ["prefetch.software_prefetch.ar"] = 0x0000,
    ["data_tlb_misses.dtlb_miss"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_st"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_st"] = 0x0000,
    ["dispatch_blocked.any"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["x87_comp_ops_exe.any.s"] = 0x0000,
    ["x87_comp_ops_exe.any.ar"] = 0x0000,
    ["x87_comp_ops_exe.fxch.s"] = 0x0000,
    ["x87_comp_ops_exe.fxch.ar"] = 0x0000,
    ["fp_assist.s"] = 0x0000,
    ["fp_assist.ar"] = 0x0000,
    ["mul.s"] = 0x0000,
    ["mul.ar"] = 0x0000,
    ["div.s"] = 0x0000,
    ["div.ar"] = 0x0000,
    ["cycles_div_busy"] = 0x0000,
    ["l2_ads.self"] = 0x0000,
    ["l2_dbus_busy.self"] = 0x0000,
    ["l2_dbus_busy_rd.self"] = 0x0000,
    ["l2_lines_in.self.any"] = 0x0000,
    ["l2_lines_in.self.demand"] = 0x0000,
    ["l2_lines_in.self.prefetch"] = 0x0000,
    ["l2_m_lines_in.self"] = 0x0000,
    ["l2_lines_out.self.any"] = 0x0000,
    ["l2_lines_out.self.demand"] = 0x0000,
    ["l2_lines_out.self.prefetch"] = 0x0000,
    ["l2_m_lines_out.self.any"] = 0x0000,
    ["l2_m_lines_out.self.demand"] = 0x0000,
    ["l2_m_lines_out.self.prefetch"] = 0x0000,
    ["l2_ifetch.self.e_state"] = 0x0000,
    ["l2_ifetch.self.i_state"] = 0x0000,
    ["l2_ifetch.self.m_state"] = 0x0000,
    ["l2_ifetch.self.s_state"] = 0x0000,
    ["l2_ifetch.self.mesi"] = 0x0000,
    ["l2_ld.self.any.e_state"] = 0x0000,
    ["l2_ld.self.any.i_state"] = 0x0000,
    ["l2_ld.self.any.m_state"] = 0x0000,
    ["l2_ld.self.any.s_state"] = 0x0000,
    ["l2_ld.self.any.mesi"] = 0x0000,
    ["l2_ld.self.demand.e_state"] = 0x0000,
    ["l2_ld.self.demand.i_state"] = 0x0000,
    ["l2_ld.self.demand.m_state"] = 0x0000,
    ["l2_ld.self.demand.s_state"] = 0x0000,
    ["l2_ld.self.demand.mesi"] = 0x0000,
    ["l2_ld.self.prefetch.e_state"] = 0x0000,
    ["l2_ld.self.prefetch.i_state"] = 0x0000,
    ["l2_ld.self.prefetch.m_state"] = 0x0000,
    ["l2_ld.self.prefetch.s_state"] = 0x0000,
    ["l2_ld.self.prefetch.mesi"] = 0x0000,
    ["l2_st.self.e_state"] = 0x0000,
    ["l2_st.self.i_state"] = 0x0000,
    ["l2_st.self.m_state"] = 0x0000,
    ["l2_st.self.s_state"] = 0x0000,
    ["l2_st.self.mesi"] = 0x0000,
    ["l2_lock.self.e_state"] = 0x0000,
    ["l2_lock.self.i_state"] = 0x0000,
    ["l2_lock.self.m_state"] = 0x0000,
    ["l2_lock.self.s_state"] = 0x0000,
    ["l2_lock.self.mesi"] = 0x0000,
    ["l2_data_rqsts.self.e_state"] = 0x0000,
    ["l2_data_rqsts.self.i_state"] = 0x0000,
    ["l2_data_rqsts.self.m_state"] = 0x0000,
    ["l2_data_rqsts.self.s_state"] = 0x0000,
    ["l2_data_rqsts.self.mesi"] = 0x0000,
    ["l2_ld_ifetch.self.e_state"] = 0x0000,
    ["l2_ld_ifetch.self.i_state"] = 0x0000,
    ["l2_ld_ifetch.self.m_state"] = 0x0000,
    ["l2_ld_ifetch.self.s_state"] = 0x0000,
    ["l2_ld_ifetch.self.mesi"] = 0x0000,
    ["l2_rqsts.self.any.e_state"] = 0x0000,
    ["l2_rqsts.self.any.i_state"] = 0x0000,
    ["l2_rqsts.self.any.m_state"] = 0x0000,
    ["l2_rqsts.self.any.s_state"] = 0x0000,
    ["l2_rqsts.self.any.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.e_state"] = 0x0000,
    ["l2_rqsts.self.demand.m_state"] = 0x0000,
    ["l2_rqsts.self.demand.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.e_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.i_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.m_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.i_state"] = 0x0000,
    ["l2_rqsts.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.any.e_state"] = 0x0000,
    ["l2_reject_busq.self.any.i_state"] = 0x0000,
    ["l2_reject_busq.self.any.m_state"] = 0x0000,
    ["l2_reject_busq.self.any.s_state"] = 0x0000,
    ["l2_reject_busq.self.any.mesi"] = 0x0000,
    ["l2_reject_busq.self.demand.e_state"] = 0x0000,
    ["l2_reject_busq.self.demand.i_state"] = 0x0000,
    ["l2_reject_busq.self.demand.m_state"] = 0x0000,
    ["l2_reject_busq.self.demand.s_state"] = 0x0000,
    ["l2_reject_busq.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.prefetch.e_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.i_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.m_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.s_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.mesi"] = 0x0000,
    ["l2_no_req.self"] = 0x0000,
    ["eist_trans"] = 0x0000,
    ["thermal_trip"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.bus"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l1d_cache.ld"] = 0x0000,
    ["l1d_cache.st"] = 0x0000,
    ["l1d_cache.all_ref"] = 0x0000,
    ["l1d_cache.all_cache_ref"] = 0x0000,
    ["l1d_cache.repl"] = 0x0000,
    ["l1d_cache.replm"] = 0x0000,
    ["l1d_cache.evict"] = 0x0000,
    ["bus_request_outstanding.all_agents"] = 0x0000,
    ["bus_request_outstanding.self"] = 0x0000,
    ["bus_bnr_drv.all_agents"] = 0x0000,
    ["bus_bnr_drv.this_agent"] = 0x0000,
    ["bus_drdy_clocks.all_agents"] = 0x0000,
    ["bus_drdy_clocks.this_agent"] = 0x0000,
    ["bus_lock_clocks.all_agents"] = 0x0000,
    ["bus_lock_clocks.self"] = 0x0000,
    ["bus_data_rcv.self"] = 0x0000,
    ["bus_trans_brd.all_agents"] = 0x0000,
    ["bus_trans_brd.self"] = 0x0000,
    ["bus_trans_rfo.all_agents"] = 0x0000,
    ["bus_trans_rfo.self"] = 0x0000,
    ["bus_trans_wb.all_agents"] = 0x0000,
    ["bus_trans_wb.self"] = 0x0000,
    ["bus_trans_ifetch.all_agents"] = 0x0000,
    ["bus_trans_ifetch.self"] = 0x0000,
    ["bus_trans_inval.all_agents"] = 0x0000,
    ["bus_trans_inval.self"] = 0x0000,
    ["bus_trans_pwr.all_agents"] = 0x0000,
    ["bus_trans_pwr.self"] = 0x0000,
    ["bus_trans_p.all_agents"] = 0x0000,
    ["bus_trans_p.self"] = 0x0000,
    ["bus_trans_io.all_agents"] = 0x0000,
    ["bus_trans_io.self"] = 0x0000,
    ["bus_trans_def.all_agents"] = 0x0000,
    ["bus_trans_def.self"] = 0x0000,
    ["bus_trans_burst.all_agents"] = 0x0000,
    ["bus_trans_burst.self"] = 0x0000,
    ["bus_trans_mem.all_agents"] = 0x0000,
    ["bus_trans_mem.self"] = 0x0000,
    ["bus_trans_any.all_agents"] = 0x0000,
    ["bus_trans_any.self"] = 0x0000,
    ["ext_snoop.this_agent.any"] = 0x0000,
    ["ext_snoop.this_agent.clean"] = 0x0000,
    ["ext_snoop.this_agent.hit"] = 0x0000,
    ["ext_snoop.this_agent.hitm"] = 0x0000,
    ["ext_snoop.all_agents.any"] = 0x0000,
    ["ext_snoop.all_agents.clean"] = 0x0000,
    ["ext_snoop.all_agents.hit"] = 0x0000,
    ["ext_snoop.all_agents.hitm"] = 0x0000,
    ["bus_hit_drv.all_agents"] = 0x0000,
    ["bus_hit_drv.this_agent"] = 0x0000,
    ["bus_hitm_drv.all_agents"] = 0x0000,
    ["bus_hitm_drv.this_agent"] = 0x0000,
    ["busq_empty.self"] = 0x0000,
    ["snoop_stall_drv.all_agents"] = 0x0000,
    ["snoop_stall_drv.self"] = 0x0000,
    ["bus_io_wait.self"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["itlb.hit"] = 0x0000,
    ["itlb.flush"] = 0x0000,
    ["itlb.misses"] = 0x0000,
    ["cycles_icache_mem_stalled.icache_mem_stalled"] = 0x0000,
    ["decode_stall.pfb_empty"] = 0x0000,
    ["decode_stall.iq_full"] = 0x0000,
    ["br_inst_type_retired.cond"] = 0x0000,
    ["br_inst_type_retired.uncond"] = 0x0000,
    ["br_inst_type_retired.ind"] = 0x0000,
    ["br_inst_type_retired.ret"] = 0x0000,
    ["br_inst_type_retired.dir_call"] = 0x0000,
    ["br_inst_type_retired.ind_call"] = 0x0000,
    ["br_inst_type_retired.cond_taken"] = 0x0000,
    ["br_missp_type_retired.cond"] = 0x0000,
    ["br_missp_type_retired.ind"] = 0x0000,
    ["br_missp_type_retired.return"] = 0x0000,
    ["br_missp_type_retired.ind_call"] = 0x0000,
    ["br_missp_type_retired.cond_taken"] = 0x0000,
    ["macro_insts.non_cisc_decoded"] = 0x0000,
    ["macro_insts.cisc_decoded"] = 0x0000,
    ["macro_insts.all_decoded"] = 0x0000,
    ["simd_uops_exec.s"] = 0x0000,
    ["simd_uops_exec.ar"] = 0x0000,
    ["simd_sat_uop_exec.s"] = 0x0000,
    ["simd_sat_uop_exec.ar"] = 0x0000,
    ["simd_uop_type_exec.mul.s"] = 0x0000,
    ["simd_uop_type_exec.mul.ar"] = 0x0000,
    ["simd_uop_type_exec.shift.s"] = 0x0000,
    ["simd_uop_type_exec.shift.ar"] = 0x0000,
    ["simd_uop_type_exec.pack.s"] = 0x0000,
    ["simd_uop_type_exec.pack.ar"] = 0x0000,
    ["simd_uop_type_exec.unpack.s"] = 0x0000,
    ["simd_uop_type_exec.unpack.ar"] = 0x0000,
    ["simd_uop_type_exec.logical.s"] = 0x0000,
    ["simd_uop_type_exec.logical.ar"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.s"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.ar"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.stalled_cycles"] = 0x0000,
    ["uops_retired.stalls"] = 0x0000,
    ["uops.ms_cycles"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.any"] = 0x0000,
    ["br_inst_retired.pred_not_taken"] = 0x0000,
    ["br_inst_retired.mispred_not_taken"] = 0x0000,
    ["br_inst_retired.pred_taken"] = 0x0000,
    ["br_inst_retired.mispred_taken"] = 0x0000,
    ["br_inst_retired.taken"] = 0x0000,
    ["br_inst_retired.any1"] = 0x0000,
    ["br_inst_retired.mispred"] = 0x0000,
    ["cycles_int_masked.cycles_int_masked"] = 0x0000,
    ["cycles_int_masked.cycles_int_pending_and_masked"] = 0x0000,
    ["simd_inst_retired.packed_single"] = 0x0000,
    ["simd_inst_retired.scalar_single"] = 0x0000,
    ["simd_inst_retired.scalar_double"] = 0x0000,
    ["simd_inst_retired.vector"] = 0x0000,
    ["hw_int_rcv"] = 0x0000,
    ["simd_comp_inst_retired.packed_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_double"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["simd_assist"] = 0x0000,
    ["simd_instr_retired"] = 0x0000,
    ["simd_sat_instr_retired"] = 0x0000,
    ["resource_stalls.div_busy"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["bogus_br"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["reissue.overlap_store"] = 0x0000,
    ["reissue.overlap_store.ar"] = 0x0000,
   },
  },
  {"GenuineIntel-6-36", "V4", "core",
   {
    -- source: BNL/Bonnell_core_V4.tsv
    ["store_forwards.any"] = 0x0000,
    ["store_forwards.good"] = 0x0000,
    ["reissue.any"] = 0x0000,
    ["reissue.any.ar"] = 0x0000,
    ["misalign_mem_ref.split"] = 0x0000,
    ["misalign_mem_ref.ld_split"] = 0x0000,
    ["misalign_mem_ref.st_split"] = 0x0000,
    ["misalign_mem_ref.split.ar"] = 0x0000,
    ["misalign_mem_ref.ld_split.ar"] = 0x0000,
    ["misalign_mem_ref.st_split.ar"] = 0x0000,
    ["misalign_mem_ref.rmw_split"] = 0x0000,
    ["misalign_mem_ref.bubble"] = 0x0000,
    ["misalign_mem_ref.ld_bubble"] = 0x0000,
    ["misalign_mem_ref.st_bubble"] = 0x0000,
    ["misalign_mem_ref.rmw_bubble"] = 0x0000,
    ["segment_reg_loads.any"] = 0x0000,
    ["prefetch.prefetcht0"] = 0x0000,
    ["prefetch.prefetcht1"] = 0x0000,
    ["prefetch.prefetcht2"] = 0x0000,
    ["prefetch.sw_l2"] = 0x0000,
    ["prefetch.prefetchnta"] = 0x0000,
    ["prefetch.hw_prefetch"] = 0x0000,
    ["prefetch.software_prefetch"] = 0x0000,
    ["prefetch.software_prefetch.ar"] = 0x0000,
    ["data_tlb_misses.dtlb_miss"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_st"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_st"] = 0x0000,
    ["dispatch_blocked.any"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["x87_comp_ops_exe.any.s"] = 0x0000,
    ["x87_comp_ops_exe.any.ar"] = 0x0000,
    ["x87_comp_ops_exe.fxch.s"] = 0x0000,
    ["x87_comp_ops_exe.fxch.ar"] = 0x0000,
    ["fp_assist.s"] = 0x0000,
    ["fp_assist.ar"] = 0x0000,
    ["mul.s"] = 0x0000,
    ["mul.ar"] = 0x0000,
    ["div.s"] = 0x0000,
    ["div.ar"] = 0x0000,
    ["cycles_div_busy"] = 0x0000,
    ["l2_ads.self"] = 0x0000,
    ["l2_dbus_busy.self"] = 0x0000,
    ["l2_dbus_busy_rd.self"] = 0x0000,
    ["l2_lines_in.self.any"] = 0x0000,
    ["l2_lines_in.self.demand"] = 0x0000,
    ["l2_lines_in.self.prefetch"] = 0x0000,
    ["l2_m_lines_in.self"] = 0x0000,
    ["l2_lines_out.self.any"] = 0x0000,
    ["l2_lines_out.self.demand"] = 0x0000,
    ["l2_lines_out.self.prefetch"] = 0x0000,
    ["l2_m_lines_out.self.any"] = 0x0000,
    ["l2_m_lines_out.self.demand"] = 0x0000,
    ["l2_m_lines_out.self.prefetch"] = 0x0000,
    ["l2_ifetch.self.e_state"] = 0x0000,
    ["l2_ifetch.self.i_state"] = 0x0000,
    ["l2_ifetch.self.m_state"] = 0x0000,
    ["l2_ifetch.self.s_state"] = 0x0000,
    ["l2_ifetch.self.mesi"] = 0x0000,
    ["l2_ld.self.any.e_state"] = 0x0000,
    ["l2_ld.self.any.i_state"] = 0x0000,
    ["l2_ld.self.any.m_state"] = 0x0000,
    ["l2_ld.self.any.s_state"] = 0x0000,
    ["l2_ld.self.any.mesi"] = 0x0000,
    ["l2_ld.self.demand.e_state"] = 0x0000,
    ["l2_ld.self.demand.i_state"] = 0x0000,
    ["l2_ld.self.demand.m_state"] = 0x0000,
    ["l2_ld.self.demand.s_state"] = 0x0000,
    ["l2_ld.self.demand.mesi"] = 0x0000,
    ["l2_ld.self.prefetch.e_state"] = 0x0000,
    ["l2_ld.self.prefetch.i_state"] = 0x0000,
    ["l2_ld.self.prefetch.m_state"] = 0x0000,
    ["l2_ld.self.prefetch.s_state"] = 0x0000,
    ["l2_ld.self.prefetch.mesi"] = 0x0000,
    ["l2_st.self.e_state"] = 0x0000,
    ["l2_st.self.i_state"] = 0x0000,
    ["l2_st.self.m_state"] = 0x0000,
    ["l2_st.self.s_state"] = 0x0000,
    ["l2_st.self.mesi"] = 0x0000,
    ["l2_lock.self.e_state"] = 0x0000,
    ["l2_lock.self.i_state"] = 0x0000,
    ["l2_lock.self.m_state"] = 0x0000,
    ["l2_lock.self.s_state"] = 0x0000,
    ["l2_lock.self.mesi"] = 0x0000,
    ["l2_data_rqsts.self.e_state"] = 0x0000,
    ["l2_data_rqsts.self.i_state"] = 0x0000,
    ["l2_data_rqsts.self.m_state"] = 0x0000,
    ["l2_data_rqsts.self.s_state"] = 0x0000,
    ["l2_data_rqsts.self.mesi"] = 0x0000,
    ["l2_ld_ifetch.self.e_state"] = 0x0000,
    ["l2_ld_ifetch.self.i_state"] = 0x0000,
    ["l2_ld_ifetch.self.m_state"] = 0x0000,
    ["l2_ld_ifetch.self.s_state"] = 0x0000,
    ["l2_ld_ifetch.self.mesi"] = 0x0000,
    ["l2_rqsts.self.any.e_state"] = 0x0000,
    ["l2_rqsts.self.any.i_state"] = 0x0000,
    ["l2_rqsts.self.any.m_state"] = 0x0000,
    ["l2_rqsts.self.any.s_state"] = 0x0000,
    ["l2_rqsts.self.any.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.e_state"] = 0x0000,
    ["l2_rqsts.self.demand.m_state"] = 0x0000,
    ["l2_rqsts.self.demand.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.e_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.i_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.m_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.i_state"] = 0x0000,
    ["l2_rqsts.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.any.e_state"] = 0x0000,
    ["l2_reject_busq.self.any.i_state"] = 0x0000,
    ["l2_reject_busq.self.any.m_state"] = 0x0000,
    ["l2_reject_busq.self.any.s_state"] = 0x0000,
    ["l2_reject_busq.self.any.mesi"] = 0x0000,
    ["l2_reject_busq.self.demand.e_state"] = 0x0000,
    ["l2_reject_busq.self.demand.i_state"] = 0x0000,
    ["l2_reject_busq.self.demand.m_state"] = 0x0000,
    ["l2_reject_busq.self.demand.s_state"] = 0x0000,
    ["l2_reject_busq.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.prefetch.e_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.i_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.m_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.s_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.mesi"] = 0x0000,
    ["l2_no_req.self"] = 0x0000,
    ["eist_trans"] = 0x0000,
    ["thermal_trip"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.bus"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l1d_cache.ld"] = 0x0000,
    ["l1d_cache.st"] = 0x0000,
    ["l1d_cache.all_ref"] = 0x0000,
    ["l1d_cache.all_cache_ref"] = 0x0000,
    ["l1d_cache.repl"] = 0x0000,
    ["l1d_cache.replm"] = 0x0000,
    ["l1d_cache.evict"] = 0x0000,
    ["bus_request_outstanding.all_agents"] = 0x0000,
    ["bus_request_outstanding.self"] = 0x0000,
    ["bus_bnr_drv.all_agents"] = 0x0000,
    ["bus_bnr_drv.this_agent"] = 0x0000,
    ["bus_drdy_clocks.all_agents"] = 0x0000,
    ["bus_drdy_clocks.this_agent"] = 0x0000,
    ["bus_lock_clocks.all_agents"] = 0x0000,
    ["bus_lock_clocks.self"] = 0x0000,
    ["bus_data_rcv.self"] = 0x0000,
    ["bus_trans_brd.all_agents"] = 0x0000,
    ["bus_trans_brd.self"] = 0x0000,
    ["bus_trans_rfo.all_agents"] = 0x0000,
    ["bus_trans_rfo.self"] = 0x0000,
    ["bus_trans_wb.all_agents"] = 0x0000,
    ["bus_trans_wb.self"] = 0x0000,
    ["bus_trans_ifetch.all_agents"] = 0x0000,
    ["bus_trans_ifetch.self"] = 0x0000,
    ["bus_trans_inval.all_agents"] = 0x0000,
    ["bus_trans_inval.self"] = 0x0000,
    ["bus_trans_pwr.all_agents"] = 0x0000,
    ["bus_trans_pwr.self"] = 0x0000,
    ["bus_trans_p.all_agents"] = 0x0000,
    ["bus_trans_p.self"] = 0x0000,
    ["bus_trans_io.all_agents"] = 0x0000,
    ["bus_trans_io.self"] = 0x0000,
    ["bus_trans_def.all_agents"] = 0x0000,
    ["bus_trans_def.self"] = 0x0000,
    ["bus_trans_burst.all_agents"] = 0x0000,
    ["bus_trans_burst.self"] = 0x0000,
    ["bus_trans_mem.all_agents"] = 0x0000,
    ["bus_trans_mem.self"] = 0x0000,
    ["bus_trans_any.all_agents"] = 0x0000,
    ["bus_trans_any.self"] = 0x0000,
    ["ext_snoop.this_agent.any"] = 0x0000,
    ["ext_snoop.this_agent.clean"] = 0x0000,
    ["ext_snoop.this_agent.hit"] = 0x0000,
    ["ext_snoop.this_agent.hitm"] = 0x0000,
    ["ext_snoop.all_agents.any"] = 0x0000,
    ["ext_snoop.all_agents.clean"] = 0x0000,
    ["ext_snoop.all_agents.hit"] = 0x0000,
    ["ext_snoop.all_agents.hitm"] = 0x0000,
    ["bus_hit_drv.all_agents"] = 0x0000,
    ["bus_hit_drv.this_agent"] = 0x0000,
    ["bus_hitm_drv.all_agents"] = 0x0000,
    ["bus_hitm_drv.this_agent"] = 0x0000,
    ["busq_empty.self"] = 0x0000,
    ["snoop_stall_drv.all_agents"] = 0x0000,
    ["snoop_stall_drv.self"] = 0x0000,
    ["bus_io_wait.self"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["itlb.hit"] = 0x0000,
    ["itlb.flush"] = 0x0000,
    ["itlb.misses"] = 0x0000,
    ["cycles_icache_mem_stalled.icache_mem_stalled"] = 0x0000,
    ["decode_stall.pfb_empty"] = 0x0000,
    ["decode_stall.iq_full"] = 0x0000,
    ["br_inst_type_retired.cond"] = 0x0000,
    ["br_inst_type_retired.uncond"] = 0x0000,
    ["br_inst_type_retired.ind"] = 0x0000,
    ["br_inst_type_retired.ret"] = 0x0000,
    ["br_inst_type_retired.dir_call"] = 0x0000,
    ["br_inst_type_retired.ind_call"] = 0x0000,
    ["br_inst_type_retired.cond_taken"] = 0x0000,
    ["br_missp_type_retired.cond"] = 0x0000,
    ["br_missp_type_retired.ind"] = 0x0000,
    ["br_missp_type_retired.return"] = 0x0000,
    ["br_missp_type_retired.ind_call"] = 0x0000,
    ["br_missp_type_retired.cond_taken"] = 0x0000,
    ["macro_insts.non_cisc_decoded"] = 0x0000,
    ["macro_insts.cisc_decoded"] = 0x0000,
    ["macro_insts.all_decoded"] = 0x0000,
    ["simd_uops_exec.s"] = 0x0000,
    ["simd_uops_exec.ar"] = 0x0000,
    ["simd_sat_uop_exec.s"] = 0x0000,
    ["simd_sat_uop_exec.ar"] = 0x0000,
    ["simd_uop_type_exec.mul.s"] = 0x0000,
    ["simd_uop_type_exec.mul.ar"] = 0x0000,
    ["simd_uop_type_exec.shift.s"] = 0x0000,
    ["simd_uop_type_exec.shift.ar"] = 0x0000,
    ["simd_uop_type_exec.pack.s"] = 0x0000,
    ["simd_uop_type_exec.pack.ar"] = 0x0000,
    ["simd_uop_type_exec.unpack.s"] = 0x0000,
    ["simd_uop_type_exec.unpack.ar"] = 0x0000,
    ["simd_uop_type_exec.logical.s"] = 0x0000,
    ["simd_uop_type_exec.logical.ar"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.s"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.ar"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.stalled_cycles"] = 0x0000,
    ["uops_retired.stalls"] = 0x0000,
    ["uops.ms_cycles"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.any"] = 0x0000,
    ["br_inst_retired.pred_not_taken"] = 0x0000,
    ["br_inst_retired.mispred_not_taken"] = 0x0000,
    ["br_inst_retired.pred_taken"] = 0x0000,
    ["br_inst_retired.mispred_taken"] = 0x0000,
    ["br_inst_retired.taken"] = 0x0000,
    ["br_inst_retired.any1"] = 0x0000,
    ["br_inst_retired.mispred"] = 0x0000,
    ["cycles_int_masked.cycles_int_masked"] = 0x0000,
    ["cycles_int_masked.cycles_int_pending_and_masked"] = 0x0000,
    ["simd_inst_retired.packed_single"] = 0x0000,
    ["simd_inst_retired.scalar_single"] = 0x0000,
    ["simd_inst_retired.scalar_double"] = 0x0000,
    ["simd_inst_retired.vector"] = 0x0000,
    ["hw_int_rcv"] = 0x0000,
    ["simd_comp_inst_retired.packed_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_double"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["simd_assist"] = 0x0000,
    ["simd_instr_retired"] = 0x0000,
    ["simd_sat_instr_retired"] = 0x0000,
    ["resource_stalls.div_busy"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["bogus_br"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["reissue.overlap_store"] = 0x0000,
    ["reissue.overlap_store.ar"] = 0x0000,
   },
  },
  {"GenuineIntel-6-35", "V4", "core",
   {
    -- source: BNL/Bonnell_core_V4.tsv
    ["store_forwards.any"] = 0x0000,
    ["store_forwards.good"] = 0x0000,
    ["reissue.any"] = 0x0000,
    ["reissue.any.ar"] = 0x0000,
    ["misalign_mem_ref.split"] = 0x0000,
    ["misalign_mem_ref.ld_split"] = 0x0000,
    ["misalign_mem_ref.st_split"] = 0x0000,
    ["misalign_mem_ref.split.ar"] = 0x0000,
    ["misalign_mem_ref.ld_split.ar"] = 0x0000,
    ["misalign_mem_ref.st_split.ar"] = 0x0000,
    ["misalign_mem_ref.rmw_split"] = 0x0000,
    ["misalign_mem_ref.bubble"] = 0x0000,
    ["misalign_mem_ref.ld_bubble"] = 0x0000,
    ["misalign_mem_ref.st_bubble"] = 0x0000,
    ["misalign_mem_ref.rmw_bubble"] = 0x0000,
    ["segment_reg_loads.any"] = 0x0000,
    ["prefetch.prefetcht0"] = 0x0000,
    ["prefetch.prefetcht1"] = 0x0000,
    ["prefetch.prefetcht2"] = 0x0000,
    ["prefetch.sw_l2"] = 0x0000,
    ["prefetch.prefetchnta"] = 0x0000,
    ["prefetch.hw_prefetch"] = 0x0000,
    ["prefetch.software_prefetch"] = 0x0000,
    ["prefetch.software_prefetch.ar"] = 0x0000,
    ["data_tlb_misses.dtlb_miss"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_ld"] = 0x0000,
    ["data_tlb_misses.dtlb_miss_st"] = 0x0000,
    ["data_tlb_misses.l0_dtlb_miss_st"] = 0x0000,
    ["dispatch_blocked.any"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["x87_comp_ops_exe.any.s"] = 0x0000,
    ["x87_comp_ops_exe.any.ar"] = 0x0000,
    ["x87_comp_ops_exe.fxch.s"] = 0x0000,
    ["x87_comp_ops_exe.fxch.ar"] = 0x0000,
    ["fp_assist.s"] = 0x0000,
    ["fp_assist.ar"] = 0x0000,
    ["mul.s"] = 0x0000,
    ["mul.ar"] = 0x0000,
    ["div.s"] = 0x0000,
    ["div.ar"] = 0x0000,
    ["cycles_div_busy"] = 0x0000,
    ["l2_ads.self"] = 0x0000,
    ["l2_dbus_busy.self"] = 0x0000,
    ["l2_dbus_busy_rd.self"] = 0x0000,
    ["l2_lines_in.self.any"] = 0x0000,
    ["l2_lines_in.self.demand"] = 0x0000,
    ["l2_lines_in.self.prefetch"] = 0x0000,
    ["l2_m_lines_in.self"] = 0x0000,
    ["l2_lines_out.self.any"] = 0x0000,
    ["l2_lines_out.self.demand"] = 0x0000,
    ["l2_lines_out.self.prefetch"] = 0x0000,
    ["l2_m_lines_out.self.any"] = 0x0000,
    ["l2_m_lines_out.self.demand"] = 0x0000,
    ["l2_m_lines_out.self.prefetch"] = 0x0000,
    ["l2_ifetch.self.e_state"] = 0x0000,
    ["l2_ifetch.self.i_state"] = 0x0000,
    ["l2_ifetch.self.m_state"] = 0x0000,
    ["l2_ifetch.self.s_state"] = 0x0000,
    ["l2_ifetch.self.mesi"] = 0x0000,
    ["l2_ld.self.any.e_state"] = 0x0000,
    ["l2_ld.self.any.i_state"] = 0x0000,
    ["l2_ld.self.any.m_state"] = 0x0000,
    ["l2_ld.self.any.s_state"] = 0x0000,
    ["l2_ld.self.any.mesi"] = 0x0000,
    ["l2_ld.self.demand.e_state"] = 0x0000,
    ["l2_ld.self.demand.i_state"] = 0x0000,
    ["l2_ld.self.demand.m_state"] = 0x0000,
    ["l2_ld.self.demand.s_state"] = 0x0000,
    ["l2_ld.self.demand.mesi"] = 0x0000,
    ["l2_ld.self.prefetch.e_state"] = 0x0000,
    ["l2_ld.self.prefetch.i_state"] = 0x0000,
    ["l2_ld.self.prefetch.m_state"] = 0x0000,
    ["l2_ld.self.prefetch.s_state"] = 0x0000,
    ["l2_ld.self.prefetch.mesi"] = 0x0000,
    ["l2_st.self.e_state"] = 0x0000,
    ["l2_st.self.i_state"] = 0x0000,
    ["l2_st.self.m_state"] = 0x0000,
    ["l2_st.self.s_state"] = 0x0000,
    ["l2_st.self.mesi"] = 0x0000,
    ["l2_lock.self.e_state"] = 0x0000,
    ["l2_lock.self.i_state"] = 0x0000,
    ["l2_lock.self.m_state"] = 0x0000,
    ["l2_lock.self.s_state"] = 0x0000,
    ["l2_lock.self.mesi"] = 0x0000,
    ["l2_data_rqsts.self.e_state"] = 0x0000,
    ["l2_data_rqsts.self.i_state"] = 0x0000,
    ["l2_data_rqsts.self.m_state"] = 0x0000,
    ["l2_data_rqsts.self.s_state"] = 0x0000,
    ["l2_data_rqsts.self.mesi"] = 0x0000,
    ["l2_ld_ifetch.self.e_state"] = 0x0000,
    ["l2_ld_ifetch.self.i_state"] = 0x0000,
    ["l2_ld_ifetch.self.m_state"] = 0x0000,
    ["l2_ld_ifetch.self.s_state"] = 0x0000,
    ["l2_ld_ifetch.self.mesi"] = 0x0000,
    ["l2_rqsts.self.any.e_state"] = 0x0000,
    ["l2_rqsts.self.any.i_state"] = 0x0000,
    ["l2_rqsts.self.any.m_state"] = 0x0000,
    ["l2_rqsts.self.any.s_state"] = 0x0000,
    ["l2_rqsts.self.any.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.e_state"] = 0x0000,
    ["l2_rqsts.self.demand.m_state"] = 0x0000,
    ["l2_rqsts.self.demand.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.e_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.i_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.m_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.s_state"] = 0x0000,
    ["l2_rqsts.self.prefetch.mesi"] = 0x0000,
    ["l2_rqsts.self.demand.i_state"] = 0x0000,
    ["l2_rqsts.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.any.e_state"] = 0x0000,
    ["l2_reject_busq.self.any.i_state"] = 0x0000,
    ["l2_reject_busq.self.any.m_state"] = 0x0000,
    ["l2_reject_busq.self.any.s_state"] = 0x0000,
    ["l2_reject_busq.self.any.mesi"] = 0x0000,
    ["l2_reject_busq.self.demand.e_state"] = 0x0000,
    ["l2_reject_busq.self.demand.i_state"] = 0x0000,
    ["l2_reject_busq.self.demand.m_state"] = 0x0000,
    ["l2_reject_busq.self.demand.s_state"] = 0x0000,
    ["l2_reject_busq.self.demand.mesi"] = 0x0000,
    ["l2_reject_busq.self.prefetch.e_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.i_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.m_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.s_state"] = 0x0000,
    ["l2_reject_busq.self.prefetch.mesi"] = 0x0000,
    ["l2_no_req.self"] = 0x0000,
    ["eist_trans"] = 0x0000,
    ["thermal_trip"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.bus"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["l1d_cache.ld"] = 0x0000,
    ["l1d_cache.st"] = 0x0000,
    ["l1d_cache.all_ref"] = 0x0000,
    ["l1d_cache.all_cache_ref"] = 0x0000,
    ["l1d_cache.repl"] = 0x0000,
    ["l1d_cache.replm"] = 0x0000,
    ["l1d_cache.evict"] = 0x0000,
    ["bus_request_outstanding.all_agents"] = 0x0000,
    ["bus_request_outstanding.self"] = 0x0000,
    ["bus_bnr_drv.all_agents"] = 0x0000,
    ["bus_bnr_drv.this_agent"] = 0x0000,
    ["bus_drdy_clocks.all_agents"] = 0x0000,
    ["bus_drdy_clocks.this_agent"] = 0x0000,
    ["bus_lock_clocks.all_agents"] = 0x0000,
    ["bus_lock_clocks.self"] = 0x0000,
    ["bus_data_rcv.self"] = 0x0000,
    ["bus_trans_brd.all_agents"] = 0x0000,
    ["bus_trans_brd.self"] = 0x0000,
    ["bus_trans_rfo.all_agents"] = 0x0000,
    ["bus_trans_rfo.self"] = 0x0000,
    ["bus_trans_wb.all_agents"] = 0x0000,
    ["bus_trans_wb.self"] = 0x0000,
    ["bus_trans_ifetch.all_agents"] = 0x0000,
    ["bus_trans_ifetch.self"] = 0x0000,
    ["bus_trans_inval.all_agents"] = 0x0000,
    ["bus_trans_inval.self"] = 0x0000,
    ["bus_trans_pwr.all_agents"] = 0x0000,
    ["bus_trans_pwr.self"] = 0x0000,
    ["bus_trans_p.all_agents"] = 0x0000,
    ["bus_trans_p.self"] = 0x0000,
    ["bus_trans_io.all_agents"] = 0x0000,
    ["bus_trans_io.self"] = 0x0000,
    ["bus_trans_def.all_agents"] = 0x0000,
    ["bus_trans_def.self"] = 0x0000,
    ["bus_trans_burst.all_agents"] = 0x0000,
    ["bus_trans_burst.self"] = 0x0000,
    ["bus_trans_mem.all_agents"] = 0x0000,
    ["bus_trans_mem.self"] = 0x0000,
    ["bus_trans_any.all_agents"] = 0x0000,
    ["bus_trans_any.self"] = 0x0000,
    ["ext_snoop.this_agent.any"] = 0x0000,
    ["ext_snoop.this_agent.clean"] = 0x0000,
    ["ext_snoop.this_agent.hit"] = 0x0000,
    ["ext_snoop.this_agent.hitm"] = 0x0000,
    ["ext_snoop.all_agents.any"] = 0x0000,
    ["ext_snoop.all_agents.clean"] = 0x0000,
    ["ext_snoop.all_agents.hit"] = 0x0000,
    ["ext_snoop.all_agents.hitm"] = 0x0000,
    ["bus_hit_drv.all_agents"] = 0x0000,
    ["bus_hit_drv.this_agent"] = 0x0000,
    ["bus_hitm_drv.all_agents"] = 0x0000,
    ["bus_hitm_drv.this_agent"] = 0x0000,
    ["busq_empty.self"] = 0x0000,
    ["snoop_stall_drv.all_agents"] = 0x0000,
    ["snoop_stall_drv.self"] = 0x0000,
    ["bus_io_wait.self"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["itlb.hit"] = 0x0000,
    ["itlb.flush"] = 0x0000,
    ["itlb.misses"] = 0x0000,
    ["cycles_icache_mem_stalled.icache_mem_stalled"] = 0x0000,
    ["decode_stall.pfb_empty"] = 0x0000,
    ["decode_stall.iq_full"] = 0x0000,
    ["br_inst_type_retired.cond"] = 0x0000,
    ["br_inst_type_retired.uncond"] = 0x0000,
    ["br_inst_type_retired.ind"] = 0x0000,
    ["br_inst_type_retired.ret"] = 0x0000,
    ["br_inst_type_retired.dir_call"] = 0x0000,
    ["br_inst_type_retired.ind_call"] = 0x0000,
    ["br_inst_type_retired.cond_taken"] = 0x0000,
    ["br_missp_type_retired.cond"] = 0x0000,
    ["br_missp_type_retired.ind"] = 0x0000,
    ["br_missp_type_retired.return"] = 0x0000,
    ["br_missp_type_retired.ind_call"] = 0x0000,
    ["br_missp_type_retired.cond_taken"] = 0x0000,
    ["macro_insts.non_cisc_decoded"] = 0x0000,
    ["macro_insts.cisc_decoded"] = 0x0000,
    ["macro_insts.all_decoded"] = 0x0000,
    ["simd_uops_exec.s"] = 0x0000,
    ["simd_uops_exec.ar"] = 0x0000,
    ["simd_sat_uop_exec.s"] = 0x0000,
    ["simd_sat_uop_exec.ar"] = 0x0000,
    ["simd_uop_type_exec.mul.s"] = 0x0000,
    ["simd_uop_type_exec.mul.ar"] = 0x0000,
    ["simd_uop_type_exec.shift.s"] = 0x0000,
    ["simd_uop_type_exec.shift.ar"] = 0x0000,
    ["simd_uop_type_exec.pack.s"] = 0x0000,
    ["simd_uop_type_exec.pack.ar"] = 0x0000,
    ["simd_uop_type_exec.unpack.s"] = 0x0000,
    ["simd_uop_type_exec.unpack.ar"] = 0x0000,
    ["simd_uop_type_exec.logical.s"] = 0x0000,
    ["simd_uop_type_exec.logical.ar"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.s"] = 0x0000,
    ["simd_uop_type_exec.arithmetic.ar"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.stalled_cycles"] = 0x0000,
    ["uops_retired.stalls"] = 0x0000,
    ["uops.ms_cycles"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.any"] = 0x0000,
    ["br_inst_retired.pred_not_taken"] = 0x0000,
    ["br_inst_retired.mispred_not_taken"] = 0x0000,
    ["br_inst_retired.pred_taken"] = 0x0000,
    ["br_inst_retired.mispred_taken"] = 0x0000,
    ["br_inst_retired.taken"] = 0x0000,
    ["br_inst_retired.any1"] = 0x0000,
    ["br_inst_retired.mispred"] = 0x0000,
    ["cycles_int_masked.cycles_int_masked"] = 0x0000,
    ["cycles_int_masked.cycles_int_pending_and_masked"] = 0x0000,
    ["simd_inst_retired.packed_single"] = 0x0000,
    ["simd_inst_retired.scalar_single"] = 0x0000,
    ["simd_inst_retired.scalar_double"] = 0x0000,
    ["simd_inst_retired.vector"] = 0x0000,
    ["hw_int_rcv"] = 0x0000,
    ["simd_comp_inst_retired.packed_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_single"] = 0x0000,
    ["simd_comp_inst_retired.scalar_double"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.dtlb_miss"] = 0x0000,
    ["simd_assist"] = 0x0000,
    ["simd_instr_retired"] = 0x0000,
    ["simd_sat_instr_retired"] = 0x0000,
    ["resource_stalls.div_busy"] = 0x0000,
    ["br_inst_decoded"] = 0x0000,
    ["bogus_br"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["reissue.overlap_store"] = 0x0000,
    ["reissue.overlap_store.ar"] = 0x0000,
   },
  },
  {"GenuineIntel-6-2A", "V16", "core",
   {
    -- source: SNB/sandybridge_core_v16.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.data_unknown"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["ld_blocks.all_block"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["ld_blocks_partial.all_sta_block"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_stalls_count"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.rat_stall_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_double"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_double"] = 0x0000,
    ["simd_fp_256.packed_single"] = 0x0000,
    ["simd_fp_256.packed_double"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["arith.fpu_div"] = 0x0000,
    ["insts_written_to_iq.insts"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_store_lock_rqsts.miss"] = 0x0000,
    ["l2_store_lock_rqsts.hit_e"] = 0x0000,
    ["l2_store_lock_rqsts.hit_m"] = 0x0000,
    ["l2_store_lock_rqsts.all"] = 0x0000,
    ["l2_l1d_wb_rqsts.miss"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_s"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_e"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_m"] = 0x0000,
    ["l2_l1d_wb_rqsts.all"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["hw_pre_req.dl1_miss"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["l1d.allocated_in_m"] = 0x0000,
    ["l1d.eviction"] = 0x0000,
    ["l1d.all_m_replacement"] = 0x0000,
    ["partial_rat_stalls.flags_merge_uop"] = 0x0000,
    ["partial_rat_stalls.flags_merge_uop_cycles"] = 0x0000,
    ["partial_rat_stalls.slow_lea_window"] = 0x0000,
    ["partial_rat_stalls.mul_single_uop"] = 0x0000,
    ["resource_stalls2.all_fl_empty"] = 0x0000,
    ["resource_stalls2.all_prf_control"] = 0x0000,
    ["resource_stalls2.bob_full"] = 0x0000,
    ["resource_stalls2.ooo_rsrc"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_c6"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_direct_near_call"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_direct_near_call"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_ge_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_3_core"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_5_core"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.lb"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.lb_sb"] = 0x0000,
    ["resource_stalls.mem_rs"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["resource_stalls.ooo_rsrc"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_no_dispatch"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.count"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["dsb_fill.other_cancel"] = 0x0000,
    ["dsb_fill.exceed_dsb_lines"] = 0x0000,
    ["dsb_fill.all_cancel"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_dispatched.thread"] = 0x0000,
    ["uops_dispatched.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["agu_bypass_cancel.count"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["page_walks.llc_miss"] = 0x0000,
    ["l1d_blocks.bank_conflict_cycles"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["other_assists.itlb_miss_retired"] = 0x0000,
    ["other_assists.avx_store"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.not_taken"] = 0x0000,
    ["br_misp_retired.taken"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_trans_retired.precise_store"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.llc_hit"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_misc_retired.llc_miss"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.pf_clean"] = 0x0000,
    ["l2_lines_out.pf_dirty"] = 0x0000,
    ["l2_lines_out.dirty_all"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-2A", "V16", "offcore",
   {
    -- source: SNB/sandybridge_matrix_v16.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-2A", "V16", "uncore",
   {
    -- source: SNB/sandybridge_uncore_v16.tsv
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_trk_requests.evictions"] = 0x0000,
    ["unc_arb_coh_trk_occupancy.all"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_over_half_full"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_external"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_eviction"] = 0x0000,
    ["unc_cbo_cache_lookup.read_m"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.write_i"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
   },
  },
  {"GenuineIntel-6-2D", "V20", "core",
   {
    -- source: JKT/Jaketown_core_V20.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_direct_near_call"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_direct_near_call"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["insts_written_to_iq.insts"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["dsb2mite_switches.count"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["dsb_fill.other_cancel"] = 0x0000,
    ["dsb_fill.exceed_dsb_lines"] = 0x0000,
    ["int_misc.rat_stall_cycles"] = 0x0000,
    ["partial_rat_stalls.flags_merge_uop"] = 0x0000,
    ["partial_rat_stalls.slow_lea_window"] = 0x0000,
    ["partial_rat_stalls.mul_single_uop"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.lb"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["resource_stalls2.bob_full"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.not_taken"] = 0x0000,
    ["br_misp_retired.taken"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["other_assists.itlb_miss_retired"] = 0x0000,
    ["other_assists.avx_store"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_trans_retired.precise_store"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.llc_hit"] = 0x0000,
    ["mem_load_uops_retired.llc_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_llc_miss_retired.local_dram"] = 0x0000,
    ["mem_load_uops_llc_miss_retired.remote_dram"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["arith.fpu_div"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_double"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_double"] = 0x0000,
    ["simd_fp_256.packed_single"] = 0x0000,
    ["simd_fp_256.packed_double"] = 0x0000,
    ["uops_dispatched.thread"] = 0x0000,
    ["uops_dispatched.core"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["cycle_activity.cycles_no_dispatch"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["l1d.allocated_in_m"] = 0x0000,
    ["l1d.eviction"] = 0x0000,
    ["l1d.all_m_replacement"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["hw_pre_req.dl1_miss"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["ld_blocks.data_unknown"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["ld_blocks.all_block"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["ld_blocks_partial.all_sta_block"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["agu_bypass_cancel.count"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_store_lock_rqsts.miss"] = 0x0000,
    ["l2_store_lock_rqsts.hit_e"] = 0x0000,
    ["l2_store_lock_rqsts.hit_m"] = 0x0000,
    ["l2_store_lock_rqsts.all"] = 0x0000,
    ["l2_l1d_wb_rqsts.miss"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_s"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_e"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_m"] = 0x0000,
    ["l2_l1d_wb_rqsts.all"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.pf_clean"] = 0x0000,
    ["l2_lines_out.pf_dirty"] = 0x0000,
    ["l2_lines_out.dirty_all"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["uops_dispatched_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_5_core"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["uops_dispatched_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_3_core"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l1d_blocks.bank_conflict_cycles"] = 0x0000,
    ["resource_stalls2.all_prf_control"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["resource_stalls2.all_fl_empty"] = 0x0000,
    ["resource_stalls.mem_rs"] = 0x0000,
    ["resource_stalls.ooo_rsrc"] = 0x0000,
    ["resource_stalls2.ooo_rsrc"] = 0x0000,
    ["resource_stalls.lb_sb"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["partial_rat_stalls.flags_merge_uop_cycles"] = 0x0000,
    ["idq_uops_not_delivered.cycles_ge_1_uop_deliv.core"] = 0x0000,
    ["int_misc.recovery_stalls_count"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["dsb_fill.all_cancel"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_c6"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
   },
  },
  {"GenuineIntel-6-2D", "V20", "offcore",
   {
    -- source: JKT/Jaketown_matrix_V20.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-2D", "V20", "uncore",
   {
    -- source: JKT/Jaketown_uncore_V20.tsv
    ["unc_c_clockticks"] = 0x0000,
    ["unc_c_counter0_occupancy"] = 0x0000,
    ["unc_c_ismq_drd_miss_occ"] = 0x0000,
    ["unc_c_llc_lookup.data_read"] = 0x0000,
    ["unc_c_llc_lookup.nid"] = 0x0000,
    ["unc_c_llc_lookup.remote_snoop"] = 0x0000,
    ["unc_c_llc_lookup.write"] = 0x0000,
    ["unc_c_llc_victims.e_state"] = 0x0000,
    ["unc_c_llc_victims.miss"] = 0x0000,
    ["unc_c_llc_victims.m_state"] = 0x0000,
    ["unc_c_llc_victims.nid"] = 0x0000,
    ["unc_c_llc_victims.s_state"] = 0x0000,
    ["unc_c_misc.rfo_hit_s"] = 0x0000,
    ["unc_c_misc.rspi_was_fse"] = 0x0000,
    ["unc_c_misc.started"] = 0x0000,
    ["unc_c_misc.wc_aliasing"] = 0x0000,
    ["unc_c_ring_ad_used.down_even"] = 0x0000,
    ["unc_c_ring_ad_used.down_odd"] = 0x0000,
    ["unc_c_ring_ad_used.up_even"] = 0x0000,
    ["unc_c_ring_ad_used.up_odd"] = 0x0000,
    ["unc_c_ring_ak_used.down_even"] = 0x0000,
    ["unc_c_ring_ak_used.down_odd"] = 0x0000,
    ["unc_c_ring_ak_used.up_even"] = 0x0000,
    ["unc_c_ring_ak_used.up_odd"] = 0x0000,
    ["unc_c_ring_bl_used.down_even"] = 0x0000,
    ["unc_c_ring_bl_used.down_odd"] = 0x0000,
    ["unc_c_ring_bl_used.up_even"] = 0x0000,
    ["unc_c_ring_bl_used.up_odd"] = 0x0000,
    ["unc_c_ring_bounces.ak_core"] = 0x0000,
    ["unc_c_ring_bounces.bl_core"] = 0x0000,
    ["unc_c_ring_bounces.iv_core"] = 0x0000,
    ["unc_c_ring_iv_used.any"] = 0x0000,
    ["unc_c_ring_sink_starved.ad_cache"] = 0x0000,
    ["unc_c_ring_sink_starved.ak_core"] = 0x0000,
    ["unc_c_ring_sink_starved.bl_core"] = 0x0000,
    ["unc_c_ring_sink_starved.iv_core"] = 0x0000,
    ["unc_c_ring_src_thrtl"] = 0x0000,
    ["unc_c_rxr_ext_starved.ipq"] = 0x0000,
    ["unc_c_rxr_ext_starved.irq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ismq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ismq_bids"] = 0x0000,
    ["unc_c_rxr_inserts.ipq"] = 0x0000,
    ["unc_c_rxr_inserts.irq"] = 0x0000,
    ["unc_c_rxr_inserts.irq_rejected"] = 0x0000,
    ["unc_c_rxr_inserts.vfifo"] = 0x0000,
    ["unc_c_rxr_int_starved.ipq"] = 0x0000,
    ["unc_c_rxr_int_starved.irq"] = 0x0000,
    ["unc_c_rxr_int_starved.ismq"] = 0x0000,
    ["unc_c_rxr_ipq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_ipq_retry.any"] = 0x0000,
    ["unc_c_rxr_ipq_retry.full"] = 0x0000,
    ["unc_c_rxr_ipq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_irq_retry.any"] = 0x0000,
    ["unc_c_rxr_irq_retry.full"] = 0x0000,
    ["unc_c_rxr_irq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_ismq_retry.any"] = 0x0000,
    ["unc_c_rxr_ismq_retry.full"] = 0x0000,
    ["unc_c_rxr_ismq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_occupancy.ipq"] = 0x0000,
    ["unc_c_rxr_occupancy.irq"] = 0x0000,
    ["unc_c_rxr_occupancy.irq_rejected"] = 0x0000,
    ["unc_c_rxr_occupancy.vfifo"] = 0x0000,
    ["unc_c_tor_inserts.eviction"] = 0x0000,
    ["unc_c_tor_inserts.miss_all"] = 0x0000,
    ["unc_c_tor_inserts.miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_all"] = 0x0000,
    ["unc_c_tor_inserts.nid_eviction"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_all"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_wb"] = 0x0000,
    ["unc_c_tor_inserts.opcode"] = 0x0000,
    ["unc_c_tor_inserts.wb"] = 0x0000,
    ["unc_c_tor_occupancy.all"] = 0x0000,
    ["unc_c_tor_occupancy.eviction"] = 0x0000,
    ["unc_c_tor_occupancy.miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_eviction"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.opcode"] = 0x0000,
    ["unc_c_txr_ads_used"] = 0x0000,
    ["unc_c_txr_inserts.ad_cache"] = 0x0000,
    ["unc_c_txr_inserts.ad_core"] = 0x0000,
    ["unc_c_txr_inserts.ak_cache"] = 0x0000,
    ["unc_c_txr_inserts.ak_core"] = 0x0000,
    ["unc_c_txr_inserts.bl_cache"] = 0x0000,
    ["unc_c_txr_inserts.bl_core"] = 0x0000,
    ["unc_c_txr_inserts.iv_cache"] = 0x0000,
    ["unc_c_txr_starved.ak"] = 0x0000,
    ["unc_c_txr_starved.bl"] = 0x0000,
    ["unc_p_clockticks"] = 0x0000,
    ["unc_p_core0_transition_cycles"] = 0x0000,
    ["unc_p_core1_transition_cycles"] = 0x0000,
    ["unc_p_core2_transition_cycles"] = 0x0000,
    ["unc_p_core3_transition_cycles"] = 0x0000,
    ["unc_p_core4_transition_cycles"] = 0x0000,
    ["unc_p_core5_transition_cycles"] = 0x0000,
    ["unc_p_core6_transition_cycles"] = 0x0000,
    ["unc_p_core7_transition_cycles"] = 0x0000,
    ["unc_p_demotions_core0"] = 0x0000,
    ["unc_p_demotions_core1"] = 0x0000,
    ["unc_p_demotions_core2"] = 0x0000,
    ["unc_p_demotions_core3"] = 0x0000,
    ["unc_p_demotions_core4"] = 0x0000,
    ["unc_p_demotions_core5"] = 0x0000,
    ["unc_p_demotions_core6"] = 0x0000,
    ["unc_p_demotions_core7"] = 0x0000,
    ["unc_p_freq_band0_cycles"] = 0x0000,
    ["unc_p_freq_band1_cycles"] = 0x0000,
    ["unc_p_freq_band2_cycles"] = 0x0000,
    ["unc_p_freq_band3_cycles"] = 0x0000,
    ["unc_p_freq_max_current_cycles"] = 0x0000,
    ["unc_p_freq_max_limit_thermal_cycles"] = 0x0000,
    ["unc_p_freq_max_os_cycles"] = 0x0000,
    ["unc_p_freq_max_power_cycles"] = 0x0000,
    ["unc_p_freq_min_io_p_cycles"] = 0x0000,
    ["unc_p_freq_min_perf_p_cycles"] = 0x0000,
    ["unc_p_freq_trans_cycles"] = 0x0000,
    ["unc_p_memory_phase_shedding_cycles"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c0"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c3"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c6"] = 0x0000,
    ["unc_p_prochot_external_cycles"] = 0x0000,
    ["unc_p_prochot_internal_cycles"] = 0x0000,
    ["unc_p_total_transition_cycles"] = 0x0000,
    ["unc_p_volt_trans_cycles_change"] = 0x0000,
    ["unc_p_volt_trans_cycles_decrease"] = 0x0000,
    ["unc_p_volt_trans_cycles_increase"] = 0x0000,
    ["unc_p_vr_hot_cycles"] = 0x0000,
    ["unc_u_event_msg.doorbell_rcvd"] = 0x0000,
    ["unc_u_event_msg.int_prio"] = 0x0000,
    ["unc_u_event_msg.ipi_rcvd"] = 0x0000,
    ["unc_u_event_msg.msi_rcvd"] = 0x0000,
    ["unc_u_event_msg.vlw_rcvd"] = 0x0000,
    ["unc_u_filter_match.disable"] = 0x0000,
    ["unc_u_filter_match.enable"] = 0x0000,
    ["unc_u_filter_match.u2c_disable"] = 0x0000,
    ["unc_u_filter_match.u2c_enable"] = 0x0000,
    ["unc_u_lock_cycles"] = 0x0000,
    ["unc_u_msg_chnl_size_count.4b"] = 0x0000,
    ["unc_u_msg_chnl_size_count.8b"] = 0x0000,
    ["unc_u_phold_cycles.ack_to_deassert"] = 0x0000,
    ["unc_u_phold_cycles.assert_to_ack"] = 0x0000,
    ["unc_u_racu_requests.count"] = 0x0000,
    ["unc_u_u2c_events.cmc"] = 0x0000,
    ["unc_u_u2c_events.livelock"] = 0x0000,
    ["unc_u_u2c_events.lterror"] = 0x0000,
    ["unc_u_u2c_events.monitor_t0"] = 0x0000,
    ["unc_u_u2c_events.monitor_t1"] = 0x0000,
    ["unc_u_u2c_events.other"] = 0x0000,
    ["unc_u_u2c_events.trap"] = 0x0000,
    ["unc_u_u2c_events.umc"] = 0x0000,
    ["unc_q_clockticks"] = 0x0000,
    ["unc_q_cto_count"] = 0x0000,
    ["unc_q_direct2core.failure_credits"] = 0x0000,
    ["unc_q_direct2core.failure_credits_rbt"] = 0x0000,
    ["unc_q_direct2core.failure_rbt"] = 0x0000,
    ["unc_q_direct2core.success"] = 0x0000,
    ["unc_q_l1_power_cycles"] = 0x0000,
    ["unc_q_rxl0p_power_cycles"] = 0x0000,
    ["unc_q_rxl0_power_cycles"] = 0x0000,
    ["unc_q_rxl_bypassed"] = 0x0000,
    ["unc_q_rxl_crc_errors.link_init"] = 0x0000,
    ["unc_q_rxl_crc_errors.normal_op"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.drs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.hom"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncb"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ndr"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.snp"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vna"] = 0x0000,
    ["unc_q_rxl_cycles_ne"] = 0x0000,
    ["unc_q_rxl_flits_g0.data"] = 0x0000,
    ["unc_q_rxl_flits_g0.idle"] = 0x0000,
    ["unc_q_rxl_flits_g0.non_data"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_rxl_flits_g1.snp"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncs"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_rxl_inserts"] = 0x0000,
    ["unc_q_rxl_inserts_drs"] = 0x0000,
    ["unc_q_rxl_inserts_hom"] = 0x0000,
    ["unc_q_rxl_inserts_ncb"] = 0x0000,
    ["unc_q_rxl_inserts_ncs"] = 0x0000,
    ["unc_q_rxl_inserts_ndr"] = 0x0000,
    ["unc_q_rxl_inserts_snp"] = 0x0000,
    ["unc_q_rxl_occupancy"] = 0x0000,
    ["unc_q_rxl_occupancy_drs"] = 0x0000,
    ["unc_q_rxl_occupancy_hom"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr"] = 0x0000,
    ["unc_q_rxl_occupancy_snp"] = 0x0000,
    ["unc_q_rxl_stalls.bgf_drs"] = 0x0000,
    ["unc_q_rxl_stalls.bgf_hom"] = 0x0000,
    ["unc_q_rxl_stalls.bgf_ncb"] = 0x0000,
    ["unc_q_rxl_stalls.bgf_ncs"] = 0x0000,
    ["unc_q_rxl_stalls.bgf_ndr"] = 0x0000,
    ["unc_q_rxl_stalls.bgf_snp"] = 0x0000,
    ["unc_q_rxl_stalls.egress_credits"] = 0x0000,
    ["unc_q_rxl_stalls.gv"] = 0x0000,
    ["unc_q_txl0p_power_cycles"] = 0x0000,
    ["unc_q_txl0_power_cycles"] = 0x0000,
    ["unc_q_txl_bypassed"] = 0x0000,
    ["unc_q_txl_crc_no_credits.almost_full"] = 0x0000,
    ["unc_q_txl_crc_no_credits.full"] = 0x0000,
    ["unc_q_txl_cycles_ne"] = 0x0000,
    ["unc_q_txl_flits_g0.data"] = 0x0000,
    ["unc_q_txl_flits_g0.idle"] = 0x0000,
    ["unc_q_txl_flits_g0.non_data"] = 0x0000,
    ["unc_q_txl_flits_g1.drs"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_txl_flits_g1.hom"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_txl_flits_g1.snp"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_txl_flits_g2.ncs"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_txl_inserts"] = 0x0000,
    ["unc_q_txl_occupancy"] = 0x0000,
    ["unc_q_vna_credit_returns"] = 0x0000,
    ["unc_q_vna_credit_return_occupancy"] = 0x0000,
    ["unc_r3_clockticks"] = 0x0000,
    ["unc_r3_iio_credits_acquired.drs"] = 0x0000,
    ["unc_r3_iio_credits_acquired.ncb"] = 0x0000,
    ["unc_r3_iio_credits_acquired.ncs"] = 0x0000,
    ["unc_r3_iio_credits_reject.drs"] = 0x0000,
    ["unc_r3_iio_credits_reject.ncb"] = 0x0000,
    ["unc_r3_iio_credits_reject.ncs"] = 0x0000,
    ["unc_r3_iio_credits_used.drs"] = 0x0000,
    ["unc_r3_iio_credits_used.ncb"] = 0x0000,
    ["unc_r3_iio_credits_used.ncs"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_even"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_even"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_even"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_iv_used.any"] = 0x0000,
    ["unc_r3_rxr_bypassed.ad"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.drs"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.hom"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.ncb"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.ncs"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.ndr"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.snp"] = 0x0000,
    ["unc_r3_rxr_inserts.drs"] = 0x0000,
    ["unc_r3_rxr_inserts.hom"] = 0x0000,
    ["unc_r3_rxr_inserts.ncb"] = 0x0000,
    ["unc_r3_rxr_inserts.ncs"] = 0x0000,
    ["unc_r3_rxr_inserts.ndr"] = 0x0000,
    ["unc_r3_rxr_inserts.snp"] = 0x0000,
    ["unc_r3_rxr_occupancy.drs"] = 0x0000,
    ["unc_r3_rxr_occupancy.hom"] = 0x0000,
    ["unc_r3_rxr_occupancy.ncb"] = 0x0000,
    ["unc_r3_rxr_occupancy.ncs"] = 0x0000,
    ["unc_r3_rxr_occupancy.ndr"] = 0x0000,
    ["unc_r3_rxr_occupancy.snp"] = 0x0000,
    ["unc_r3_vn0_credits_reject.drs"] = 0x0000,
    ["unc_r3_vn0_credits_reject.hom"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_reject.snp"] = 0x0000,
    ["unc_r3_vn0_credits_used.drs"] = 0x0000,
    ["unc_r3_vn0_credits_used.hom"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncs"] = 0x0000,
    ["unc_r3_vn0_credits_used.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_used.snp"] = 0x0000,
    ["unc_r3_vna_credits_acquired"] = 0x0000,
    ["unc_r3_vna_credits_reject.drs"] = 0x0000,
    ["unc_r3_vna_credits_reject.hom"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vna_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vna_credits_reject.snp"] = 0x0000,
    ["unc_r3_vna_credit_cycles_out"] = 0x0000,
    ["unc_r3_vna_credit_cycles_used"] = 0x0000,
    ["unc_r2_clockticks"] = 0x0000,
    ["unc_r2_iio_credits_acquired.drs"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncb"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncs"] = 0x0000,
    ["unc_r2_iio_credits_reject.drs"] = 0x0000,
    ["unc_r2_iio_credits_reject.ncb"] = 0x0000,
    ["unc_r2_iio_credits_reject.ncs"] = 0x0000,
    ["unc_r2_iio_credits_used.drs"] = 0x0000,
    ["unc_r2_iio_credits_used.ncb"] = 0x0000,
    ["unc_r2_iio_credits_used.ncs"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_iv_used.any"] = 0x0000,
    ["unc_r2_rxr_ak_bounces"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.drs"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncb"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncs"] = 0x0000,
    ["unc_r2_txr_cycles_full.ad"] = 0x0000,
    ["unc_r2_txr_cycles_full.ak"] = 0x0000,
    ["unc_r2_txr_cycles_full.bl"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ad"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ak"] = 0x0000,
    ["unc_r2_txr_cycles_ne.bl"] = 0x0000,
    ["unc_r2_txr_nacks.ad"] = 0x0000,
    ["unc_r2_txr_nacks.ak"] = 0x0000,
    ["unc_r2_txr_nacks.bl"] = 0x0000,
    ["unc_h_addr_opc_match.filt"] = 0x0000,
    ["unc_h_bypass_imc.not_taken"] = 0x0000,
    ["unc_h_bypass_imc.taken"] = 0x0000,
    ["unc_h_clockticks"] = 0x0000,
    ["unc_h_conflict_cycles.conflict"] = 0x0000,
    ["unc_h_conflict_cycles.no_conflict"] = 0x0000,
    ["unc_h_direct2core_count"] = 0x0000,
    ["unc_h_direct2core_cycles_disabled"] = 0x0000,
    ["unc_h_direct2core_txn_override"] = 0x0000,
    ["unc_h_directory_lookup.no_snp"] = 0x0000,
    ["unc_h_directory_lookup.snp"] = 0x0000,
    ["unc_h_directory_update.any"] = 0x0000,
    ["unc_h_directory_update.clear"] = 0x0000,
    ["unc_h_directory_update.set"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi1"] = 0x0000,
    ["unc_h_imc_retry"] = 0x0000,
    ["unc_h_imc_writes.all"] = 0x0000,
    ["unc_h_imc_writes.full"] = 0x0000,
    ["unc_h_imc_writes.full_isoch"] = 0x0000,
    ["unc_h_imc_writes.partial"] = 0x0000,
    ["unc_h_imc_writes.partial_isoch"] = 0x0000,
    ["unc_h_requests.reads"] = 0x0000,
    ["unc_h_requests.writes"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ad_used.cw_even"] = 0x0000,
    ["unc_h_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.cw_even"] = 0x0000,
    ["unc_h_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.cw_even"] = 0x0000,
    ["unc_h_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_tad_requests_g0.region0"] = 0x0000,
    ["unc_h_tad_requests_g0.region1"] = 0x0000,
    ["unc_h_tad_requests_g0.region2"] = 0x0000,
    ["unc_h_tad_requests_g0.region3"] = 0x0000,
    ["unc_h_tad_requests_g0.region4"] = 0x0000,
    ["unc_h_tad_requests_g0.region5"] = 0x0000,
    ["unc_h_tad_requests_g0.region6"] = 0x0000,
    ["unc_h_tad_requests_g0.region7"] = 0x0000,
    ["unc_h_tad_requests_g1.region10"] = 0x0000,
    ["unc_h_tad_requests_g1.region11"] = 0x0000,
    ["unc_h_tad_requests_g1.region8"] = 0x0000,
    ["unc_h_tad_requests_g1.region9"] = 0x0000,
    ["unc_h_tracker_inserts.all"] = 0x0000,
    ["unc_h_txr_ad.ndr"] = 0x0000,
    ["unc_h_txr_ad.snp"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ad_inserts.all"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ad_occupancy.all"] = 0x0000,
    ["unc_h_txr_ad_occupancy.sched0"] = 0x0000,
    ["unc_h_txr_ad_occupancy.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ak_inserts.all"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ak_ndr"] = 0x0000,
    ["unc_h_txr_ak_occupancy.all"] = 0x0000,
    ["unc_h_txr_ak_occupancy.sched0"] = 0x0000,
    ["unc_h_txr_ak_occupancy.sched1"] = 0x0000,
    ["unc_h_txr_bl.drs_cache"] = 0x0000,
    ["unc_h_txr_bl.drs_core"] = 0x0000,
    ["unc_h_txr_bl.drs_qpi"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.all"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_bl_inserts.all"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched0"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched1"] = 0x0000,
    ["unc_h_txr_bl_occupancy.all"] = 0x0000,
    ["unc_h_txr_bl_occupancy.sched0"] = 0x0000,
    ["unc_h_txr_bl_occupancy.sched1"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_m_act_count"] = 0x0000,
    ["unc_m_cas_count.all"] = 0x0000,
    ["unc_m_cas_count.rd"] = 0x0000,
    ["unc_m_cas_count.rd_reg"] = 0x0000,
    ["unc_m_cas_count.rd_underfill"] = 0x0000,
    ["unc_m_cas_count.wr"] = 0x0000,
    ["unc_m_cas_count.wr_rmm"] = 0x0000,
    ["unc_m_cas_count.wr_wmm"] = 0x0000,
    ["unc_m_dram_pre_all"] = 0x0000,
    ["unc_m_dram_refresh.high"] = 0x0000,
    ["unc_m_dram_refresh.panic"] = 0x0000,
    ["unc_m_ecc_correctable_errors"] = 0x0000,
    ["unc_m_major_modes.isoch"] = 0x0000,
    ["unc_m_major_modes.partial"] = 0x0000,
    ["unc_m_major_modes.read"] = 0x0000,
    ["unc_m_major_modes.write"] = 0x0000,
    ["unc_m_power_channel_dlloff"] = 0x0000,
    ["unc_m_power_channel_ppd"] = 0x0000,
    ["unc_m_power_cke_cycles.rank0"] = 0x0000,
    ["unc_m_power_cke_cycles.rank1"] = 0x0000,
    ["unc_m_power_cke_cycles.rank2"] = 0x0000,
    ["unc_m_power_cke_cycles.rank3"] = 0x0000,
    ["unc_m_power_cke_cycles.rank4"] = 0x0000,
    ["unc_m_power_cke_cycles.rank5"] = 0x0000,
    ["unc_m_power_cke_cycles.rank6"] = 0x0000,
    ["unc_m_power_cke_cycles.rank7"] = 0x0000,
    ["unc_m_power_critical_throttle_cycles"] = 0x0000,
    ["unc_m_power_self_refresh"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank0"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank1"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank2"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank3"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank4"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank5"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank6"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank7"] = 0x0000,
    ["unc_m_preemption.rd_preempt_rd"] = 0x0000,
    ["unc_m_preemption.rd_preempt_wr"] = 0x0000,
    ["unc_m_pre_count.page_close"] = 0x0000,
    ["unc_m_pre_count.page_miss"] = 0x0000,
    ["unc_m_rpq_cycles_full"] = 0x0000,
    ["unc_m_rpq_cycles_ne"] = 0x0000,
    ["unc_m_rpq_inserts"] = 0x0000,
    ["unc_m_rpq_occupancy"] = 0x0000,
    ["unc_m_wpq_cycles_full"] = 0x0000,
    ["unc_m_wpq_cycles_ne"] = 0x0000,
    ["unc_m_wpq_inserts"] = 0x0000,
    ["unc_m_wpq_occupancy"] = 0x0000,
    ["unc_m_wpq_read_hit"] = 0x0000,
    ["unc_m_wpq_write_hit"] = 0x0000,
    ["unc_u_clockticks"] = 0x0000,
    ["unc_m_clockticks"] = 0x0000,
    ["unc_i_address_match.stall_count"] = 0x0000,
    ["unc_i_address_match.merge_count"] = 0x0000,
    ["unc_i_cache_ack_pending_occupancy.any"] = 0x0000,
    ["unc_i_cache_ack_pending_occupancy.source"] = 0x0000,
    ["unc_i_cache_own_occupancy.any"] = 0x0000,
    ["unc_i_cache_own_occupancy.source"] = 0x0000,
    ["unc_i_cache_read_occupancy.any"] = 0x0000,
    ["unc_i_cache_read_occupancy.source"] = 0x0000,
    ["unc_i_cache_total_occupancy.any"] = 0x0000,
    ["unc_i_cache_total_occupancy.source"] = 0x0000,
    ["unc_i_cache_write_occupancy.any"] = 0x0000,
    ["unc_i_cache_write_occupancy.source"] = 0x0000,
    ["unc_i_clockticks"] = 0x0000,
    ["unc_i_rxr_ak_cycles_full"] = 0x0000,
    ["unc_i_rxr_ak_inserts"] = 0x0000,
    ["unc_i_rxr_ak_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_drs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_drs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncb_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncb_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncb_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncs_occupancy"] = 0x0000,
    ["unc_i_tickles.lost_ownership"] = 0x0000,
    ["unc_i_tickles.top_of_queue"] = 0x0000,
    ["unc_i_transactions.reads"] = 0x0000,
    ["unc_i_transactions.writes"] = 0x0000,
    ["unc_i_transactions.pd_prefetches"] = 0x0000,
    ["unc_i_transactions.orderingq"] = 0x0000,
    ["unc_i_txr_ad_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_bl_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_data_inserts_ncb"] = 0x0000,
    ["unc_i_txr_data_inserts_ncs"] = 0x0000,
    ["unc_i_txr_request_occupancy"] = 0x0000,
    ["unc_i_write_ordering_stall_cycles"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3A", "V21", "core",
   {
    -- source: IVB/ivybridge_core_v21.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.large_page_walk_completed"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_stalls_count"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_double"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_double"] = 0x0000,
    ["simd_fp_256.packed_single"] = 0x0000,
    ["simd_fp_256.packed_double"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["arith.fpu_div"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_store_lock_rqsts.miss"] = 0x0000,
    ["l2_store_lock_rqsts.hit_m"] = 0x0000,
    ["l2_store_lock_rqsts.all"] = 0x0000,
    ["l2_l1d_wb_rqsts.miss"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_e"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_m"] = 0x0000,
    ["l2_l1d_wb_rqsts.all"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifetch_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["itlb_misses.large_page_walk_completed"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_3_core"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_5_core"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.count"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["dsb_fill.exceed_dsb_lines"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["page_walks.llc_miss"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["other_assists.avx_store"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_trans_retired.precise_store"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.llc_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.llc_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_llc_miss_retired.local_dram"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.pf_clean"] = 0x0000,
    ["l2_lines_out.pf_dirty"] = 0x0000,
    ["l2_lines_out.dirty_all"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3A", "V21", "offcore",
   {
    -- source: IVB/ivybridge_matrix_v21.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-3A", "V21", "uncore",
   {
    -- source: IVB/ivybridge_uncore_v21.tsv
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_trk_requests.evictions"] = 0x0000,
    ["unc_arb_coh_trk_occupancy.all"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_over_half_full"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
    ["unc_cbo_cache_lookup.read_m"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.write_i"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_external"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_eviction"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3E", "V20", "core",
   {
    -- source: IVT/ivytown_core_v20.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.demand_ld_walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.demand_ld_walk_duration"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.large_page_walk_completed"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_stalls_count"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["fp_comp_ops_exe.x87"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_double"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_packed_single"] = 0x0000,
    ["fp_comp_ops_exe.sse_scalar_double"] = 0x0000,
    ["simd_fp_256.packed_single"] = 0x0000,
    ["simd_fp_256.packed_double"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["arith.fpu_div"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_store_lock_rqsts.miss"] = 0x0000,
    ["l2_store_lock_rqsts.hit_m"] = 0x0000,
    ["l2_store_lock_rqsts.all"] = 0x0000,
    ["l2_l1d_wb_rqsts.miss"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_e"] = 0x0000,
    ["l2_l1d_wb_rqsts.hit_m"] = 0x0000,
    ["l2_l1d_wb_rqsts.all"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifetch_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["itlb_misses.large_page_walk_completed"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_3_core"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_5_core"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.count"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["dsb_fill.exceed_dsb_lines"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["other_assists.avx_store"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_trans_retired.precise_store"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.llc_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.llc_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_llc_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_llc_miss_retired.local_dram"] = 0x0000,
    ["mem_load_uops_llc_miss_retired.remote_dram"] = 0x0000,
    ["mem_load_uops_llc_miss_retired.remote_hitm"] = 0x0000,
    ["mem_load_uops_llc_miss_retired.remote_fwd"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["l2_lines_out.pf_clean"] = 0x0000,
    ["l2_lines_out.pf_dirty"] = 0x0000,
    ["l2_lines_out.dirty_all"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3E", "V20", "offcore",
   {
    -- source: IVT/ivytown_matrix_v20.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-3E", "V20", "uncore",
   {
    -- source: IVT/ivytown_uncore_v20.tsv
    ["unc_c_clockticks"] = 0x0000,
    ["unc_c_counter0_occupancy"] = 0x0000,
    ["unc_c_llc_lookup.any"] = 0x0000,
    ["unc_c_llc_lookup.data_read"] = 0x0000,
    ["unc_c_llc_lookup.nid"] = 0x0000,
    ["unc_c_llc_lookup.remote_snoop"] = 0x0000,
    ["unc_c_llc_lookup.write"] = 0x0000,
    ["unc_c_llc_victims.e_state"] = 0x0000,
    ["unc_c_llc_victims.miss"] = 0x0000,
    ["unc_c_llc_victims.m_state"] = 0x0000,
    ["unc_c_llc_victims.nid"] = 0x0000,
    ["unc_c_llc_victims.s_state"] = 0x0000,
    ["unc_c_misc.rfo_hit_s"] = 0x0000,
    ["unc_c_misc.rspi_was_fse"] = 0x0000,
    ["unc_c_misc.started"] = 0x0000,
    ["unc_c_misc.wc_aliasing"] = 0x0000,
    ["unc_c_qlru.age0"] = 0x0000,
    ["unc_c_qlru.age1"] = 0x0000,
    ["unc_c_qlru.age2"] = 0x0000,
    ["unc_c_qlru.age3"] = 0x0000,
    ["unc_c_qlru.lru_decrement"] = 0x0000,
    ["unc_c_qlru.victim_non_zero"] = 0x0000,
    ["unc_c_ring_ad_used.down_vr0_even"] = 0x0000,
    ["unc_c_ring_ad_used.down_vr0_odd"] = 0x0000,
    ["unc_c_ring_ad_used.down_vr1_even"] = 0x0000,
    ["unc_c_ring_ad_used.down_vr1_odd"] = 0x0000,
    ["unc_c_ring_ad_used.up_vr0_even"] = 0x0000,
    ["unc_c_ring_ad_used.up_vr0_odd"] = 0x0000,
    ["unc_c_ring_ad_used.up_vr1_even"] = 0x0000,
    ["unc_c_ring_ad_used.up_vr1_odd"] = 0x0000,
    ["unc_c_ring_ak_used.down_vr0_even"] = 0x0000,
    ["unc_c_ring_ak_used.down_vr0_odd"] = 0x0000,
    ["unc_c_ring_ak_used.down_vr1_even"] = 0x0000,
    ["unc_c_ring_ak_used.down_vr1_odd"] = 0x0000,
    ["unc_c_ring_ak_used.up_vr0_even"] = 0x0000,
    ["unc_c_ring_ak_used.up_vr0_odd"] = 0x0000,
    ["unc_c_ring_ak_used.up_vr1_even"] = 0x0000,
    ["unc_c_ring_ak_used.up_vr1_odd"] = 0x0000,
    ["unc_c_ring_bl_used.down_vr0_even"] = 0x0000,
    ["unc_c_ring_bl_used.down_vr0_odd"] = 0x0000,
    ["unc_c_ring_bl_used.down_vr1_even"] = 0x0000,
    ["unc_c_ring_bl_used.down_vr1_odd"] = 0x0000,
    ["unc_c_ring_bl_used.up_vr0_even"] = 0x0000,
    ["unc_c_ring_bl_used.up_vr0_odd"] = 0x0000,
    ["unc_c_ring_bl_used.up_vr1_even"] = 0x0000,
    ["unc_c_ring_bl_used.up_vr1_odd"] = 0x0000,
    ["unc_c_ring_bounces.ak_core"] = 0x0000,
    ["unc_c_ring_bounces.bl_core"] = 0x0000,
    ["unc_c_ring_bounces.iv_core"] = 0x0000,
    ["unc_c_ring_iv_used.any"] = 0x0000,
    ["unc_c_ring_iv_used.down"] = 0x0000,
    ["unc_c_ring_iv_used.up"] = 0x0000,
    ["unc_c_ring_src_thrtl"] = 0x0000,
    ["unc_c_rxr_ext_starved.ipq"] = 0x0000,
    ["unc_c_rxr_ext_starved.irq"] = 0x0000,
    ["unc_c_rxr_ext_starved.prq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ismq_bids"] = 0x0000,
    ["unc_c_rxr_inserts.ipq"] = 0x0000,
    ["unc_c_rxr_inserts.irq"] = 0x0000,
    ["unc_c_rxr_inserts.irq_rejected"] = 0x0000,
    ["unc_c_rxr_inserts.vfifo"] = 0x0000,
    ["unc_c_rxr_int_starved.ipq"] = 0x0000,
    ["unc_c_rxr_int_starved.irq"] = 0x0000,
    ["unc_c_rxr_int_starved.ismq"] = 0x0000,
    ["unc_c_rxr_ipq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_ipq_retry.any"] = 0x0000,
    ["unc_c_rxr_ipq_retry.full"] = 0x0000,
    ["unc_c_rxr_ipq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_irq_retry.any"] = 0x0000,
    ["unc_c_rxr_irq_retry.full"] = 0x0000,
    ["unc_c_rxr_irq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_ismq_retry.any"] = 0x0000,
    ["unc_c_rxr_ismq_retry.full"] = 0x0000,
    ["unc_c_rxr_ismq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_ismq_retry.wb_credits"] = 0x0000,
    ["unc_c_rxr_occupancy.ipq"] = 0x0000,
    ["unc_c_rxr_occupancy.irq"] = 0x0000,
    ["unc_c_rxr_occupancy.irq_rejected"] = 0x0000,
    ["unc_c_rxr_occupancy.vfifo"] = 0x0000,
    ["unc_c_tor_inserts.all"] = 0x0000,
    ["unc_c_tor_inserts.eviction"] = 0x0000,
    ["unc_c_tor_inserts.local"] = 0x0000,
    ["unc_c_tor_inserts.local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.miss_local"] = 0x0000,
    ["unc_c_tor_inserts.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_all"] = 0x0000,
    ["unc_c_tor_inserts.nid_eviction"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_all"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_wb"] = 0x0000,
    ["unc_c_tor_inserts.opcode"] = 0x0000,
    ["unc_c_tor_inserts.remote"] = 0x0000,
    ["unc_c_tor_inserts.remote_opcode"] = 0x0000,
    ["unc_c_tor_inserts.wb"] = 0x0000,
    ["unc_c_tor_occupancy.all"] = 0x0000,
    ["unc_c_tor_occupancy.eviction"] = 0x0000,
    ["unc_c_tor_occupancy.local"] = 0x0000,
    ["unc_c_tor_occupancy.local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_eviction"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_wb"] = 0x0000,
    ["unc_c_tor_occupancy.opcode"] = 0x0000,
    ["unc_c_tor_occupancy.remote"] = 0x0000,
    ["unc_c_tor_occupancy.remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.wb"] = 0x0000,
    ["unc_c_txr_ads_used.ad"] = 0x0000,
    ["unc_c_txr_ads_used.ak"] = 0x0000,
    ["unc_c_txr_ads_used.bl"] = 0x0000,
    ["unc_c_txr_inserts.ad_cache"] = 0x0000,
    ["unc_c_txr_inserts.ad_core"] = 0x0000,
    ["unc_c_txr_inserts.ak_cache"] = 0x0000,
    ["unc_c_txr_inserts.ak_core"] = 0x0000,
    ["unc_c_txr_inserts.bl_cache"] = 0x0000,
    ["unc_c_txr_inserts.bl_core"] = 0x0000,
    ["unc_c_txr_inserts.iv_cache"] = 0x0000,
    ["unc_c_txr_starved.ad_core"] = 0x0000,
    ["unc_c_txr_starved.ak_both"] = 0x0000,
    ["unc_c_txr_starved.iv"] = 0x0000,
    ["unc_c_ring_ad_used.up"] = 0x0000,
    ["unc_c_ring_ad_used.down"] = 0x0000,
    ["unc_c_ring_ak_used.up"] = 0x0000,
    ["unc_c_ring_ak_used.down"] = 0x0000,
    ["unc_c_ring_bl_used.up"] = 0x0000,
    ["unc_c_ring_bl_used.down"] = 0x0000,
    ["unc_c_ring_bounces.ad_irq"] = 0x0000,
    ["unc_c_ring_bounces.ak"] = 0x0000,
    ["unc_c_ring_bounces.bl"] = 0x0000,
    ["unc_c_ring_bounces.iv"] = 0x0000,
    ["unc_c_ring_sink_starved.ad_irq"] = 0x0000,
    ["unc_c_ring_sink_starved.ad_ipq"] = 0x0000,
    ["unc_c_ring_sink_starved.iv"] = 0x0000,
    ["unc_c_rxr_ext_starved.prq"] = 0x0000,
    ["unc_c_rxr_inserts.irq_rej"] = 0x0000,
    ["unc_c_ring_ad_used.cw"] = 0x0000,
    ["unc_c_ring_ad_used.ccw"] = 0x0000,
    ["unc_c_ring_ak_used.cw"] = 0x0000,
    ["unc_c_ring_ak_used.ccw"] = 0x0000,
    ["unc_c_ring_bl_used.cw"] = 0x0000,
    ["unc_c_ring_bl_used.ccw"] = 0x0000,
    ["unc_c_rxr_occupancy.irq_rej"] = 0x0000,
    ["unc_h_addr_opc_match.filt"] = 0x0000,
    ["unc_h_bt_bypass"] = 0x0000,
    ["unc_h_bt_cycles_ne.local"] = 0x0000,
    ["unc_h_bt_cycles_ne.remote"] = 0x0000,
    ["unc_h_bt_occupancy.local"] = 0x0000,
    ["unc_h_bt_occupancy.reads_local"] = 0x0000,
    ["unc_h_bt_occupancy.reads_remote"] = 0x0000,
    ["unc_h_bt_occupancy.remote"] = 0x0000,
    ["unc_h_bt_occupancy.writes_local"] = 0x0000,
    ["unc_h_bt_occupancy.writes_remote"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_bl_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_snp_hazard"] = 0x0000,
    ["unc_h_bypass_imc.not_taken"] = 0x0000,
    ["unc_h_bypass_imc.taken"] = 0x0000,
    ["unc_h_clockticks"] = 0x0000,
    ["unc_h_conflict_cycles.ackcnflts"] = 0x0000,
    ["unc_h_conflict_cycles.cmp_fwds"] = 0x0000,
    ["unc_h_conflict_cycles.conflict"] = 0x0000,
    ["unc_h_conflict_cycles.last"] = 0x0000,
    ["unc_h_direct2core_count"] = 0x0000,
    ["unc_h_direct2core_cycles_disabled"] = 0x0000,
    ["unc_h_direct2core_txn_override"] = 0x0000,
    ["unc_h_directory_lat_opt"] = 0x0000,
    ["unc_h_directory_lookup.any"] = 0x0000,
    ["unc_h_directory_lookup.no_snp"] = 0x0000,
    ["unc_h_directory_lookup.snoop_a"] = 0x0000,
    ["unc_h_directory_lookup.snoop_s"] = 0x0000,
    ["unc_h_directory_lookup.snp"] = 0x0000,
    ["unc_h_directory_lookup.state_a"] = 0x0000,
    ["unc_h_directory_lookup.state_i"] = 0x0000,
    ["unc_h_directory_lookup.state_s"] = 0x0000,
    ["unc_h_directory_update.a2i"] = 0x0000,
    ["unc_h_directory_update.a2s"] = 0x0000,
    ["unc_h_directory_update.any"] = 0x0000,
    ["unc_h_directory_update.i2a"] = 0x0000,
    ["unc_h_directory_update.i2s"] = 0x0000,
    ["unc_h_directory_update.s2a"] = 0x0000,
    ["unc_h_directory_update.s2i"] = 0x0000,
    ["unc_h_igr_ad_qpi2_accumulator"] = 0x0000,
    ["unc_h_igr_bl_qpi2_accumulator"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi1"] = 0x0000,
    ["unc_h_imc_reads.normal"] = 0x0000,
    ["unc_h_imc_retry"] = 0x0000,
    ["unc_h_imc_writes.all"] = 0x0000,
    ["unc_h_imc_writes.full"] = 0x0000,
    ["unc_h_imc_writes.full_isoch"] = 0x0000,
    ["unc_h_imc_writes.partial"] = 0x0000,
    ["unc_h_imc_writes.partial_isoch"] = 0x0000,
    ["unc_h_iodc_conflicts.remote_invi2e_same_rtid"] = 0x0000,
    ["unc_h_iodc_conflicts.remote_other_same_addr"] = 0x0000,
    ["unc_h_iodc_inserts"] = 0x0000,
    ["unc_h_iodc_olen_wbmtoi"] = 0x0000,
    ["unc_h_osb.invitoe_local"] = 0x0000,
    ["unc_h_osb.reads_local"] = 0x0000,
    ["unc_h_osb.remote"] = 0x0000,
    ["unc_h_osb_edr.all"] = 0x0000,
    ["unc_h_osb_edr.reads_local_i"] = 0x0000,
    ["unc_h_osb_edr.reads_local_s"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_i"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_s"] = 0x0000,
    ["unc_h_requests.invitoe_local"] = 0x0000,
    ["unc_h_requests.invitoe_remote"] = 0x0000,
    ["unc_h_requests.reads"] = 0x0000,
    ["unc_h_requests.reads_local"] = 0x0000,
    ["unc_h_requests.reads_remote"] = 0x0000,
    ["unc_h_requests.writes"] = 0x0000,
    ["unc_h_requests.writes_local"] = 0x0000,
    ["unc_h_requests.writes_remote"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_vr0_even"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_vr0_odd"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_vr1_even"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_vr1_odd"] = 0x0000,
    ["unc_h_ring_ad_used.cw_vr0_even"] = 0x0000,
    ["unc_h_ring_ad_used.cw_vr0_odd"] = 0x0000,
    ["unc_h_ring_ad_used.cw_vr1_even"] = 0x0000,
    ["unc_h_ring_ad_used.cw_vr1_odd"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_vr0_even"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_vr0_odd"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_vr1_even"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_vr1_odd"] = 0x0000,
    ["unc_h_ring_ak_used.cw_vr0_even"] = 0x0000,
    ["unc_h_ring_ak_used.cw_vr0_odd"] = 0x0000,
    ["unc_h_ring_ak_used.cw_vr1_even"] = 0x0000,
    ["unc_h_ring_ak_used.cw_vr1_odd"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_vr0_even"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_vr0_odd"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_vr1_even"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_vr1_odd"] = 0x0000,
    ["unc_h_ring_bl_used.cw_vr0_even"] = 0x0000,
    ["unc_h_ring_bl_used.cw_vr0_odd"] = 0x0000,
    ["unc_h_ring_bl_used.cw_vr1_even"] = 0x0000,
    ["unc_h_ring_bl_used.cw_vr1_odd"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_snoop_resp.rspcnflct"] = 0x0000,
    ["unc_h_snoop_resp.rspi"] = 0x0000,
    ["unc_h_snoop_resp.rspifwd"] = 0x0000,
    ["unc_h_snoop_resp.rsps"] = 0x0000,
    ["unc_h_snoop_resp.rspsfwd"] = 0x0000,
    ["unc_h_snoop_resp.rsp_fwd_wb"] = 0x0000,
    ["unc_h_snoop_resp.rsp_wb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.other"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspcnflct"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspi"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspifwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rsps"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspsfwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxfwdxwb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxwb"] = 0x0000,
    ["unc_h_tad_requests_g0.region0"] = 0x0000,
    ["unc_h_tad_requests_g0.region1"] = 0x0000,
    ["unc_h_tad_requests_g0.region2"] = 0x0000,
    ["unc_h_tad_requests_g0.region3"] = 0x0000,
    ["unc_h_tad_requests_g0.region4"] = 0x0000,
    ["unc_h_tad_requests_g0.region5"] = 0x0000,
    ["unc_h_tad_requests_g0.region6"] = 0x0000,
    ["unc_h_tad_requests_g0.region7"] = 0x0000,
    ["unc_h_tad_requests_g1.region10"] = 0x0000,
    ["unc_h_tad_requests_g1.region11"] = 0x0000,
    ["unc_h_tad_requests_g1.region8"] = 0x0000,
    ["unc_h_tad_requests_g1.region9"] = 0x0000,
    ["unc_h_tracker_cycles_ne"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ad_inserts.all"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ad_occupancy.sched0"] = 0x0000,
    ["unc_h_txr_ad_occupancy.sched1"] = 0x0000,
    ["unc_h_txr_ak.crd_cbo"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ak_inserts.all"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ak_occupancy.sched0"] = 0x0000,
    ["unc_h_txr_ak_occupancy.sched1"] = 0x0000,
    ["unc_h_txr_bl.drs_cache"] = 0x0000,
    ["unc_h_txr_bl.drs_core"] = 0x0000,
    ["unc_h_txr_bl.drs_qpi"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.all"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_bl_inserts.all"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched0"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched1"] = 0x0000,
    ["unc_h_txr_bl_occupancy.all"] = 0x0000,
    ["unc_h_txr_bl_occupancy.sched0"] = 0x0000,
    ["unc_h_txr_bl_occupancy.sched1"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_addr_opc_match.addr"] = 0x0000,
    ["unc_h_addr_opc_match.opc"] = 0x0000,
    ["unc_h_addr_opc_match.ad"] = 0x0000,
    ["unc_h_addr_opc_match.bl"] = 0x0000,
    ["unc_h_addr_opc_match.ak"] = 0x0000,
    ["unc_h_bt_cycles_ne"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.rspackcflt_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.wbmdata_hazard"] = 0x0000,
    ["unc_h_directory_update.set"] = 0x0000,
    ["unc_h_directory_update.clear"] = 0x0000,
    ["unc_h_igr_credits_ad_qpi2"] = 0x0000,
    ["unc_h_igr_credits_bl_qpi2"] = 0x0000,
    ["unc_h_iodc_conflicts.any"] = 0x0000,
    ["unc_h_iodc_conflicts.last"] = 0x0000,
    ["unc_h_ring_ad_used.cw"] = 0x0000,
    ["unc_h_ring_ad_used.ccw"] = 0x0000,
    ["unc_h_ring_ak_used.cw"] = 0x0000,
    ["unc_h_ring_ak_used.ccw"] = 0x0000,
    ["unc_h_ring_bl_used.cw"] = 0x0000,
    ["unc_h_ring_bl_used.ccw"] = 0x0000,
    ["unc_h_txr_ad.hom"] = 0x0000,
    ["unc_m_act_count.rd"] = 0x0000,
    ["unc_m_act_count.wr"] = 0x0000,
    ["unc_m_byp_cmds.act"] = 0x0000,
    ["unc_m_byp_cmds.cas"] = 0x0000,
    ["unc_m_byp_cmds.pre"] = 0x0000,
    ["unc_m_cas_count.all"] = 0x0000,
    ["unc_m_cas_count.rd"] = 0x0000,
    ["unc_m_cas_count.rd_reg"] = 0x0000,
    ["unc_m_cas_count.rd_rmm"] = 0x0000,
    ["unc_m_cas_count.rd_underfill"] = 0x0000,
    ["unc_m_cas_count.rd_wmm"] = 0x0000,
    ["unc_m_cas_count.wr"] = 0x0000,
    ["unc_m_cas_count.wr_rmm"] = 0x0000,
    ["unc_m_cas_count.wr_wmm"] = 0x0000,
    ["unc_m_dram_pre_all"] = 0x0000,
    ["unc_m_dram_refresh.high"] = 0x0000,
    ["unc_m_dram_refresh.panic"] = 0x0000,
    ["unc_m_ecc_correctable_errors"] = 0x0000,
    ["unc_m_major_modes.isoch"] = 0x0000,
    ["unc_m_major_modes.partial"] = 0x0000,
    ["unc_m_major_modes.read"] = 0x0000,
    ["unc_m_major_modes.write"] = 0x0000,
    ["unc_m_power_channel_dlloff"] = 0x0000,
    ["unc_m_power_channel_ppd"] = 0x0000,
    ["unc_m_power_cke_cycles.rank0"] = 0x0000,
    ["unc_m_power_cke_cycles.rank1"] = 0x0000,
    ["unc_m_power_cke_cycles.rank2"] = 0x0000,
    ["unc_m_power_cke_cycles.rank3"] = 0x0000,
    ["unc_m_power_cke_cycles.rank4"] = 0x0000,
    ["unc_m_power_cke_cycles.rank5"] = 0x0000,
    ["unc_m_power_cke_cycles.rank6"] = 0x0000,
    ["unc_m_power_cke_cycles.rank7"] = 0x0000,
    ["unc_m_power_critical_throttle_cycles"] = 0x0000,
    ["unc_m_power_self_refresh"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank0"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank1"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank2"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank3"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank4"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank5"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank6"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank7"] = 0x0000,
    ["unc_m_preemption.rd_preempt_rd"] = 0x0000,
    ["unc_m_preemption.rd_preempt_wr"] = 0x0000,
    ["unc_m_pre_count.page_close"] = 0x0000,
    ["unc_m_pre_count.page_miss"] = 0x0000,
    ["unc_m_pre_count.rd"] = 0x0000,
    ["unc_m_pre_count.wr"] = 0x0000,
    ["unc_m_rd_cas_prio.high"] = 0x0000,
    ["unc_m_rd_cas_prio.low"] = 0x0000,
    ["unc_m_rd_cas_prio.med"] = 0x0000,
    ["unc_m_rd_cas_prio.panic"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank7"] = 0x0000,
    ["unc_m_rpq_cycles_ne"] = 0x0000,
    ["unc_m_rpq_inserts"] = 0x0000,
    ["unc_m_vmse_mxb_wr_occupancy"] = 0x0000,
    ["unc_m_vmse_wr_push.rmm"] = 0x0000,
    ["unc_m_vmse_wr_push.wmm"] = 0x0000,
    ["unc_m_wmm_to_rmm.low_thresh"] = 0x0000,
    ["unc_m_wmm_to_rmm.starve"] = 0x0000,
    ["unc_m_wmm_to_rmm.vmse_retry"] = 0x0000,
    ["unc_m_wpq_cycles_full"] = 0x0000,
    ["unc_m_wpq_cycles_ne"] = 0x0000,
    ["unc_m_wpq_inserts"] = 0x0000,
    ["unc_m_wpq_read_hit"] = 0x0000,
    ["unc_m_wpq_write_hit"] = 0x0000,
    ["unc_m_wrong_mm"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank7"] = 0x0000,
    ["unc_m_act_count.byp"] = 0x0000,
    ["unc_m_dclockticks"] = 0x0000,
    ["unc_m_power_pcu_throttling"] = 0x0000,
    ["unc_m_pre_count.byp"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank3.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank2.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank3.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank7"] = 0x0000,
    ["unc_i_address_match.merge_count"] = 0x0000,
    ["unc_i_address_match.stall_count"] = 0x0000,
    ["unc_i_cache_ack_pending_occupancy.any"] = 0x0000,
    ["unc_i_cache_ack_pending_occupancy.source"] = 0x0000,
    ["unc_i_cache_own_occupancy.any"] = 0x0000,
    ["unc_i_cache_own_occupancy.source"] = 0x0000,
    ["unc_i_cache_read_occupancy.any"] = 0x0000,
    ["unc_i_cache_read_occupancy.source"] = 0x0000,
    ["unc_i_cache_total_occupancy.any"] = 0x0000,
    ["unc_i_cache_total_occupancy.source"] = 0x0000,
    ["unc_i_cache_write_occupancy.any"] = 0x0000,
    ["unc_i_cache_write_occupancy.source"] = 0x0000,
    ["unc_i_clockticks"] = 0x0000,
    ["unc_i_rxr_ak_cycles_full"] = 0x0000,
    ["unc_i_rxr_ak_inserts"] = 0x0000,
    ["unc_i_rxr_ak_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_drs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_drs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncb_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncb_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncb_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncs_occupancy"] = 0x0000,
    ["unc_i_tickles.lost_ownership"] = 0x0000,
    ["unc_i_tickles.top_of_queue"] = 0x0000,
    ["unc_i_transactions.orderingq"] = 0x0000,
    ["unc_i_transactions.pd_prefetches"] = 0x0000,
    ["unc_i_transactions.reads"] = 0x0000,
    ["unc_i_transactions.writes"] = 0x0000,
    ["unc_i_txr_ad_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_bl_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_data_inserts_ncb"] = 0x0000,
    ["unc_i_txr_data_inserts_ncs"] = 0x0000,
    ["unc_i_txr_request_occupancy"] = 0x0000,
    ["unc_i_write_ordering_stall_cycles"] = 0x0000,
    ["unc_i_transactions.rd_prefetches"] = 0x0000,
    ["unc_p_clockticks"] = 0x0000,
    ["unc_p_core0_transition_cycles"] = 0x0000,
    ["unc_p_core10_transition_cycles"] = 0x0000,
    ["unc_p_core11_transition_cycles"] = 0x0000,
    ["unc_p_core12_transition_cycles"] = 0x0000,
    ["unc_p_core13_transition_cycles"] = 0x0000,
    ["unc_p_core14_transition_cycles"] = 0x0000,
    ["unc_p_core1_transition_cycles"] = 0x0000,
    ["unc_p_core2_transition_cycles"] = 0x0000,
    ["unc_p_core3_transition_cycles"] = 0x0000,
    ["unc_p_core4_transition_cycles"] = 0x0000,
    ["unc_p_core5_transition_cycles"] = 0x0000,
    ["unc_p_core6_transition_cycles"] = 0x0000,
    ["unc_p_core7_transition_cycles"] = 0x0000,
    ["unc_p_core8_transition_cycles"] = 0x0000,
    ["unc_p_core9_transition_cycles"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core0"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core1"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core10"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core11"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core12"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core13"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core14"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core2"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core3"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core4"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core5"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core6"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core7"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core8"] = 0x0000,
    ["unc_p_delayed_c_state_abort_core9"] = 0x0000,
    ["unc_p_demotions_core0"] = 0x0000,
    ["unc_p_demotions_core1"] = 0x0000,
    ["unc_p_demotions_core2"] = 0x0000,
    ["unc_p_demotions_core3"] = 0x0000,
    ["unc_p_demotions_core4"] = 0x0000,
    ["unc_p_demotions_core5"] = 0x0000,
    ["unc_p_demotions_core6"] = 0x0000,
    ["unc_p_demotions_core7"] = 0x0000,
    ["unc_p_freq_band0_cycles"] = 0x0000,
    ["unc_p_freq_band1_cycles"] = 0x0000,
    ["unc_p_freq_band2_cycles"] = 0x0000,
    ["unc_p_freq_band3_cycles"] = 0x0000,
    ["unc_p_freq_max_current_cycles"] = 0x0000,
    ["unc_p_freq_max_limit_thermal_cycles"] = 0x0000,
    ["unc_p_freq_max_os_cycles"] = 0x0000,
    ["unc_p_freq_max_power_cycles"] = 0x0000,
    ["unc_p_freq_min_io_p_cycles"] = 0x0000,
    ["unc_p_freq_min_perf_p_cycles"] = 0x0000,
    ["unc_p_freq_trans_cycles"] = 0x0000,
    ["unc_p_memory_phase_shedding_cycles"] = 0x0000,
    ["unc_p_pkg_c_exit_latency_sel"] = 0x0000,
    ["unc_p_pkg_c_state_residency_c0_cycles"] = 0x0000,
    ["unc_p_pkg_c_state_residency_c2_cycles"] = 0x0000,
    ["unc_p_pkg_c_state_residency_c3_cycles"] = 0x0000,
    ["unc_p_pkg_c_state_residency_c6_cycles"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c0"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c3"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c6"] = 0x0000,
    ["unc_p_prochot_external_cycles"] = 0x0000,
    ["unc_p_prochot_internal_cycles"] = 0x0000,
    ["unc_p_total_transition_cycles"] = 0x0000,
    ["unc_p_volt_trans_cycles_change"] = 0x0000,
    ["unc_p_volt_trans_cycles_decrease"] = 0x0000,
    ["unc_p_volt_trans_cycles_increase"] = 0x0000,
    ["unc_p_vr_hot_cycles"] = 0x0000,
    ["unc_p_demotions_core10"] = 0x0000,
    ["unc_p_demotions_core11"] = 0x0000,
    ["unc_p_demotions_core12"] = 0x0000,
    ["unc_p_demotions_core13"] = 0x0000,
    ["unc_p_demotions_core14"] = 0x0000,
    ["unc_p_demotions_core8"] = 0x0000,
    ["unc_p_demotions_core9"] = 0x0000,
    ["unc_p_freq_min_perf_p_cycles"] = 0x0000,
    ["unc_p_pkg_c_exit_latency"] = 0x0000,
    ["unc_q_clockticks"] = 0x0000,
    ["unc_q_cto_count"] = 0x0000,
    ["unc_q_direct2core.failure_credits"] = 0x0000,
    ["unc_q_direct2core.failure_credits_miss"] = 0x0000,
    ["unc_q_direct2core.failure_credits_rbt"] = 0x0000,
    ["unc_q_direct2core.failure_credits_rbt_miss"] = 0x0000,
    ["unc_q_direct2core.failure_miss"] = 0x0000,
    ["unc_q_direct2core.failure_rbt_hit"] = 0x0000,
    ["unc_q_direct2core.failure_rbt_miss"] = 0x0000,
    ["unc_q_direct2core.success_rbt_hit"] = 0x0000,
    ["unc_q_l1_power_cycles"] = 0x0000,
    ["unc_q_rxl0p_power_cycles"] = 0x0000,
    ["unc_q_rxl0_power_cycles"] = 0x0000,
    ["unc_q_rxl_bypassed"] = 0x0000,
    ["unc_q_rxl_crc_errors.link_init"] = 0x0000,
    ["unc_q_rxl_crc_errors.normal_op"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.drs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.hom"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncb"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ndr"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.snp"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.drs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.hom"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ncb"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ncs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ndr"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.snp"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vna"] = 0x0000,
    ["unc_q_rxl_cycles_ne"] = 0x0000,
    ["unc_q_rxl_flits_g0.data"] = 0x0000,
    ["unc_q_rxl_flits_g0.idle"] = 0x0000,
    ["unc_q_rxl_flits_g0.non_data"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_rxl_flits_g1.snp"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncs"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_rxl_inserts"] = 0x0000,
    ["unc_q_rxl_inserts_drs"] = 0x0000,
    ["unc_q_rxl_inserts_hom"] = 0x0000,
    ["unc_q_rxl_inserts_ncb"] = 0x0000,
    ["unc_q_rxl_inserts_ncs"] = 0x0000,
    ["unc_q_rxl_inserts_ndr"] = 0x0000,
    ["unc_q_rxl_inserts_snp"] = 0x0000,
    ["unc_q_rxl_occupancy"] = 0x0000,
    ["unc_q_rxl_occupancy_drs"] = 0x0000,
    ["unc_q_rxl_occupancy_hom"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr"] = 0x0000,
    ["unc_q_rxl_occupancy_snp"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_drs"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_hom"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ncb"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ncs"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ndr"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_snp"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.egress_credits"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.gv"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_drs"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_hom"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ncb"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ncs"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ndr"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_snp"] = 0x0000,
    ["unc_q_txl0p_power_cycles"] = 0x0000,
    ["unc_q_txl0_power_cycles"] = 0x0000,
    ["unc_q_txl_bypassed"] = 0x0000,
    ["unc_q_txl_crc_no_credits.almost_full"] = 0x0000,
    ["unc_q_txl_crc_no_credits.full"] = 0x0000,
    ["unc_q_txl_cycles_ne"] = 0x0000,
    ["unc_q_txl_flits_g0.data"] = 0x0000,
    ["unc_q_txl_flits_g0.non_data"] = 0x0000,
    ["unc_q_txl_flits_g1.drs"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_txl_flits_g1.hom"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_txl_flits_g1.snp"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_txl_flits_g2.ncs"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_txl_inserts"] = 0x0000,
    ["unc_q_txl_occupancy"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn_shr"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn_shr"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_vna_credit_returns"] = 0x0000,
    ["unc_q_vna_credit_return_occupancy"] = 0x0000,
    ["unc_q_message.drs.anyresp9flits"] = 0x0000,
    ["unc_q_message.drs.anyresp11flits"] = 0x0000,
    ["unc_q_message.drs.datac_m"] = 0x0000,
    ["unc_q_message.drs.wbidata"] = 0x0000,
    ["unc_q_message.drs.wbsdata"] = 0x0000,
    ["unc_q_message.drs.wbedata"] = 0x0000,
    ["unc_q_message.drs.anyresp"] = 0x0000,
    ["unc_q_message.drs.anydatac"] = 0x0000,
    ["unc_q_message.ncb.anymsg"] = 0x0000,
    ["unc_q_message.ncb.anyint"] = 0x0000,
    ["unc_q_message.drs.datac_f"] = 0x0000,
    ["unc_q_message.drs.datac_f_frcackcnflt"] = 0x0000,
    ["unc_q_message.drs.datac_f_cmp"] = 0x0000,
    ["unc_q_message.drs.datac_e"] = 0x0000,
    ["unc_q_message.drs.datac_e_frcackcnflt"] = 0x0000,
    ["unc_q_message.drs.datac_e_cmp"] = 0x0000,
    ["unc_q_message.hom.respfwd"] = 0x0000,
    ["unc_q_message.hom.respfwdi"] = 0x0000,
    ["unc_q_message.hom.respfwds"] = 0x0000,
    ["unc_q_message.hom.respfwdiwb"] = 0x0000,
    ["unc_q_message.hom.respfwdswb"] = 0x0000,
    ["unc_q_message.hom.respiwb"] = 0x0000,
    ["unc_q_message.hom.respswb"] = 0x0000,
    ["unc_q_message.hom.anyreq"] = 0x0000,
    ["unc_q_message.hom.anyresp"] = 0x0000,
    ["unc_q_message.snp.anysnp"] = 0x0000,
    ["unc_q_message.ndr.anycmp"] = 0x0000,
    ["unc_q_message.ncs.ncrd"] = 0x0000,
    ["unc_q_message.ncs.anymsg1or2flits"] = 0x0000,
    ["unc_q_message.ncs.anymsg3flits"] = 0x0000,
    ["unc_q_message.ncb.anymsg9flits"] = 0x0000,
    ["unc_q_message.ncb.anymsg11flits"] = 0x0000,
    ["unc_q_match_mask"] = 0x0000,
    ["unc_q_rxl_cycles_ne_drs.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_drs.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_hom.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_hom.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_snp.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_snp.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_drs.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_drs.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_hom.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_hom.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_snp.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_snp.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_drs.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_drs.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_hom.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_hom.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_snp.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_snp.vn1"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_acquired"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_occupancy"] = 0x0000,
    ["unc_r2_clockticks"] = 0x0000,
    ["unc_r2_iio_credits_acquired.drs"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncb"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncs"] = 0x0000,
    ["unc_r2_iio_credits_reject.drs"] = 0x0000,
    ["unc_r2_iio_credits_used.drs"] = 0x0000,
    ["unc_r2_iio_credits_used.ncb"] = 0x0000,
    ["unc_r2_iio_credits_used.ncs"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_vr0_even"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_vr0_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_vr1_even"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_vr1_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_vr0_even"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_vr0_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_vr1_even"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_vr1_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_vr0_even"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_vr0_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_vr1_even"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_vr1_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_vr0_even"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_vr0_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_vr1_even"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_vr1_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_vr0_even"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_vr0_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_vr1_even"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_vr1_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_vr0_even"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_vr0_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_vr1_even"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_vr1_odd"] = 0x0000,
    ["unc_r2_ring_iv_used.ccw"] = 0x0000,
    ["unc_r2_ring_iv_used.cw"] = 0x0000,
    ["unc_r2_rxr_ak_bounces"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncb"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncs"] = 0x0000,
    ["unc_r2_rxr_inserts.ncb"] = 0x0000,
    ["unc_r2_rxr_inserts.ncs"] = 0x0000,
    ["unc_r2_rxr_occupancy.drs"] = 0x0000,
    ["unc_r2_txr_cycles_full.ad"] = 0x0000,
    ["unc_r2_txr_cycles_full.ak"] = 0x0000,
    ["unc_r2_txr_cycles_full.bl"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ad"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ak"] = 0x0000,
    ["unc_r2_txr_cycles_ne.bl"] = 0x0000,
    ["unc_r2_ring_ad_used.cw"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw"] = 0x0000,
    ["unc_r2_ring_ak_used.cw"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw"] = 0x0000,
    ["unc_r2_ring_bl_used.cw"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw"] = 0x0000,
    ["unc_r2_ring_iv_used.any"] = 0x0000,
    ["unc_r2_rxr_ak_bounces.cw"] = 0x0000,
    ["unc_r2_rxr_ak_bounces.ccw"] = 0x0000,
    ["unc_r2_txr_nack_ccw.ad"] = 0x0000,
    ["unc_r2_txr_nack_ccw.ak"] = 0x0000,
    ["unc_r2_txr_nack_ccw.bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.ad"] = 0x0000,
    ["unc_r2_txr_nack_cw.ak"] = 0x0000,
    ["unc_r2_txr_nack_cw.bl"] = 0x0000,
    ["unc_r3_clockticks"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo10"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo11"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo12"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo13"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo14"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo8"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo9"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo0"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo1"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo2"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo3"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo4"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo5"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo6"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo7"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.ha0"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.ha1"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.r2_ncb"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.r2_ncs"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vna"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_vr0_even"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_vr0_odd"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_vr0_even"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_vr0_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_vr0_even"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_vr0_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_vr0_even"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_vr0_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_vr0_even"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_vr0_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_vr0_even"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_vr0_odd"] = 0x0000,
    ["unc_r3_ring_iv_used.ccw"] = 0x0000,
    ["unc_r3_ring_iv_used.cw"] = 0x0000,
    ["unc_r3_rxr_bypassed.ad"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.hom"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.ndr"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.snp"] = 0x0000,
    ["unc_r3_rxr_inserts.drs"] = 0x0000,
    ["unc_r3_rxr_inserts.hom"] = 0x0000,
    ["unc_r3_rxr_inserts.ncb"] = 0x0000,
    ["unc_r3_rxr_inserts.ncs"] = 0x0000,
    ["unc_r3_rxr_inserts.ndr"] = 0x0000,
    ["unc_r3_rxr_inserts.snp"] = 0x0000,
    ["unc_r3_rxr_occupancy.drs"] = 0x0000,
    ["unc_r3_rxr_occupancy.hom"] = 0x0000,
    ["unc_r3_rxr_occupancy.ncb"] = 0x0000,
    ["unc_r3_rxr_occupancy.ncs"] = 0x0000,
    ["unc_r3_rxr_occupancy.ndr"] = 0x0000,
    ["unc_r3_rxr_occupancy.snp"] = 0x0000,
    ["unc_r3_txr_nack_ccw.ad"] = 0x0000,
    ["unc_r3_txr_nack_ccw.ak"] = 0x0000,
    ["unc_r3_txr_nack_ccw.bl"] = 0x0000,
    ["unc_r3_txr_nack_cw.ad"] = 0x0000,
    ["unc_r3_txr_nack_cw.ak"] = 0x0000,
    ["unc_r3_txr_nack_cw.bl"] = 0x0000,
    ["unc_r3_vn0_credits_reject.drs"] = 0x0000,
    ["unc_r3_vn0_credits_reject.hom"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_reject.snp"] = 0x0000,
    ["unc_r3_vn0_credits_used.drs"] = 0x0000,
    ["unc_r3_vn0_credits_used.hom"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncs"] = 0x0000,
    ["unc_r3_vn0_credits_used.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_used.snp"] = 0x0000,
    ["unc_r3_vn1_credits_reject.drs"] = 0x0000,
    ["unc_r3_vn1_credits_reject.hom"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vn1_credits_reject.snp"] = 0x0000,
    ["unc_r3_vn1_credits_used.drs"] = 0x0000,
    ["unc_r3_vn1_credits_used.hom"] = 0x0000,
    ["unc_r3_vn1_credits_used.ncb"] = 0x0000,
    ["unc_r3_vn1_credits_used.ncs"] = 0x0000,
    ["unc_r3_vn1_credits_used.ndr"] = 0x0000,
    ["unc_r3_vn1_credits_used.snp"] = 0x0000,
    ["unc_r3_vna_credits_acquired"] = 0x0000,
    ["unc_r3_vna_credits_reject.drs"] = 0x0000,
    ["unc_r3_vna_credits_reject.hom"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vna_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vna_credits_reject.snp"] = 0x0000,
    ["unc_r3_vna_credit_cycles_out"] = 0x0000,
    ["unc_r3_vna_credit_cycles_used"] = 0x0000,
    ["unc_r3_ring_ad_used.cw"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw"] = 0x0000,
    ["unc_r3_ring_ak_used.cw"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw"] = 0x0000,
    ["unc_r3_ring_bl_used.cw"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw"] = 0x0000,
    ["unc_r3_ring_iv_used.any"] = 0x0000,
    ["unc_r3_rxr_ad_bypassed"] = 0x0000,
    ["unc_r3_vna_credits_acquired.ad"] = 0x0000,
    ["unc_r3_vna_credits_acquired.bl"] = 0x0000,
    ["unc_u_event_msg.doorbell_rcvd"] = 0x0000,
    ["unc_u_event_msg.int_prio"] = 0x0000,
    ["unc_u_event_msg.ipi_rcvd"] = 0x0000,
    ["unc_u_event_msg.msi_rcvd"] = 0x0000,
    ["unc_u_event_msg.vlw_rcvd"] = 0x0000,
    ["unc_u_filter_match.disable"] = 0x0000,
    ["unc_u_filter_match.enable"] = 0x0000,
    ["unc_u_filter_match.u2c_disable"] = 0x0000,
    ["unc_u_filter_match.u2c_enable"] = 0x0000,
    ["unc_u_lock_cycles"] = 0x0000,
    ["unc_u_phold_cycles.assert_to_ack"] = 0x0000,
    ["unc_u_u2c_events.cmc"] = 0x0000,
    ["unc_u_u2c_events.livelock"] = 0x0000,
    ["unc_u_u2c_events.lterror"] = 0x0000,
    ["unc_u_u2c_events.monitor_t0"] = 0x0000,
    ["unc_u_u2c_events.monitor_t1"] = 0x0000,
    ["unc_u_u2c_events.other"] = 0x0000,
    ["unc_u_u2c_events.trap"] = 0x0000,
    ["unc_u_u2c_events.umc"] = 0x0000,
    ["unc_u_racu_requests"] = 0x0000,
    ["unc_u_clockticks"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3C", "V27", "core",
   {
    -- source: HSW/haswell_core_v27.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.pde_cache_miss"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.divider_uops"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.request_fb_full"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["dtlb_store_misses.pde_cache_miss"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifetch_stall"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["page_walker_loads.itlb_memory"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l1"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l2"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l3"] = 0x0000,
    ["page_walker_loads.ept_dtlb_memory"] = 0x0000,
    ["page_walker_loads.ept_itlb_l1"] = 0x0000,
    ["page_walker_loads.ept_itlb_l2"] = 0x0000,
    ["page_walker_loads.ept_itlb_l3"] = 0x0000,
    ["page_walker_loads.ept_itlb_memory"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["avx_insts.all"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-45", "V27", "core",
   {
    -- source: HSW/haswell_core_v27.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.pde_cache_miss"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.divider_uops"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.request_fb_full"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["dtlb_store_misses.pde_cache_miss"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifetch_stall"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["page_walker_loads.itlb_memory"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l1"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l2"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l3"] = 0x0000,
    ["page_walker_loads.ept_dtlb_memory"] = 0x0000,
    ["page_walker_loads.ept_itlb_l1"] = 0x0000,
    ["page_walker_loads.ept_itlb_l2"] = 0x0000,
    ["page_walker_loads.ept_itlb_l3"] = 0x0000,
    ["page_walker_loads.ept_itlb_memory"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["avx_insts.all"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-46", "V27", "core",
   {
    -- source: HSW/haswell_core_v27.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.pde_cache_miss"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.divider_uops"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.request_fb_full"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["dtlb_store_misses.pde_cache_miss"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifetch_stall"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["page_walker_loads.itlb_memory"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l1"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l2"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l3"] = 0x0000,
    ["page_walker_loads.ept_dtlb_memory"] = 0x0000,
    ["page_walker_loads.ept_itlb_l1"] = 0x0000,
    ["page_walker_loads.ept_itlb_l2"] = 0x0000,
    ["page_walker_loads.ept_itlb_l3"] = 0x0000,
    ["page_walker_loads.ept_itlb_memory"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["avx_insts.all"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3C", "V27", "offcore",
   {
    -- source: HSW/haswell_matrix_v27.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-45", "V27", "offcore",
   {
    -- source: HSW/haswell_matrix_v27.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-46", "V27", "offcore",
   {
    -- source: HSW/haswell_matrix_v27.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-3C", "V27", "uncore",
   {
    -- source: HSW/haswell_uncore_v27.tsv
    ["unc_cbo_xsnp_response.miss_external"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_eviction"] = 0x0000,
    ["unc_cbo_cache_lookup.read_m"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.write_i"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_occupancy.all"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-45", "V27", "uncore",
   {
    -- source: HSW/haswell_uncore_v27.tsv
    ["unc_cbo_xsnp_response.miss_external"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_eviction"] = 0x0000,
    ["unc_cbo_cache_lookup.read_m"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.write_i"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_occupancy.all"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-46", "V27", "uncore",
   {
    -- source: HSW/haswell_uncore_v27.tsv
    ["unc_cbo_xsnp_response.miss_external"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_external"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_eviction"] = 0x0000,
    ["unc_cbo_cache_lookup.read_m"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.write_i"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.extsnp_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_occupancy.all"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3F", "V19", "core",
   {
    -- source: HSX/haswellx_core_v19.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["dtlb_load_misses.pde_cache_miss"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.core_stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.divider_uops"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.request_fb_full"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["dtlb_store_misses.pde_cache_miss"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifetch_stall"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["ild_stall.iq_full"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["page_walker_loads.itlb_memory"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l1"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l2"] = 0x0000,
    ["page_walker_loads.ept_dtlb_l3"] = 0x0000,
    ["page_walker_loads.ept_dtlb_memory"] = 0x0000,
    ["page_walker_loads.ept_itlb_l1"] = 0x0000,
    ["page_walker_loads.ept_itlb_l2"] = 0x0000,
    ["page_walker_loads.ept_itlb_l3"] = 0x0000,
    ["page_walker_loads.ept_itlb_memory"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.core_stall_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["avx_insts.all"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_dram"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_hitm"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_fwd"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["l2_lines_out.demand_dirty"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3F", "V19", "offcore",
   {
    -- source: HSX/haswellx_matrix_v19.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-3F", "V19", "uncore",
   {
    -- source: HSX/haswellx_uncore_v19.tsv
    ["unc_c_bounce_control"] = 0x0000,
    ["unc_c_clockticks"] = 0x0000,
    ["unc_c_counter0_occupancy"] = 0x0000,
    ["unc_c_fast_asserted"] = 0x0000,
    ["unc_c_llc_lookup.data_read"] = 0x0000,
    ["unc_c_llc_lookup.write"] = 0x0000,
    ["unc_c_llc_lookup.remote_snoop"] = 0x0000,
    ["unc_c_llc_lookup.any"] = 0x0000,
    ["unc_c_llc_lookup.nid"] = 0x0000,
    ["unc_c_llc_lookup.read"] = 0x0000,
    ["unc_c_llc_victims.m_state"] = 0x0000,
    ["unc_c_llc_victims.e_state"] = 0x0000,
    ["unc_c_llc_victims.s_state"] = 0x0000,
    ["unc_c_llc_victims.f_state"] = 0x0000,
    ["unc_c_llc_victims.nid"] = 0x0000,
    ["unc_c_llc_victims.miss"] = 0x0000,
    ["unc_c_misc.rspi_was_fse"] = 0x0000,
    ["unc_c_misc.wc_aliasing"] = 0x0000,
    ["unc_c_misc.started"] = 0x0000,
    ["unc_c_misc.rfo_hit_s"] = 0x0000,
    ["unc_c_misc.cvzero_prefetch_victim"] = 0x0000,
    ["unc_c_misc.cvzero_prefetch_miss"] = 0x0000,
    ["unc_c_qlru.age0"] = 0x0000,
    ["unc_c_qlru.age1"] = 0x0000,
    ["unc_c_qlru.age2"] = 0x0000,
    ["unc_c_qlru.age3"] = 0x0000,
    ["unc_c_qlru.lru_decrement"] = 0x0000,
    ["unc_c_qlru.victim_non_zero"] = 0x0000,
    ["unc_c_ring_ad_used.up_even"] = 0x0000,
    ["unc_c_ring_ad_used.up_odd"] = 0x0000,
    ["unc_c_ring_ad_used.down_even"] = 0x0000,
    ["unc_c_ring_ad_used.down_odd"] = 0x0000,
    ["unc_c_ring_ad_used.up"] = 0x0000,
    ["unc_c_ring_ad_used.down"] = 0x0000,
    ["unc_c_ring_ad_used.all"] = 0x0000,
    ["unc_c_ring_ak_used.up_even"] = 0x0000,
    ["unc_c_ring_ak_used.up_odd"] = 0x0000,
    ["unc_c_ring_ak_used.down_even"] = 0x0000,
    ["unc_c_ring_ak_used.down_odd"] = 0x0000,
    ["unc_c_ring_ak_used.up"] = 0x0000,
    ["unc_c_ring_ak_used.down"] = 0x0000,
    ["unc_c_ring_ak_used.all"] = 0x0000,
    ["unc_c_ring_bl_used.up_even"] = 0x0000,
    ["unc_c_ring_bl_used.up_odd"] = 0x0000,
    ["unc_c_ring_bl_used.down_even"] = 0x0000,
    ["unc_c_ring_bl_used.down_odd"] = 0x0000,
    ["unc_c_ring_bl_used.up"] = 0x0000,
    ["unc_c_ring_bl_used.down"] = 0x0000,
    ["unc_c_ring_bl_used.all"] = 0x0000,
    ["unc_c_ring_bounces.ad"] = 0x0000,
    ["unc_c_ring_bounces.ak"] = 0x0000,
    ["unc_c_ring_bounces.bl"] = 0x0000,
    ["unc_c_ring_bounces.iv"] = 0x0000,
    ["unc_c_ring_iv_used.any"] = 0x0000,
    ["unc_c_ring_iv_used.up"] = 0x0000,
    ["unc_c_ring_iv_used.down"] = 0x0000,
    ["unc_c_ring_iv_used.dn"] = 0x0000,
    ["unc_c_ring_sink_starved.ad"] = 0x0000,
    ["unc_c_ring_sink_starved.ak"] = 0x0000,
    ["unc_c_ring_sink_starved.iv"] = 0x0000,
    ["unc_c_ring_sink_starved.bl"] = 0x0000,
    ["unc_c_ring_src_thrtl"] = 0x0000,
    ["unc_c_rxr_ext_starved.irq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ipq"] = 0x0000,
    ["unc_c_rxr_ext_starved.prq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ismq_bids"] = 0x0000,
    ["unc_c_rxr_inserts.irq"] = 0x0000,
    ["unc_c_rxr_inserts.irq_rej"] = 0x0000,
    ["unc_c_rxr_inserts.ipq"] = 0x0000,
    ["unc_c_rxr_inserts.prq"] = 0x0000,
    ["unc_c_rxr_inserts.prq_rej"] = 0x0000,
    ["unc_c_rxr_int_starved.irq"] = 0x0000,
    ["unc_c_rxr_int_starved.ipq"] = 0x0000,
    ["unc_c_rxr_int_starved.ismq"] = 0x0000,
    ["unc_c_rxr_int_starved.prq"] = 0x0000,
    ["unc_c_rxr_ipq_retry.any"] = 0x0000,
    ["unc_c_rxr_ipq_retry.full"] = 0x0000,
    ["unc_c_rxr_ipq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_ipq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ipq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_ipq_retry2.target"] = 0x0000,
    ["unc_c_rxr_irq_retry.any"] = 0x0000,
    ["unc_c_rxr_irq_retry.full"] = 0x0000,
    ["unc_c_rxr_irq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_irq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_irq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.nid"] = 0x0000,
    ["unc_c_rxr_irq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_irq_retry2.bl_sbo"] = 0x0000,
    ["unc_c_rxr_irq_retry2.target"] = 0x0000,
    ["unc_c_rxr_ismq_retry.any"] = 0x0000,
    ["unc_c_rxr_ismq_retry.full"] = 0x0000,
    ["unc_c_rxr_ismq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_ismq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.wb_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.nid"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.bl_sbo"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.target"] = 0x0000,
    ["unc_c_rxr_occupancy.irq"] = 0x0000,
    ["unc_c_rxr_occupancy.ipq"] = 0x0000,
    ["unc_c_rxr_occupancy.prq_rej"] = 0x0000,
    ["unc_c_sbo_credits_acquired.ad"] = 0x0000,
    ["unc_c_sbo_credits_acquired.bl"] = 0x0000,
    ["unc_c_sbo_credit_occupancy.ad"] = 0x0000,
    ["unc_c_sbo_credit_occupancy.bl"] = 0x0000,
    ["unc_c_tor_inserts.opcode"] = 0x0000,
    ["unc_c_tor_inserts.eviction"] = 0x0000,
    ["unc_c_tor_inserts.all"] = 0x0000,
    ["unc_c_tor_inserts.wb"] = 0x0000,
    ["unc_c_tor_inserts.miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_eviction"] = 0x0000,
    ["unc_c_tor_inserts.nid_all"] = 0x0000,
    ["unc_c_tor_inserts.nid_wb"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_all"] = 0x0000,
    ["unc_c_tor_inserts.miss_local"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote"] = 0x0000,
    ["unc_c_tor_inserts.local"] = 0x0000,
    ["unc_c_tor_inserts.remote"] = 0x0000,
    ["unc_c_tor_inserts.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_inserts.local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.opcode"] = 0x0000,
    ["unc_c_tor_occupancy.eviction"] = 0x0000,
    ["unc_c_tor_occupancy.all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_eviction"] = 0x0000,
    ["unc_c_tor_occupancy.nid_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote"] = 0x0000,
    ["unc_c_tor_occupancy.local"] = 0x0000,
    ["unc_c_tor_occupancy.remote"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.wb"] = 0x0000,
    ["unc_c_tor_occupancy.nid_wb"] = 0x0000,
    ["unc_c_txr_ads_used.ad"] = 0x0000,
    ["unc_c_txr_ads_used.ak"] = 0x0000,
    ["unc_c_txr_ads_used.bl"] = 0x0000,
    ["unc_c_txr_inserts.ad_cache"] = 0x0000,
    ["unc_c_txr_inserts.ak_cache"] = 0x0000,
    ["unc_c_txr_inserts.bl_cache"] = 0x0000,
    ["unc_c_txr_inserts.iv_cache"] = 0x0000,
    ["unc_c_txr_inserts.ad_core"] = 0x0000,
    ["unc_c_txr_inserts.ak_core"] = 0x0000,
    ["unc_c_txr_inserts.bl_core"] = 0x0000,
    ["unc_c_txr_starved.ak_both"] = 0x0000,
    ["unc_c_txr_starved.bl_both"] = 0x0000,
    ["unc_c_txr_starved.iv"] = 0x0000,
    ["unc_c_txr_starved.ad_core"] = 0x0000,
    ["unc_c_rxr_occupancy.irq_rej"] = 0x0000,
    ["unc_c_llc_victims.i_state"] = 0x0000,
    ["unc_h_addr_opc_match.filt"] = 0x0000,
    ["unc_h_addr_opc_match.addr"] = 0x0000,
    ["unc_h_addr_opc_match.opc"] = 0x0000,
    ["unc_h_addr_opc_match.ad"] = 0x0000,
    ["unc_h_addr_opc_match.bl"] = 0x0000,
    ["unc_h_addr_opc_match.ak"] = 0x0000,
    ["unc_h_bt_cycles_ne"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_snp_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_bl_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.rspackcflt_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.wbmdata_hazard"] = 0x0000,
    ["unc_h_bypass_imc.taken"] = 0x0000,
    ["unc_h_bypass_imc.not_taken"] = 0x0000,
    ["unc_h_clockticks"] = 0x0000,
    ["unc_h_direct2core_count"] = 0x0000,
    ["unc_h_direct2core_cycles_disabled"] = 0x0000,
    ["unc_h_direct2core_txn_override"] = 0x0000,
    ["unc_h_directory_lat_opt"] = 0x0000,
    ["unc_h_directory_lookup.snp"] = 0x0000,
    ["unc_h_directory_lookup.no_snp"] = 0x0000,
    ["unc_h_directory_update.set"] = 0x0000,
    ["unc_h_directory_update.clear"] = 0x0000,
    ["unc_h_directory_update.any"] = 0x0000,
    ["unc_h_hitme_hit.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_hit.wbmtoi"] = 0x0000,
    ["unc_h_hitme_hit.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_hit.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_hit.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_hit.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_hit.rspfwds"] = 0x0000,
    ["unc_h_hitme_hit.rsp"] = 0x0000,
    ["unc_h_hitme_hit.allocs"] = 0x0000,
    ["unc_h_hitme_hit.evicts"] = 0x0000,
    ["unc_h_hitme_hit.invals"] = 0x0000,
    ["unc_h_hitme_hit.all"] = 0x0000,
    ["unc_h_hitme_hit.hom"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.wbmtoi"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwds"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rsp"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.all"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.hom"] = 0x0000,
    ["unc_h_hitme_lookup.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_lookup.wbmtoi"] = 0x0000,
    ["unc_h_hitme_lookup.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_lookup.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwds"] = 0x0000,
    ["unc_h_hitme_lookup.rsp"] = 0x0000,
    ["unc_h_hitme_lookup.allocs"] = 0x0000,
    ["unc_h_hitme_lookup.invals"] = 0x0000,
    ["unc_h_hitme_lookup.all"] = 0x0000,
    ["unc_h_hitme_lookup.hom"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi2"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi2"] = 0x0000,
    ["unc_h_imc_reads.normal"] = 0x0000,
    ["unc_h_imc_retry"] = 0x0000,
    ["unc_h_imc_writes.full"] = 0x0000,
    ["unc_h_imc_writes.partial"] = 0x0000,
    ["unc_h_imc_writes.full_isoch"] = 0x0000,
    ["unc_h_imc_writes.partial_isoch"] = 0x0000,
    ["unc_h_imc_writes.all"] = 0x0000,
    ["unc_h_iot_backpressure.sat"] = 0x0000,
    ["unc_h_iot_backpressure.hub"] = 0x0000,
    ["unc_h_iot_cts_east_lo.cts0"] = 0x0000,
    ["unc_h_iot_cts_east_lo.cts1"] = 0x0000,
    ["unc_h_iot_cts_hi.cts2"] = 0x0000,
    ["unc_h_iot_cts_hi.cts3"] = 0x0000,
    ["unc_h_iot_cts_west_lo.cts0"] = 0x0000,
    ["unc_h_iot_cts_west_lo.cts1"] = 0x0000,
    ["unc_h_osb.reads_local"] = 0x0000,
    ["unc_h_osb.invitoe_local"] = 0x0000,
    ["unc_h_osb.remote"] = 0x0000,
    ["unc_h_osb.cancelled"] = 0x0000,
    ["unc_h_osb.reads_local_useful"] = 0x0000,
    ["unc_h_osb.remote_useful"] = 0x0000,
    ["unc_h_osb_edr.all"] = 0x0000,
    ["unc_h_osb_edr.reads_local_i"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_i"] = 0x0000,
    ["unc_h_osb_edr.reads_local_s"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_s"] = 0x0000,
    ["unc_h_requests.reads"] = 0x0000,
    ["unc_h_requests.writes"] = 0x0000,
    ["unc_h_requests.reads_local"] = 0x0000,
    ["unc_h_requests.reads_remote"] = 0x0000,
    ["unc_h_requests.writes_local"] = 0x0000,
    ["unc_h_requests.writes_remote"] = 0x0000,
    ["unc_h_requests.invitoe_local"] = 0x0000,
    ["unc_h_requests.invitoe_remote"] = 0x0000,
    ["unc_h_ring_ad_used.cw_even"] = 0x0000,
    ["unc_h_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ad_used.cw"] = 0x0000,
    ["unc_h_ring_ad_used.ccw"] = 0x0000,
    ["unc_h_ring_ak_used.cw_even"] = 0x0000,
    ["unc_h_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.cw"] = 0x0000,
    ["unc_h_ring_ak_used.ccw"] = 0x0000,
    ["unc_h_ring_bl_used.cw_even"] = 0x0000,
    ["unc_h_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.cw"] = 0x0000,
    ["unc_h_ring_bl_used.ccw"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_h_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_h_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_h_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_h_sbo1_credits_acquired.ad"] = 0x0000,
    ["unc_h_sbo1_credits_acquired.bl"] = 0x0000,
    ["unc_h_sbo1_credit_occupancy.ad"] = 0x0000,
    ["unc_h_sbo1_credit_occupancy.bl"] = 0x0000,
    ["unc_h_snoops_rsp_after_data.local"] = 0x0000,
    ["unc_h_snoops_rsp_after_data.remote"] = 0x0000,
    ["unc_h_snoop_cycles_ne.local"] = 0x0000,
    ["unc_h_snoop_cycles_ne.remote"] = 0x0000,
    ["unc_h_snoop_cycles_ne.all"] = 0x0000,
    ["unc_h_snoop_occupancy.local"] = 0x0000,
    ["unc_h_snoop_occupancy.remote"] = 0x0000,
    ["unc_h_snoop_resp.rspi"] = 0x0000,
    ["unc_h_snoop_resp.rsps"] = 0x0000,
    ["unc_h_snoop_resp.rspifwd"] = 0x0000,
    ["unc_h_snoop_resp.rspsfwd"] = 0x0000,
    ["unc_h_snoop_resp.rsp_wb"] = 0x0000,
    ["unc_h_snoop_resp.rsp_fwd_wb"] = 0x0000,
    ["unc_h_snoop_resp.rspcnflct"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspi"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rsps"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspifwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspsfwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxwb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxfwdxwb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspcnflct"] = 0x0000,
    ["unc_h_snp_resp_recv_local.other"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_h_tad_requests_g0.region0"] = 0x0000,
    ["unc_h_tad_requests_g0.region1"] = 0x0000,
    ["unc_h_tad_requests_g0.region2"] = 0x0000,
    ["unc_h_tad_requests_g0.region3"] = 0x0000,
    ["unc_h_tad_requests_g0.region4"] = 0x0000,
    ["unc_h_tad_requests_g0.region5"] = 0x0000,
    ["unc_h_tad_requests_g0.region6"] = 0x0000,
    ["unc_h_tad_requests_g0.region7"] = 0x0000,
    ["unc_h_tad_requests_g1.region8"] = 0x0000,
    ["unc_h_tad_requests_g1.region9"] = 0x0000,
    ["unc_h_tad_requests_g1.region10"] = 0x0000,
    ["unc_h_tad_requests_g1.region11"] = 0x0000,
    ["unc_h_tracker_cycles_full.gp"] = 0x0000,
    ["unc_h_tracker_cycles_full.all"] = 0x0000,
    ["unc_h_tracker_occupancy.reads_local"] = 0x0000,
    ["unc_h_tracker_occupancy.reads_remote"] = 0x0000,
    ["unc_h_tracker_occupancy.writes_local"] = 0x0000,
    ["unc_h_tracker_occupancy.writes_remote"] = 0x0000,
    ["unc_h_tracker_occupancy.invitoe_local"] = 0x0000,
    ["unc_h_tracker_occupancy.invitoe_remote"] = 0x0000,
    ["unc_h_tracker_pending_occupancy.local"] = 0x0000,
    ["unc_h_tracker_pending_occupancy.remote"] = 0x0000,
    ["unc_h_txr_ad.hom"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ad_inserts.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ak_inserts.all"] = 0x0000,
    ["unc_h_txr_bl.drs_cache"] = 0x0000,
    ["unc_h_txr_bl.drs_core"] = 0x0000,
    ["unc_h_txr_bl.drs_qpi"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.all"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched0"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched1"] = 0x0000,
    ["unc_h_txr_bl_inserts.all"] = 0x0000,
    ["unc_h_txr_starved.ak"] = 0x0000,
    ["unc_h_txr_starved.bl"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_tracker_cycles_ne.local"] = 0x0000,
    ["unc_h_tracker_cycles_ne.remote"] = 0x0000,
    ["unc_h_tracker_cycles_ne.all"] = 0x0000,
    ["unc_m_act_count.rd"] = 0x0000,
    ["unc_m_act_count.wr"] = 0x0000,
    ["unc_m_act_count.byp"] = 0x0000,
    ["unc_m_byp_cmds.act"] = 0x0000,
    ["unc_m_byp_cmds.cas"] = 0x0000,
    ["unc_m_byp_cmds.pre"] = 0x0000,
    ["unc_m_cas_count.rd_reg"] = 0x0000,
    ["unc_m_cas_count.rd_underfill"] = 0x0000,
    ["unc_m_cas_count.rd"] = 0x0000,
    ["unc_m_cas_count.wr_wmm"] = 0x0000,
    ["unc_m_cas_count.wr_rmm"] = 0x0000,
    ["unc_m_cas_count.wr"] = 0x0000,
    ["unc_m_cas_count.all"] = 0x0000,
    ["unc_m_cas_count.rd_wmm"] = 0x0000,
    ["unc_m_cas_count.rd_rmm"] = 0x0000,
    ["unc_m_clockticks"] = 0x0000,
    ["unc_m_dram_pre_all"] = 0x0000,
    ["unc_m_dram_refresh.panic"] = 0x0000,
    ["unc_m_dram_refresh.high"] = 0x0000,
    ["unc_m_ecc_correctable_errors"] = 0x0000,
    ["unc_m_major_modes.read"] = 0x0000,
    ["unc_m_major_modes.write"] = 0x0000,
    ["unc_m_major_modes.partial"] = 0x0000,
    ["unc_m_major_modes.isoch"] = 0x0000,
    ["unc_m_power_channel_dlloff"] = 0x0000,
    ["unc_m_power_channel_ppd"] = 0x0000,
    ["unc_m_power_cke_cycles.rank0"] = 0x0000,
    ["unc_m_power_cke_cycles.rank1"] = 0x0000,
    ["unc_m_power_cke_cycles.rank2"] = 0x0000,
    ["unc_m_power_cke_cycles.rank3"] = 0x0000,
    ["unc_m_power_cke_cycles.rank4"] = 0x0000,
    ["unc_m_power_cke_cycles.rank5"] = 0x0000,
    ["unc_m_power_cke_cycles.rank6"] = 0x0000,
    ["unc_m_power_cke_cycles.rank7"] = 0x0000,
    ["unc_m_power_critical_throttle_cycles"] = 0x0000,
    ["unc_m_power_pcu_throttling"] = 0x0000,
    ["unc_m_power_self_refresh"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank0"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank1"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank2"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank3"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank4"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank5"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank6"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank7"] = 0x0000,
    ["unc_m_preemption.rd_preempt_rd"] = 0x0000,
    ["unc_m_preemption.rd_preempt_wr"] = 0x0000,
    ["unc_m_pre_count.page_miss"] = 0x0000,
    ["unc_m_pre_count.page_close"] = 0x0000,
    ["unc_m_pre_count.rd"] = 0x0000,
    ["unc_m_pre_count.wr"] = 0x0000,
    ["unc_m_pre_count.byp"] = 0x0000,
    ["unc_m_rd_cas_prio.low"] = 0x0000,
    ["unc_m_rd_cas_prio.med"] = 0x0000,
    ["unc_m_rd_cas_prio.high"] = 0x0000,
    ["unc_m_rd_cas_prio.panic"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank0.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank1.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank4.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank5.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank6.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank7.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg3"] = 0x0000,
    ["unc_m_rpq_cycles_ne"] = 0x0000,
    ["unc_m_rpq_inserts"] = 0x0000,
    ["unc_m_vmse_mxb_wr_occupancy"] = 0x0000,
    ["unc_m_vmse_wr_push.wmm"] = 0x0000,
    ["unc_m_vmse_wr_push.rmm"] = 0x0000,
    ["unc_m_wmm_to_rmm.low_thresh"] = 0x0000,
    ["unc_m_wmm_to_rmm.starve"] = 0x0000,
    ["unc_m_wmm_to_rmm.vmse_retry"] = 0x0000,
    ["unc_m_wpq_cycles_full"] = 0x0000,
    ["unc_m_wpq_cycles_ne"] = 0x0000,
    ["unc_m_wpq_read_hit"] = 0x0000,
    ["unc_m_wpq_write_hit"] = 0x0000,
    ["unc_m_wrong_mm"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank0.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank1.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank4.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank5.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank6.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank7.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg3"] = 0x0000,
    ["unc_m_dclockticks"] = 0x0000,
    ["unc_i_cache_total_occupancy.any"] = 0x0000,
    ["unc_i_cache_total_occupancy.source"] = 0x0000,
    ["unc_i_clockticks"] = 0x0000,
    ["unc_i_coherent_ops.pcirdcur"] = 0x0000,
    ["unc_i_coherent_ops.crd"] = 0x0000,
    ["unc_i_coherent_ops.drd"] = 0x0000,
    ["unc_i_coherent_ops.rfo"] = 0x0000,
    ["unc_i_coherent_ops.pcitom"] = 0x0000,
    ["unc_i_coherent_ops.pcidcahint"] = 0x0000,
    ["unc_i_coherent_ops.wbmtoi"] = 0x0000,
    ["unc_i_coherent_ops.clflush"] = 0x0000,
    ["unc_i_misc0.fast_req"] = 0x0000,
    ["unc_i_misc0.fast_rej"] = 0x0000,
    ["unc_i_misc0.2nd_rd_insert"] = 0x0000,
    ["unc_i_misc0.2nd_wr_insert"] = 0x0000,
    ["unc_i_misc0.2nd_atomic_insert"] = 0x0000,
    ["unc_i_misc0.fast_xfer"] = 0x0000,
    ["unc_i_misc0.pf_ack_hint"] = 0x0000,
    ["unc_i_misc1.slow_i"] = 0x0000,
    ["unc_i_misc1.slow_s"] = 0x0000,
    ["unc_i_misc1.slow_e"] = 0x0000,
    ["unc_i_misc1.slow_m"] = 0x0000,
    ["unc_i_misc1.lost_fwd"] = 0x0000,
    ["unc_i_misc1.sec_rcvd_invld"] = 0x0000,
    ["unc_i_misc1.sec_rcvd_vld"] = 0x0000,
    ["unc_i_misc1.data_throttle"] = 0x0000,
    ["unc_i_rxr_ak_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_drs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncb_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncb_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncb_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncs_occupancy"] = 0x0000,
    ["unc_i_snoop_resp.miss"] = 0x0000,
    ["unc_i_snoop_resp.hit_i"] = 0x0000,
    ["unc_i_snoop_resp.hit_es"] = 0x0000,
    ["unc_i_snoop_resp.hit_m"] = 0x0000,
    ["unc_i_snoop_resp.snpcode"] = 0x0000,
    ["unc_i_snoop_resp.snpdata"] = 0x0000,
    ["unc_i_snoop_resp.snpinv"] = 0x0000,
    ["unc_i_transactions.reads"] = 0x0000,
    ["unc_i_transactions.writes"] = 0x0000,
    ["unc_i_transactions.rd_pref"] = 0x0000,
    ["unc_i_transactions.wr_pref"] = 0x0000,
    ["unc_i_transactions.atomic"] = 0x0000,
    ["unc_i_transactions.other"] = 0x0000,
    ["unc_i_transactions.orderingq"] = 0x0000,
    ["unc_i_txr_ad_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_bl_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_data_inserts_ncb"] = 0x0000,
    ["unc_i_txr_data_inserts_ncs"] = 0x0000,
    ["unc_i_txr_request_occupancy"] = 0x0000,
    ["unc_i_misc0.pf_timeout"] = 0x0000,
    ["unc_p_clockticks"] = 0x0000,
    ["unc_p_core0_transition_cycles"] = 0x0000,
    ["unc_p_core10_transition_cycles"] = 0x0000,
    ["unc_p_core11_transition_cycles"] = 0x0000,
    ["unc_p_core12_transition_cycles"] = 0x0000,
    ["unc_p_core13_transition_cycles"] = 0x0000,
    ["unc_p_core14_transition_cycles"] = 0x0000,
    ["unc_p_core15_transition_cycles"] = 0x0000,
    ["unc_p_core16_transition_cycles"] = 0x0000,
    ["unc_p_core17_transition_cycles"] = 0x0000,
    ["unc_p_core1_transition_cycles"] = 0x0000,
    ["unc_p_core2_transition_cycles"] = 0x0000,
    ["unc_p_core3_transition_cycles"] = 0x0000,
    ["unc_p_core4_transition_cycles"] = 0x0000,
    ["unc_p_core5_transition_cycles"] = 0x0000,
    ["unc_p_core6_transition_cycles"] = 0x0000,
    ["unc_p_core7_transition_cycles"] = 0x0000,
    ["unc_p_core8_transition_cycles"] = 0x0000,
    ["unc_p_core9_transition_cycles"] = 0x0000,
    ["unc_p_demotions_core0"] = 0x0000,
    ["unc_p_demotions_core1"] = 0x0000,
    ["unc_p_demotions_core10"] = 0x0000,
    ["unc_p_demotions_core11"] = 0x0000,
    ["unc_p_demotions_core12"] = 0x0000,
    ["unc_p_demotions_core13"] = 0x0000,
    ["unc_p_demotions_core14"] = 0x0000,
    ["unc_p_demotions_core15"] = 0x0000,
    ["unc_p_demotions_core16"] = 0x0000,
    ["unc_p_demotions_core17"] = 0x0000,
    ["unc_p_demotions_core2"] = 0x0000,
    ["unc_p_demotions_core3"] = 0x0000,
    ["unc_p_demotions_core4"] = 0x0000,
    ["unc_p_demotions_core5"] = 0x0000,
    ["unc_p_demotions_core6"] = 0x0000,
    ["unc_p_demotions_core7"] = 0x0000,
    ["unc_p_demotions_core8"] = 0x0000,
    ["unc_p_demotions_core9"] = 0x0000,
    ["unc_p_freq_band0_cycles"] = 0x0000,
    ["unc_p_freq_band1_cycles"] = 0x0000,
    ["unc_p_freq_band2_cycles"] = 0x0000,
    ["unc_p_freq_band3_cycles"] = 0x0000,
    ["unc_p_freq_max_limit_thermal_cycles"] = 0x0000,
    ["unc_p_freq_max_os_cycles"] = 0x0000,
    ["unc_p_freq_max_power_cycles"] = 0x0000,
    ["unc_p_freq_min_io_p_cycles"] = 0x0000,
    ["unc_p_freq_trans_cycles"] = 0x0000,
    ["unc_p_memory_phase_shedding_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c0_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c2e_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c3_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c6_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c7_cycles"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c0"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c3"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c6"] = 0x0000,
    ["unc_p_prochot_external_cycles"] = 0x0000,
    ["unc_p_prochot_internal_cycles"] = 0x0000,
    ["unc_p_total_transition_cycles"] = 0x0000,
    ["unc_p_ufs_transitions_no_change"] = 0x0000,
    ["unc_p_vr_hot_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c1e_cycles"] = 0x0000,
    ["unc_p_ufs_transitions_ring_gv"] = 0x0000,
    ["unc_q_clockticks"] = 0x0000,
    ["unc_q_cto_count"] = 0x0000,
    ["unc_q_direct2core.success_rbt_hit"] = 0x0000,
    ["unc_q_direct2core.failure_credits"] = 0x0000,
    ["unc_q_direct2core.failure_rbt_hit"] = 0x0000,
    ["unc_q_direct2core.failure_credits_rbt"] = 0x0000,
    ["unc_q_direct2core.failure_miss"] = 0x0000,
    ["unc_q_direct2core.failure_credits_miss"] = 0x0000,
    ["unc_q_direct2core.failure_rbt_miss"] = 0x0000,
    ["unc_q_direct2core.failure_credits_rbt_miss"] = 0x0000,
    ["unc_q_l1_power_cycles"] = 0x0000,
    ["unc_q_rxl0p_power_cycles"] = 0x0000,
    ["unc_q_rxl0_power_cycles"] = 0x0000,
    ["unc_q_rxl_bypassed"] = 0x0000,
    ["unc_q_rxl_crc_errors.link_init"] = 0x0000,
    ["unc_q_rxl_crc_errors.normal_op"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.drs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncb"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.hom"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.snp"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ndr"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.drs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ncb"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ncs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.hom"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.snp"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ndr"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vna"] = 0x0000,
    ["unc_q_rxl_cycles_ne"] = 0x0000,
    ["unc_q_rxl_cycles_ne_drs.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_drs.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_hom.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_hom.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_snp.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_snp.vn1"] = 0x0000,
    ["unc_q_rxl_flits_g0.idle"] = 0x0000,
    ["unc_q_rxl_flits_g1.snp"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncs"] = 0x0000,
    ["unc_q_rxl_inserts"] = 0x0000,
    ["unc_q_rxl_inserts_drs.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_drs.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_hom.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_hom.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_snp.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_snp.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy"] = 0x0000,
    ["unc_q_rxl_occupancy_drs.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_drs.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_hom.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_hom.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_snp.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_snp.vn1"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_drs"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ncb"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ncs"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_hom"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_snp"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ndr"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.egress_credits"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.gv"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_drs"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ncb"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ncs"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_hom"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_snp"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ndr"] = 0x0000,
    ["unc_q_txl0p_power_cycles"] = 0x0000,
    ["unc_q_txl0_power_cycles"] = 0x0000,
    ["unc_q_txl_bypassed"] = 0x0000,
    ["unc_q_txl_crc_no_credits.full"] = 0x0000,
    ["unc_q_txl_crc_no_credits.almost_full"] = 0x0000,
    ["unc_q_txl_cycles_ne"] = 0x0000,
    ["unc_q_txl_flits_g0.data"] = 0x0000,
    ["unc_q_txl_flits_g0.non_data"] = 0x0000,
    ["unc_q_txl_flits_g1.snp"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_txl_flits_g1.hom"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_txl_flits_g1.drs"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb"] = 0x0000,
    ["unc_q_txl_flits_g2.ncs"] = 0x0000,
    ["unc_q_txl_inserts"] = 0x0000,
    ["unc_q_txl_occupancy"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_acquired"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_occupancy"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn_shr"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn_shr"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_vna_credit_returns"] = 0x0000,
    ["unc_q_vna_credit_return_occupancy"] = 0x0000,
    ["unc_r2_clockticks"] = 0x0000,
    ["unc_r2_iio_credit.prq_qpi0"] = 0x0000,
    ["unc_r2_iio_credit.prq_qpi1"] = 0x0000,
    ["unc_r2_iio_credit.isoch_qpi0"] = 0x0000,
    ["unc_r2_iio_credit.isoch_qpi1"] = 0x0000,
    ["unc_r2_iio_credits_acquired.drs"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncb"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncs"] = 0x0000,
    ["unc_r2_iio_credits_used.drs"] = 0x0000,
    ["unc_r2_iio_credits_used.ncb"] = 0x0000,
    ["unc_r2_iio_credits_used.ncs"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.cw"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw"] = 0x0000,
    ["unc_r2_ring_ak_bounces.up"] = 0x0000,
    ["unc_r2_ring_ak_bounces.dn"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.cw"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.cw"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw"] = 0x0000,
    ["unc_r2_ring_iv_used.cw"] = 0x0000,
    ["unc_r2_ring_iv_used.ccw"] = 0x0000,
    ["unc_r2_ring_iv_used.any"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncb"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncs"] = 0x0000,
    ["unc_r2_rxr_inserts.ncb"] = 0x0000,
    ["unc_r2_rxr_inserts.ncs"] = 0x0000,
    ["unc_r2_rxr_occupancy.drs"] = 0x0000,
    ["unc_r2_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_r2_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_r2_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_r2_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_r2_txr_cycles_full.ad"] = 0x0000,
    ["unc_r2_txr_cycles_full.ak"] = 0x0000,
    ["unc_r2_txr_cycles_full.bl"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ad"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ak"] = 0x0000,
    ["unc_r2_txr_cycles_ne.bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_ad"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_ak"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_ad"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_ak"] = 0x0000,
    ["unc_r3_clockticks"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo8"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo9"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo10"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo11"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo12"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo13"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo14_16"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo_15_17"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo0"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo1"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo2"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo3"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo4"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo5"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo6"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo7"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.ha0"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.ha1"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.r2_ncb"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.r2_ncs"] = 0x0000,
    ["unc_r3_iot_backpressure.sat"] = 0x0000,
    ["unc_r3_iot_backpressure.hub"] = 0x0000,
    ["unc_r3_iot_cts_hi.cts2"] = 0x0000,
    ["unc_r3_iot_cts_hi.cts3"] = 0x0000,
    ["unc_r3_iot_cts_lo.cts0"] = 0x0000,
    ["unc_r3_iot_cts_lo.cts1"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_even"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_ad_used.cw"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_even"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.cw"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_even"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.cw"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw"] = 0x0000,
    ["unc_r3_ring_iv_used.cw"] = 0x0000,
    ["unc_r3_ring_iv_used.any"] = 0x0000,
    ["unc_r3_ring_sink_starved.ak"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.hom"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.snp"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.ndr"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.hom"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.snp"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.ndr"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.drs"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.ncb"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.ncs"] = 0x0000,
    ["unc_r3_rxr_inserts.hom"] = 0x0000,
    ["unc_r3_rxr_inserts.snp"] = 0x0000,
    ["unc_r3_rxr_inserts.ndr"] = 0x0000,
    ["unc_r3_rxr_inserts.drs"] = 0x0000,
    ["unc_r3_rxr_inserts.ncb"] = 0x0000,
    ["unc_r3_rxr_inserts.ncs"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.hom"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.snp"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.ndr"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.drs"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.ncb"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.ncs"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.hom"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.snp"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.ndr"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.drs"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.ncb"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.ncs"] = 0x0000,
    ["unc_r3_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_r3_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_r3_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_r3_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_r3_sbo1_credits_acquired.ad"] = 0x0000,
    ["unc_r3_sbo1_credits_acquired.bl"] = 0x0000,
    ["unc_r3_sbo1_credit_occupancy.ad"] = 0x0000,
    ["unc_r3_sbo1_credit_occupancy.bl"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_r3_txr_nack.dn_ad"] = 0x0000,
    ["unc_r3_txr_nack.dn_bl"] = 0x0000,
    ["unc_r3_txr_nack.dn_ak"] = 0x0000,
    ["unc_r3_txr_nack.up_ad"] = 0x0000,
    ["unc_r3_txr_nack.up_bl"] = 0x0000,
    ["unc_r3_txr_nack.up_ak"] = 0x0000,
    ["unc_r3_vn0_credits_reject.hom"] = 0x0000,
    ["unc_r3_vn0_credits_reject.snp"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_reject.drs"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vn0_credits_used.hom"] = 0x0000,
    ["unc_r3_vn0_credits_used.snp"] = 0x0000,
    ["unc_r3_vn0_credits_used.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_used.drs"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncs"] = 0x0000,
    ["unc_r3_vn1_credits_reject.hom"] = 0x0000,
    ["unc_r3_vn1_credits_reject.snp"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vn1_credits_reject.drs"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vn1_credits_used.hom"] = 0x0000,
    ["unc_r3_vn1_credits_used.snp"] = 0x0000,
    ["unc_r3_vn1_credits_used.ndr"] = 0x0000,
    ["unc_r3_vn1_credits_used.drs"] = 0x0000,
    ["unc_r3_vn1_credits_used.ncb"] = 0x0000,
    ["unc_r3_vn1_credits_used.ncs"] = 0x0000,
    ["unc_r3_vna_credits_acquired.ad"] = 0x0000,
    ["unc_r3_vna_credits_acquired.bl"] = 0x0000,
    ["unc_r3_vna_credits_reject.hom"] = 0x0000,
    ["unc_r3_vna_credits_reject.snp"] = 0x0000,
    ["unc_r3_vna_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vna_credits_reject.drs"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncs"] = 0x0000,
    ["unc_s_bounce_control"] = 0x0000,
    ["unc_s_clockticks"] = 0x0000,
    ["unc_s_fast_asserted"] = 0x0000,
    ["unc_s_ring_ad_used.up_even"] = 0x0000,
    ["unc_s_ring_ad_used.up_odd"] = 0x0000,
    ["unc_s_ring_ad_used.down_even"] = 0x0000,
    ["unc_s_ring_ad_used.down_odd"] = 0x0000,
    ["unc_s_ring_ad_used.up"] = 0x0000,
    ["unc_s_ring_ad_used.down"] = 0x0000,
    ["unc_s_ring_ak_used.up_even"] = 0x0000,
    ["unc_s_ring_ak_used.up_odd"] = 0x0000,
    ["unc_s_ring_ak_used.down_even"] = 0x0000,
    ["unc_s_ring_ak_used.down_odd"] = 0x0000,
    ["unc_s_ring_ak_used.up"] = 0x0000,
    ["unc_s_ring_ak_used.down"] = 0x0000,
    ["unc_s_ring_bl_used.up_even"] = 0x0000,
    ["unc_s_ring_bl_used.up_odd"] = 0x0000,
    ["unc_s_ring_bl_used.down_even"] = 0x0000,
    ["unc_s_ring_bl_used.down_odd"] = 0x0000,
    ["unc_s_ring_bl_used.up"] = 0x0000,
    ["unc_s_ring_bl_used.down"] = 0x0000,
    ["unc_s_ring_bounces.ad_cache"] = 0x0000,
    ["unc_s_ring_bounces.ak_core"] = 0x0000,
    ["unc_s_ring_bounces.bl_core"] = 0x0000,
    ["unc_s_ring_bounces.iv_core"] = 0x0000,
    ["unc_s_ring_iv_used.up"] = 0x0000,
    ["unc_s_ring_iv_used.dn"] = 0x0000,
    ["unc_s_ring_sink_starved.ad_cache"] = 0x0000,
    ["unc_s_ring_sink_starved.ak_core"] = 0x0000,
    ["unc_s_ring_sink_starved.bl_core"] = 0x0000,
    ["unc_s_ring_sink_starved.iv_core"] = 0x0000,
    ["unc_s_rxr_busy_starved.ad_crd"] = 0x0000,
    ["unc_s_rxr_busy_starved.ad_bnc"] = 0x0000,
    ["unc_s_rxr_busy_starved.bl_crd"] = 0x0000,
    ["unc_s_rxr_busy_starved.bl_bnc"] = 0x0000,
    ["unc_s_rxr_bypass.ad_crd"] = 0x0000,
    ["unc_s_rxr_bypass.ad_bnc"] = 0x0000,
    ["unc_s_rxr_bypass.bl_crd"] = 0x0000,
    ["unc_s_rxr_bypass.bl_bnc"] = 0x0000,
    ["unc_s_rxr_bypass.ak"] = 0x0000,
    ["unc_s_rxr_bypass.iv"] = 0x0000,
    ["unc_s_rxr_crd_starved.ad_crd"] = 0x0000,
    ["unc_s_rxr_crd_starved.ad_bnc"] = 0x0000,
    ["unc_s_rxr_crd_starved.bl_crd"] = 0x0000,
    ["unc_s_rxr_crd_starved.bl_bnc"] = 0x0000,
    ["unc_s_rxr_crd_starved.ak"] = 0x0000,
    ["unc_s_rxr_crd_starved.iv"] = 0x0000,
    ["unc_s_rxr_crd_starved.ifv"] = 0x0000,
    ["unc_s_rxr_inserts.ad_crd"] = 0x0000,
    ["unc_s_rxr_inserts.ad_bnc"] = 0x0000,
    ["unc_s_rxr_inserts.bl_crd"] = 0x0000,
    ["unc_s_rxr_inserts.bl_bnc"] = 0x0000,
    ["unc_s_rxr_inserts.ak"] = 0x0000,
    ["unc_s_rxr_inserts.iv"] = 0x0000,
    ["unc_s_rxr_occupancy.ad_crd"] = 0x0000,
    ["unc_s_rxr_occupancy.ad_bnc"] = 0x0000,
    ["unc_s_rxr_occupancy.bl_crd"] = 0x0000,
    ["unc_s_rxr_occupancy.bl_bnc"] = 0x0000,
    ["unc_s_rxr_occupancy.ak"] = 0x0000,
    ["unc_s_rxr_occupancy.iv"] = 0x0000,
    ["unc_s_txr_ads_used.ad"] = 0x0000,
    ["unc_s_txr_ads_used.ak"] = 0x0000,
    ["unc_s_txr_ads_used.bl"] = 0x0000,
    ["unc_s_txr_inserts.ad_crd"] = 0x0000,
    ["unc_s_txr_inserts.ad_bnc"] = 0x0000,
    ["unc_s_txr_inserts.bl_crd"] = 0x0000,
    ["unc_s_txr_inserts.bl_bnc"] = 0x0000,
    ["unc_s_txr_inserts.ak"] = 0x0000,
    ["unc_s_txr_inserts.iv"] = 0x0000,
    ["unc_s_txr_occupancy.ad_crd"] = 0x0000,
    ["unc_s_txr_occupancy.ad_bnc"] = 0x0000,
    ["unc_s_txr_occupancy.bl_crd"] = 0x0000,
    ["unc_s_txr_occupancy.bl_bnc"] = 0x0000,
    ["unc_s_txr_occupancy.ak"] = 0x0000,
    ["unc_s_txr_occupancy.iv"] = 0x0000,
    ["unc_s_txr_starved.ad"] = 0x0000,
    ["unc_s_txr_starved.ak"] = 0x0000,
    ["unc_s_txr_starved.bl"] = 0x0000,
    ["unc_s_txr_starved.iv"] = 0x0000,
    ["unc_u_event_msg.doorbell_rcvd"] = 0x0000,
    ["unc_u_filter_match.enable"] = 0x0000,
    ["unc_u_filter_match.disable"] = 0x0000,
    ["unc_u_filter_match.u2c_enable"] = 0x0000,
    ["unc_u_filter_match.u2c_disable"] = 0x0000,
    ["unc_u_phold_cycles.assert_to_ack"] = 0x0000,
    ["unc_u_racu_requests"] = 0x0000,
    ["unc_u_u2c_events.monitor_t0"] = 0x0000,
    ["unc_u_u2c_events.monitor_t1"] = 0x0000,
    ["unc_u_u2c_events.livelock"] = 0x0000,
    ["unc_u_u2c_events.lterror"] = 0x0000,
    ["unc_u_u2c_events.cmc"] = 0x0000,
    ["unc_u_u2c_events.umc"] = 0x0000,
    ["unc_u_u2c_events.trap"] = 0x0000,
    ["unc_u_u2c_events.other"] = 0x0000,
    ["unc_u_clockticks"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3D", "V22", "core",
   {
    -- source: BDW/broadwell_core_v22.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.rat_stall_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uop_dispatches_cancelled.simd_prf"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.ret"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.scalar"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.single"] = 0x0000,
    ["fp_arith_inst_retired.packed"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3D", "V22", "offcore",
   {
    -- source: BDW/broadwell_matrix_v22.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-3D", "V22", "uncore",
   {
    -- source: BDW/broadwell_uncore_v22.tsv
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_cache_lookup.read_m"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_occupancy.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-3D", "V22", "fp_arith_inst",
   {
    -- source: BDW/broadwell_fp_arith_inst_v22.tsv
   },
  },
  {"GenuineIntel-6-47", "V22", "core",
   {
    -- source: BDW/broadwell_core_v22.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.rat_stall_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uop_dispatches_cancelled.simd_prf"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.ret"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.scalar"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.single"] = 0x0000,
    ["fp_arith_inst_retired.packed"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-47", "V22", "offcore",
   {
    -- source: BDW/broadwell_matrix_v22.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-47", "V22", "uncore",
   {
    -- source: BDW/broadwell_uncore_v22.tsv
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_cache_lookup.read_m"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_occupancy.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-47", "V22", "fp_arith_inst",
   {
    -- source: BDW/broadwell_fp_arith_inst_v22.tsv
   },
  },
  {"GenuineIntel-6-4F", "V13", "core",
   {
    -- source: BDX/broadwellx_core_v13.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.rat_stall_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uop_dispatches_cancelled.simd_prf"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.ret"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.scalar"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.single"] = 0x0000,
    ["fp_arith_inst_retired.packed"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_dram"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_hitm"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_fwd"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-4F", "V13", "offcore",
   {
    -- source: BDX/broadwellx_matrix_v13.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-4F", "V13", "uncore",
   {
    -- source: BDX/broadwellx_uncore_v13.tsv
    ["unc_c_bounce_control"] = 0x0000,
    ["unc_c_clockticks"] = 0x0000,
    ["unc_c_counter0_occupancy"] = 0x0000,
    ["unc_c_fast_asserted"] = 0x0000,
    ["unc_c_llc_lookup.data_read"] = 0x0000,
    ["unc_c_llc_lookup.write"] = 0x0000,
    ["unc_c_llc_lookup.remote_snoop"] = 0x0000,
    ["unc_c_llc_lookup.any"] = 0x0000,
    ["unc_c_llc_lookup.nid"] = 0x0000,
    ["unc_c_llc_lookup.read"] = 0x0000,
    ["unc_c_llc_victims.m_state"] = 0x0000,
    ["unc_c_llc_victims.e_state"] = 0x0000,
    ["unc_c_llc_victims.i_state"] = 0x0000,
    ["unc_c_llc_victims.f_state"] = 0x0000,
    ["unc_c_llc_victims.nid"] = 0x0000,
    ["unc_c_llc_victims.miss"] = 0x0000,
    ["unc_c_misc.rspi_was_fse"] = 0x0000,
    ["unc_c_misc.wc_aliasing"] = 0x0000,
    ["unc_c_misc.started"] = 0x0000,
    ["unc_c_misc.rfo_hit_s"] = 0x0000,
    ["unc_c_misc.cvzero_prefetch_victim"] = 0x0000,
    ["unc_c_misc.cvzero_prefetch_miss"] = 0x0000,
    ["unc_c_ring_ad_used.up_even"] = 0x0000,
    ["unc_c_ring_ad_used.up_odd"] = 0x0000,
    ["unc_c_ring_ad_used.down_even"] = 0x0000,
    ["unc_c_ring_ad_used.down_odd"] = 0x0000,
    ["unc_c_ring_ad_used.up"] = 0x0000,
    ["unc_c_ring_ad_used.down"] = 0x0000,
    ["unc_c_ring_ad_used.all"] = 0x0000,
    ["unc_c_ring_ak_used.up_even"] = 0x0000,
    ["unc_c_ring_ak_used.up_odd"] = 0x0000,
    ["unc_c_ring_ak_used.down_even"] = 0x0000,
    ["unc_c_ring_ak_used.down_odd"] = 0x0000,
    ["unc_c_ring_ak_used.up"] = 0x0000,
    ["unc_c_ring_ak_used.down"] = 0x0000,
    ["unc_c_ring_ak_used.all"] = 0x0000,
    ["unc_c_ring_bl_used.up_even"] = 0x0000,
    ["unc_c_ring_bl_used.up_odd"] = 0x0000,
    ["unc_c_ring_bl_used.down_even"] = 0x0000,
    ["unc_c_ring_bl_used.down_odd"] = 0x0000,
    ["unc_c_ring_bl_used.up"] = 0x0000,
    ["unc_c_ring_bl_used.down"] = 0x0000,
    ["unc_c_ring_bl_used.all"] = 0x0000,
    ["unc_c_ring_bounces.ad"] = 0x0000,
    ["unc_c_ring_bounces.ak"] = 0x0000,
    ["unc_c_ring_bounces.bl"] = 0x0000,
    ["unc_c_ring_bounces.iv"] = 0x0000,
    ["unc_c_ring_iv_used.any"] = 0x0000,
    ["unc_c_ring_iv_used.up"] = 0x0000,
    ["unc_c_ring_iv_used.down"] = 0x0000,
    ["unc_c_ring_iv_used.dn"] = 0x0000,
    ["unc_c_ring_src_thrtl"] = 0x0000,
    ["unc_c_rxr_ext_starved.irq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ipq"] = 0x0000,
    ["unc_c_rxr_ext_starved.prq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ismq_bids"] = 0x0000,
    ["unc_c_rxr_inserts.irq"] = 0x0000,
    ["unc_c_rxr_inserts.irq_rej"] = 0x0000,
    ["unc_c_rxr_inserts.ipq"] = 0x0000,
    ["unc_c_rxr_inserts.prq"] = 0x0000,
    ["unc_c_rxr_inserts.prq_rej"] = 0x0000,
    ["unc_c_rxr_ipq_retry.any"] = 0x0000,
    ["unc_c_rxr_ipq_retry.full"] = 0x0000,
    ["unc_c_rxr_ipq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_ipq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ipq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_ipq_retry2.target"] = 0x0000,
    ["unc_c_rxr_irq_retry.any"] = 0x0000,
    ["unc_c_rxr_irq_retry.full"] = 0x0000,
    ["unc_c_rxr_irq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_irq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_irq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.nid"] = 0x0000,
    ["unc_c_rxr_irq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_irq_retry2.bl_sbo"] = 0x0000,
    ["unc_c_rxr_irq_retry2.target"] = 0x0000,
    ["unc_c_rxr_ismq_retry.any"] = 0x0000,
    ["unc_c_rxr_ismq_retry.full"] = 0x0000,
    ["unc_c_rxr_ismq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_ismq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.wb_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.nid"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.bl_sbo"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.target"] = 0x0000,
    ["unc_c_rxr_occupancy.irq"] = 0x0000,
    ["unc_c_rxr_occupancy.irq_rej"] = 0x0000,
    ["unc_c_rxr_occupancy.ipq"] = 0x0000,
    ["unc_c_rxr_occupancy.prq_rej"] = 0x0000,
    ["unc_c_sbo_credits_acquired.ad"] = 0x0000,
    ["unc_c_sbo_credits_acquired.bl"] = 0x0000,
    ["unc_c_sbo_credit_occupancy.ad"] = 0x0000,
    ["unc_c_sbo_credit_occupancy.bl"] = 0x0000,
    ["unc_c_tor_inserts.opcode"] = 0x0000,
    ["unc_c_tor_inserts.eviction"] = 0x0000,
    ["unc_c_tor_inserts.all"] = 0x0000,
    ["unc_c_tor_inserts.wb"] = 0x0000,
    ["unc_c_tor_inserts.miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_eviction"] = 0x0000,
    ["unc_c_tor_inserts.nid_all"] = 0x0000,
    ["unc_c_tor_inserts.nid_wb"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_all"] = 0x0000,
    ["unc_c_tor_inserts.miss_local"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote"] = 0x0000,
    ["unc_c_tor_inserts.local"] = 0x0000,
    ["unc_c_tor_inserts.remote"] = 0x0000,
    ["unc_c_tor_inserts.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_inserts.local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.opcode"] = 0x0000,
    ["unc_c_tor_occupancy.eviction"] = 0x0000,
    ["unc_c_tor_occupancy.all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_eviction"] = 0x0000,
    ["unc_c_tor_occupancy.nid_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote"] = 0x0000,
    ["unc_c_tor_occupancy.local"] = 0x0000,
    ["unc_c_tor_occupancy.remote"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.wb"] = 0x0000,
    ["unc_c_tor_occupancy.nid_wb"] = 0x0000,
    ["unc_c_txr_ads_used.ad"] = 0x0000,
    ["unc_c_txr_ads_used.ak"] = 0x0000,
    ["unc_c_txr_ads_used.bl"] = 0x0000,
    ["unc_c_txr_inserts.ad_cache"] = 0x0000,
    ["unc_c_txr_inserts.ak_cache"] = 0x0000,
    ["unc_c_txr_inserts.bl_cache"] = 0x0000,
    ["unc_c_txr_inserts.iv_cache"] = 0x0000,
    ["unc_c_txr_inserts.ad_core"] = 0x0000,
    ["unc_c_txr_inserts.ak_core"] = 0x0000,
    ["unc_c_txr_inserts.bl_core"] = 0x0000,
    ["unc_c_qlru.age0"] = 0x0000,
    ["unc_c_qlru.age1"] = 0x0000,
    ["unc_c_qlru.age2"] = 0x0000,
    ["unc_c_qlru.age3"] = 0x0000,
    ["unc_c_qlru.lru_decrement"] = 0x0000,
    ["unc_c_qlru.victim_non_zero"] = 0x0000,
    ["unc_c_ring_sink_starved.ad"] = 0x0000,
    ["unc_c_ring_sink_starved.ak"] = 0x0000,
    ["unc_c_ring_sink_starved.iv"] = 0x0000,
    ["unc_c_ring_sink_starved.bl"] = 0x0000,
    ["unc_c_rxr_int_starved.irq"] = 0x0000,
    ["unc_c_rxr_int_starved.ipq"] = 0x0000,
    ["unc_c_rxr_int_starved.ismq"] = 0x0000,
    ["unc_c_rxr_int_starved.prq"] = 0x0000,
    ["unc_c_txr_starved.ak_both"] = 0x0000,
    ["unc_c_txr_starved.bl_both"] = 0x0000,
    ["unc_c_txr_starved.iv"] = 0x0000,
    ["unc_c_txr_starved.ad_core"] = 0x0000,
    ["unc_h_addr_opc_match.filt"] = 0x0000,
    ["unc_h_addr_opc_match.addr"] = 0x0000,
    ["unc_h_addr_opc_match.opc"] = 0x0000,
    ["unc_h_addr_opc_match.ad"] = 0x0000,
    ["unc_h_addr_opc_match.bl"] = 0x0000,
    ["unc_h_addr_opc_match.ak"] = 0x0000,
    ["unc_h_bt_cycles_ne"] = 0x0000,
    ["unc_h_bypass_imc.taken"] = 0x0000,
    ["unc_h_bypass_imc.not_taken"] = 0x0000,
    ["unc_h_clockticks"] = 0x0000,
    ["unc_h_direct2core_count"] = 0x0000,
    ["unc_h_direct2core_cycles_disabled"] = 0x0000,
    ["unc_h_direct2core_txn_override"] = 0x0000,
    ["unc_h_directory_lat_opt"] = 0x0000,
    ["unc_h_directory_lookup.snp"] = 0x0000,
    ["unc_h_directory_lookup.no_snp"] = 0x0000,
    ["unc_h_directory_update.set"] = 0x0000,
    ["unc_h_directory_update.clear"] = 0x0000,
    ["unc_h_directory_update.any"] = 0x0000,
    ["unc_h_hitme_hit.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_hit.wbmtoi"] = 0x0000,
    ["unc_h_hitme_hit.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_hit.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_hit.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_hit.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_hit.rspfwds"] = 0x0000,
    ["unc_h_hitme_hit.rsp"] = 0x0000,
    ["unc_h_hitme_hit.allocs"] = 0x0000,
    ["unc_h_hitme_hit.evicts"] = 0x0000,
    ["unc_h_hitme_hit.invals"] = 0x0000,
    ["unc_h_hitme_hit.all"] = 0x0000,
    ["unc_h_hitme_hit.hom"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.wbmtoi"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwds"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rsp"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.all"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.hom"] = 0x0000,
    ["unc_h_hitme_lookup.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_lookup.wbmtoi"] = 0x0000,
    ["unc_h_hitme_lookup.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_lookup.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwds"] = 0x0000,
    ["unc_h_hitme_lookup.rsp"] = 0x0000,
    ["unc_h_hitme_lookup.allocs"] = 0x0000,
    ["unc_h_hitme_lookup.invals"] = 0x0000,
    ["unc_h_hitme_lookup.all"] = 0x0000,
    ["unc_h_hitme_lookup.hom"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi2"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi2"] = 0x0000,
    ["unc_h_imc_reads.normal"] = 0x0000,
    ["unc_h_imc_retry"] = 0x0000,
    ["unc_h_imc_writes.full"] = 0x0000,
    ["unc_h_imc_writes.partial"] = 0x0000,
    ["unc_h_imc_writes.full_isoch"] = 0x0000,
    ["unc_h_imc_writes.partial_isoch"] = 0x0000,
    ["unc_h_imc_writes.all"] = 0x0000,
    ["unc_h_osb.reads_local"] = 0x0000,
    ["unc_h_osb.invitoe_local"] = 0x0000,
    ["unc_h_osb.remote"] = 0x0000,
    ["unc_h_osb.cancelled"] = 0x0000,
    ["unc_h_osb.reads_local_useful"] = 0x0000,
    ["unc_h_osb.remote_useful"] = 0x0000,
    ["unc_h_osb_edr.all"] = 0x0000,
    ["unc_h_osb_edr.reads_local_i"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_i"] = 0x0000,
    ["unc_h_osb_edr.reads_local_s"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_s"] = 0x0000,
    ["unc_h_requests.reads"] = 0x0000,
    ["unc_h_requests.writes"] = 0x0000,
    ["unc_h_requests.reads_local"] = 0x0000,
    ["unc_h_requests.reads_remote"] = 0x0000,
    ["unc_h_requests.writes_local"] = 0x0000,
    ["unc_h_requests.writes_remote"] = 0x0000,
    ["unc_h_requests.invitoe_local"] = 0x0000,
    ["unc_h_requests.invitoe_remote"] = 0x0000,
    ["unc_h_ring_ad_used.cw_even"] = 0x0000,
    ["unc_h_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ad_used.cw"] = 0x0000,
    ["unc_h_ring_ad_used.ccw"] = 0x0000,
    ["unc_h_ring_ak_used.cw_even"] = 0x0000,
    ["unc_h_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.cw"] = 0x0000,
    ["unc_h_ring_ak_used.ccw"] = 0x0000,
    ["unc_h_ring_bl_used.cw_even"] = 0x0000,
    ["unc_h_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.cw"] = 0x0000,
    ["unc_h_ring_bl_used.ccw"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_h_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_h_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_h_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_h_sbo1_credits_acquired.ad"] = 0x0000,
    ["unc_h_sbo1_credits_acquired.bl"] = 0x0000,
    ["unc_h_sbo1_credit_occupancy.ad"] = 0x0000,
    ["unc_h_sbo1_credit_occupancy.bl"] = 0x0000,
    ["unc_h_snoops_rsp_after_data.local"] = 0x0000,
    ["unc_h_snoops_rsp_after_data.remote"] = 0x0000,
    ["unc_h_snoop_cycles_ne.local"] = 0x0000,
    ["unc_h_snoop_cycles_ne.remote"] = 0x0000,
    ["unc_h_snoop_cycles_ne.all"] = 0x0000,
    ["unc_h_snoop_occupancy.local"] = 0x0000,
    ["unc_h_snoop_occupancy.remote"] = 0x0000,
    ["unc_h_snoop_resp.rspi"] = 0x0000,
    ["unc_h_snoop_resp.rsps"] = 0x0000,
    ["unc_h_snoop_resp.rspifwd"] = 0x0000,
    ["unc_h_snoop_resp.rspsfwd"] = 0x0000,
    ["unc_h_snoop_resp.rsp_wb"] = 0x0000,
    ["unc_h_snoop_resp.rsp_fwd_wb"] = 0x0000,
    ["unc_h_snoop_resp.rspcnflct"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspi"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rsps"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspifwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspsfwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxwb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxfwdxwb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspcnflct"] = 0x0000,
    ["unc_h_snp_resp_recv_local.other"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_h_tad_requests_g0.region0"] = 0x0000,
    ["unc_h_tad_requests_g0.region1"] = 0x0000,
    ["unc_h_tad_requests_g0.region2"] = 0x0000,
    ["unc_h_tad_requests_g0.region3"] = 0x0000,
    ["unc_h_tad_requests_g0.region4"] = 0x0000,
    ["unc_h_tad_requests_g0.region5"] = 0x0000,
    ["unc_h_tad_requests_g0.region6"] = 0x0000,
    ["unc_h_tad_requests_g0.region7"] = 0x0000,
    ["unc_h_tad_requests_g1.region8"] = 0x0000,
    ["unc_h_tad_requests_g1.region9"] = 0x0000,
    ["unc_h_tad_requests_g1.region10"] = 0x0000,
    ["unc_h_tad_requests_g1.region11"] = 0x0000,
    ["unc_h_tracker_cycles_full.gp"] = 0x0000,
    ["unc_h_tracker_cycles_full.all"] = 0x0000,
    ["unc_h_tracker_cycles_ne.local"] = 0x0000,
    ["unc_h_tracker_cycles_ne.remote"] = 0x0000,
    ["unc_h_tracker_cycles_ne.all"] = 0x0000,
    ["unc_h_tracker_occupancy.reads_local"] = 0x0000,
    ["unc_h_tracker_occupancy.reads_remote"] = 0x0000,
    ["unc_h_tracker_occupancy.writes_local"] = 0x0000,
    ["unc_h_tracker_occupancy.writes_remote"] = 0x0000,
    ["unc_h_tracker_occupancy.invitoe_local"] = 0x0000,
    ["unc_h_tracker_occupancy.invitoe_remote"] = 0x0000,
    ["unc_h_tracker_pending_occupancy.local"] = 0x0000,
    ["unc_h_tracker_pending_occupancy.remote"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.all"] = 0x0000,
    ["unc_h_txr_bl.drs_cache"] = 0x0000,
    ["unc_h_txr_bl.drs_core"] = 0x0000,
    ["unc_h_txr_bl.drs_qpi"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.all"] = 0x0000,
    ["unc_h_txr_starved.ak"] = 0x0000,
    ["unc_h_txr_starved.bl"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_snp_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_bl_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.rspackcflt_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.wbmdata_hazard"] = 0x0000,
    ["unc_h_iot_backpressure.sat"] = 0x0000,
    ["unc_h_iot_backpressure.hub"] = 0x0000,
    ["unc_h_iot_cts_east_lo.cts0"] = 0x0000,
    ["unc_h_iot_cts_east_lo.cts1"] = 0x0000,
    ["unc_h_iot_cts_hi.cts2"] = 0x0000,
    ["unc_h_iot_cts_hi.cts3"] = 0x0000,
    ["unc_h_iot_cts_west_lo.cts0"] = 0x0000,
    ["unc_h_iot_cts_west_lo.cts1"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_txr_ad.hom"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ad_inserts.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ak_inserts.all"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched0"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched1"] = 0x0000,
    ["unc_h_txr_bl_inserts.all"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_ring_ak_used.all"] = 0x0000,
    ["unc_h_ring_bl_used.all"] = 0x0000,
    ["unc_m_act_count.rd"] = 0x0000,
    ["unc_m_act_count.wr"] = 0x0000,
    ["unc_m_act_count.byp"] = 0x0000,
    ["unc_m_byp_cmds.act"] = 0x0000,
    ["unc_m_byp_cmds.cas"] = 0x0000,
    ["unc_m_byp_cmds.pre"] = 0x0000,
    ["unc_m_cas_count.rd_reg"] = 0x0000,
    ["unc_m_cas_count.rd_underfill"] = 0x0000,
    ["unc_m_cas_count.rd"] = 0x0000,
    ["unc_m_cas_count.wr_wmm"] = 0x0000,
    ["unc_m_cas_count.wr_rmm"] = 0x0000,
    ["unc_m_cas_count.wr"] = 0x0000,
    ["unc_m_cas_count.all"] = 0x0000,
    ["unc_m_cas_count.rd_wmm"] = 0x0000,
    ["unc_m_cas_count.rd_rmm"] = 0x0000,
    ["unc_m_dclockticks"] = 0x0000,
    ["unc_m_dram_pre_all"] = 0x0000,
    ["unc_m_dram_refresh.panic"] = 0x0000,
    ["unc_m_dram_refresh.high"] = 0x0000,
    ["unc_m_ecc_correctable_errors"] = 0x0000,
    ["unc_m_major_modes.read"] = 0x0000,
    ["unc_m_major_modes.write"] = 0x0000,
    ["unc_m_major_modes.partial"] = 0x0000,
    ["unc_m_major_modes.isoch"] = 0x0000,
    ["unc_m_power_channel_dlloff"] = 0x0000,
    ["unc_m_power_channel_ppd"] = 0x0000,
    ["unc_m_power_cke_cycles.rank0"] = 0x0000,
    ["unc_m_power_cke_cycles.rank1"] = 0x0000,
    ["unc_m_power_cke_cycles.rank2"] = 0x0000,
    ["unc_m_power_cke_cycles.rank3"] = 0x0000,
    ["unc_m_power_cke_cycles.rank4"] = 0x0000,
    ["unc_m_power_cke_cycles.rank5"] = 0x0000,
    ["unc_m_power_cke_cycles.rank6"] = 0x0000,
    ["unc_m_power_cke_cycles.rank7"] = 0x0000,
    ["unc_m_power_critical_throttle_cycles"] = 0x0000,
    ["unc_m_power_pcu_throttling"] = 0x0000,
    ["unc_m_power_self_refresh"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank0"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank1"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank2"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank3"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank4"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank5"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank6"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank7"] = 0x0000,
    ["unc_m_preemption.rd_preempt_rd"] = 0x0000,
    ["unc_m_preemption.rd_preempt_wr"] = 0x0000,
    ["unc_m_pre_count.page_miss"] = 0x0000,
    ["unc_m_pre_count.page_close"] = 0x0000,
    ["unc_m_pre_count.rd"] = 0x0000,
    ["unc_m_pre_count.wr"] = 0x0000,
    ["unc_m_pre_count.byp"] = 0x0000,
    ["unc_m_rd_cas_prio.low"] = 0x0000,
    ["unc_m_rd_cas_prio.med"] = 0x0000,
    ["unc_m_rd_cas_prio.high"] = 0x0000,
    ["unc_m_rd_cas_prio.panic"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank0.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank1.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank4.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank5.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank6.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank7.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg3"] = 0x0000,
    ["unc_m_rpq_cycles_ne"] = 0x0000,
    ["unc_m_rpq_inserts"] = 0x0000,
    ["unc_m_vmse_mxb_wr_occupancy"] = 0x0000,
    ["unc_m_vmse_wr_push.wmm"] = 0x0000,
    ["unc_m_vmse_wr_push.rmm"] = 0x0000,
    ["unc_m_wmm_to_rmm.low_thresh"] = 0x0000,
    ["unc_m_wmm_to_rmm.starve"] = 0x0000,
    ["unc_m_wmm_to_rmm.vmse_retry"] = 0x0000,
    ["unc_m_wpq_cycles_full"] = 0x0000,
    ["unc_m_wpq_cycles_ne"] = 0x0000,
    ["unc_m_wpq_read_hit"] = 0x0000,
    ["unc_m_wpq_write_hit"] = 0x0000,
    ["unc_m_wrong_mm"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank0.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank1.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank4.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank5.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank6.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank7.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg3"] = 0x0000,
    ["unc_m_clockticks_p"] = 0x0000,
    ["unc_m_clockticks"] = 0x0000,
    ["unc_i_cache_total_occupancy.any"] = 0x0000,
    ["unc_i_cache_total_occupancy.source"] = 0x0000,
    ["unc_i_clockticks"] = 0x0000,
    ["unc_i_coherent_ops.pcirdcur"] = 0x0000,
    ["unc_i_coherent_ops.crd"] = 0x0000,
    ["unc_i_coherent_ops.drd"] = 0x0000,
    ["unc_i_coherent_ops.rfo"] = 0x0000,
    ["unc_i_coherent_ops.pcitom"] = 0x0000,
    ["unc_i_coherent_ops.pcidcahint"] = 0x0000,
    ["unc_i_coherent_ops.wbmtoi"] = 0x0000,
    ["unc_i_coherent_ops.clflush"] = 0x0000,
    ["unc_i_misc0.fast_req"] = 0x0000,
    ["unc_i_misc0.fast_rej"] = 0x0000,
    ["unc_i_misc0.2nd_rd_insert"] = 0x0000,
    ["unc_i_misc0.2nd_wr_insert"] = 0x0000,
    ["unc_i_misc0.2nd_atomic_insert"] = 0x0000,
    ["unc_i_misc0.fast_xfer"] = 0x0000,
    ["unc_i_misc0.pf_ack_hint"] = 0x0000,
    ["unc_i_misc0.pf_timeout"] = 0x0000,
    ["unc_i_misc1.slow_i"] = 0x0000,
    ["unc_i_misc1.slow_s"] = 0x0000,
    ["unc_i_misc1.slow_e"] = 0x0000,
    ["unc_i_misc1.slow_m"] = 0x0000,
    ["unc_i_misc1.lost_fwd"] = 0x0000,
    ["unc_i_misc1.sec_rcvd_invld"] = 0x0000,
    ["unc_i_misc1.sec_rcvd_vld"] = 0x0000,
    ["unc_i_misc1.data_throttle"] = 0x0000,
    ["unc_i_rxr_ak_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_drs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncb_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncb_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncb_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncs_occupancy"] = 0x0000,
    ["unc_i_snoop_resp.miss"] = 0x0000,
    ["unc_i_snoop_resp.hit_i"] = 0x0000,
    ["unc_i_snoop_resp.hit_es"] = 0x0000,
    ["unc_i_snoop_resp.hit_m"] = 0x0000,
    ["unc_i_snoop_resp.snpcode"] = 0x0000,
    ["unc_i_snoop_resp.snpdata"] = 0x0000,
    ["unc_i_snoop_resp.snpinv"] = 0x0000,
    ["unc_i_transactions.reads"] = 0x0000,
    ["unc_i_transactions.writes"] = 0x0000,
    ["unc_i_transactions.rd_pref"] = 0x0000,
    ["unc_i_transactions.wr_pref"] = 0x0000,
    ["unc_i_transactions.atomic"] = 0x0000,
    ["unc_i_transactions.other"] = 0x0000,
    ["unc_i_transactions.orderingq"] = 0x0000,
    ["unc_i_txr_ad_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_bl_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_data_inserts_ncb"] = 0x0000,
    ["unc_i_txr_data_inserts_ncs"] = 0x0000,
    ["unc_i_txr_request_occupancy"] = 0x0000,
    ["unc_p_clockticks"] = 0x0000,
    ["unc_p_core0_transition_cycles"] = 0x0000,
    ["unc_p_core10_transition_cycles"] = 0x0000,
    ["unc_p_core11_transition_cycles"] = 0x0000,
    ["unc_p_core12_transition_cycles"] = 0x0000,
    ["unc_p_core13_transition_cycles"] = 0x0000,
    ["unc_p_core14_transition_cycles"] = 0x0000,
    ["unc_p_core15_transition_cycles"] = 0x0000,
    ["unc_p_core16_transition_cycles"] = 0x0000,
    ["unc_p_core17_transition_cycles"] = 0x0000,
    ["unc_p_core1_transition_cycles"] = 0x0000,
    ["unc_p_core2_transition_cycles"] = 0x0000,
    ["unc_p_core3_transition_cycles"] = 0x0000,
    ["unc_p_core4_transition_cycles"] = 0x0000,
    ["unc_p_core5_transition_cycles"] = 0x0000,
    ["unc_p_core6_transition_cycles"] = 0x0000,
    ["unc_p_core7_transition_cycles"] = 0x0000,
    ["unc_p_core8_transition_cycles"] = 0x0000,
    ["unc_p_core9_transition_cycles"] = 0x0000,
    ["unc_p_demotions_core0"] = 0x0000,
    ["unc_p_demotions_core1"] = 0x0000,
    ["unc_p_demotions_core10"] = 0x0000,
    ["unc_p_demotions_core11"] = 0x0000,
    ["unc_p_demotions_core12"] = 0x0000,
    ["unc_p_demotions_core13"] = 0x0000,
    ["unc_p_demotions_core14"] = 0x0000,
    ["unc_p_demotions_core15"] = 0x0000,
    ["unc_p_demotions_core16"] = 0x0000,
    ["unc_p_demotions_core17"] = 0x0000,
    ["unc_p_demotions_core2"] = 0x0000,
    ["unc_p_demotions_core3"] = 0x0000,
    ["unc_p_demotions_core4"] = 0x0000,
    ["unc_p_demotions_core5"] = 0x0000,
    ["unc_p_demotions_core6"] = 0x0000,
    ["unc_p_demotions_core7"] = 0x0000,
    ["unc_p_demotions_core8"] = 0x0000,
    ["unc_p_demotions_core9"] = 0x0000,
    ["unc_p_freq_max_limit_thermal_cycles"] = 0x0000,
    ["unc_p_freq_max_os_cycles"] = 0x0000,
    ["unc_p_freq_max_power_cycles"] = 0x0000,
    ["unc_p_freq_min_io_p_cycles"] = 0x0000,
    ["unc_p_freq_trans_cycles"] = 0x0000,
    ["unc_p_memory_phase_shedding_cycles"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c0"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c3"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c6"] = 0x0000,
    ["unc_p_prochot_external_cycles"] = 0x0000,
    ["unc_p_prochot_internal_cycles"] = 0x0000,
    ["unc_p_total_transition_cycles"] = 0x0000,
    ["unc_p_ufs_transitions_ring_gv"] = 0x0000,
    ["unc_p_vr_hot_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c0_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c2e_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c3_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c6_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c7_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c1e_cycles"] = 0x0000,
    ["unc_q_clockticks"] = 0x0000,
    ["unc_q_cto_count"] = 0x0000,
    ["unc_q_direct2core.success_rbt_hit"] = 0x0000,
    ["unc_q_direct2core.failure_credits"] = 0x0000,
    ["unc_q_direct2core.failure_rbt_hit"] = 0x0000,
    ["unc_q_direct2core.failure_credits_rbt"] = 0x0000,
    ["unc_q_direct2core.failure_miss"] = 0x0000,
    ["unc_q_direct2core.failure_credits_miss"] = 0x0000,
    ["unc_q_direct2core.failure_rbt_miss"] = 0x0000,
    ["unc_q_direct2core.failure_credits_rbt_miss"] = 0x0000,
    ["unc_q_l1_power_cycles"] = 0x0000,
    ["unc_q_rxl0p_power_cycles"] = 0x0000,
    ["unc_q_rxl0_power_cycles"] = 0x0000,
    ["unc_q_rxl_bypassed"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.drs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncb"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ncs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.hom"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.snp"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn0.ndr"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.drs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ncb"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ncs"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.hom"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.snp"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vn1.ndr"] = 0x0000,
    ["unc_q_rxl_credits_consumed_vna"] = 0x0000,
    ["unc_q_rxl_cycles_ne"] = 0x0000,
    ["unc_q_rxl_flits_g0.idle"] = 0x0000,
    ["unc_q_rxl_flits_g1.snp"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_rxl_flits_g1.hom"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g1.drs"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_rxl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncb"] = 0x0000,
    ["unc_q_rxl_flits_g2.ncs"] = 0x0000,
    ["unc_q_rxl_inserts"] = 0x0000,
    ["unc_q_rxl_inserts_drs.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_drs.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_hom.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_hom.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_inserts_snp.vn0"] = 0x0000,
    ["unc_q_rxl_inserts_snp.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy"] = 0x0000,
    ["unc_q_rxl_occupancy_drs.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_drs.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_hom.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_hom.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_occupancy_snp.vn0"] = 0x0000,
    ["unc_q_rxl_occupancy_snp.vn1"] = 0x0000,
    ["unc_q_txl0p_power_cycles"] = 0x0000,
    ["unc_q_txl0_power_cycles"] = 0x0000,
    ["unc_q_txl_bypassed"] = 0x0000,
    ["unc_q_txl_cycles_ne"] = 0x0000,
    ["unc_q_txl_flits_g0.data"] = 0x0000,
    ["unc_q_txl_flits_g0.non_data"] = 0x0000,
    ["unc_q_txl_flits_g1.snp"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_req"] = 0x0000,
    ["unc_q_txl_flits_g1.hom_nonreq"] = 0x0000,
    ["unc_q_txl_flits_g1.hom"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_data"] = 0x0000,
    ["unc_q_txl_flits_g1.drs_nondata"] = 0x0000,
    ["unc_q_txl_flits_g1.drs"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ad"] = 0x0000,
    ["unc_q_txl_flits_g2.ndr_ak"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_data"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb_nondata"] = 0x0000,
    ["unc_q_txl_flits_g2.ncb"] = 0x0000,
    ["unc_q_txl_flits_g2.ncs"] = 0x0000,
    ["unc_q_txl_inserts"] = 0x0000,
    ["unc_q_txl_occupancy"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_hom_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_ndr_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_ad_snp_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_acquired"] = 0x0000,
    ["unc_q_txr_ak_ndr_credit_occupancy"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_acquired.vn_shr"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_bl_drs_credit_occupancy.vn_shr"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncb_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_acquired.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_acquired.vn1"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_occupancy.vn0"] = 0x0000,
    ["unc_q_txr_bl_ncs_credit_occupancy.vn1"] = 0x0000,
    ["unc_q_vna_credit_returns"] = 0x0000,
    ["unc_q_vna_credit_return_occupancy"] = 0x0000,
    ["unc_q_rxl_crc_errors.link_init"] = 0x0000,
    ["unc_q_rxl_crc_errors.normal_op"] = 0x0000,
    ["unc_q_rxl_cycles_ne_drs.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_drs.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_hom.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_hom.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncb.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncb.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncs.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ncs.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ndr.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_ndr.vn1"] = 0x0000,
    ["unc_q_rxl_cycles_ne_snp.vn0"] = 0x0000,
    ["unc_q_rxl_cycles_ne_snp.vn1"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_drs"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ncb"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ncs"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_hom"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_snp"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.bgf_ndr"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.egress_credits"] = 0x0000,
    ["unc_q_rxl_stalls_vn0.gv"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_drs"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ncb"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ncs"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_hom"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_snp"] = 0x0000,
    ["unc_q_rxl_stalls_vn1.bgf_ndr"] = 0x0000,
    ["unc_q_txl_crc_no_credits.full"] = 0x0000,
    ["unc_q_txl_crc_no_credits.almost_full"] = 0x0000,
    ["unc_r2_clockticks"] = 0x0000,
    ["unc_r2_iio_credit.prq_qpi0"] = 0x0000,
    ["unc_r2_iio_credit.prq_qpi1"] = 0x0000,
    ["unc_r2_iio_credit.isoch_qpi0"] = 0x0000,
    ["unc_r2_iio_credit.isoch_qpi1"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.cw"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw"] = 0x0000,
    ["unc_r2_ring_ak_bounces.up"] = 0x0000,
    ["unc_r2_ring_ak_bounces.dn"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.cw"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.cw"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw"] = 0x0000,
    ["unc_r2_ring_iv_used.cw"] = 0x0000,
    ["unc_r2_ring_iv_used.ccw"] = 0x0000,
    ["unc_r2_ring_iv_used.any"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncb"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncs"] = 0x0000,
    ["unc_r2_rxr_inserts.ncb"] = 0x0000,
    ["unc_r2_rxr_inserts.ncs"] = 0x0000,
    ["unc_r2_rxr_occupancy.drs"] = 0x0000,
    ["unc_r2_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_r2_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_r2_txr_cycles_full.ad"] = 0x0000,
    ["unc_r2_txr_cycles_full.ak"] = 0x0000,
    ["unc_r2_txr_cycles_full.bl"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ad"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ak"] = 0x0000,
    ["unc_r2_txr_cycles_ne.bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_ad"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_ak"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_ad"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_ak"] = 0x0000,
    ["unc_r2_iio_credits_acquired.drs"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncb"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncs"] = 0x0000,
    ["unc_r2_iio_credits_used.drs"] = 0x0000,
    ["unc_r2_iio_credits_used.ncb"] = 0x0000,
    ["unc_r2_iio_credits_used.ncs"] = 0x0000,
    ["unc_r2_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_r2_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_r2_ring_ad_used.all"] = 0x0000,
    ["unc_r2_ring_ak_used.all"] = 0x0000,
    ["unc_r2_ring_bl_used.all"] = 0x0000,
    ["unc_r3_clockticks"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo8"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo9"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo10"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo11"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo12"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo13"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo14_16"] = 0x0000,
    ["unc_r3_c_hi_ad_credits_empty.cbo_15_17"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo0"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo1"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo2"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo3"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo4"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo5"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo6"] = 0x0000,
    ["unc_r3_c_lo_ad_credits_empty.cbo7"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.ha0"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.ha1"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.r2_ncb"] = 0x0000,
    ["unc_r3_ha_r2_bl_credits_empty.r2_ncs"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi0_ad_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi0_bl_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi1_ad_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vna"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_hom"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_snp"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn0_ndr"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_hom"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_snp"] = 0x0000,
    ["unc_r3_qpi1_bl_credits_empty.vn1_ndr"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_even"] = 0x0000,
    ["unc_r3_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_ad_used.cw"] = 0x0000,
    ["unc_r3_ring_ad_used.ccw"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_even"] = 0x0000,
    ["unc_r3_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_ak_used.cw"] = 0x0000,
    ["unc_r3_ring_ak_used.ccw"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_even"] = 0x0000,
    ["unc_r3_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_r3_ring_bl_used.cw"] = 0x0000,
    ["unc_r3_ring_bl_used.ccw"] = 0x0000,
    ["unc_r3_ring_iv_used.cw"] = 0x0000,
    ["unc_r3_ring_iv_used.any"] = 0x0000,
    ["unc_r3_ring_sink_starved.ak"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.hom"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.snp"] = 0x0000,
    ["unc_r3_rxr_cycles_ne.ndr"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.hom"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.snp"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.ndr"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.drs"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.ncb"] = 0x0000,
    ["unc_r3_rxr_cycles_ne_vn1.ncs"] = 0x0000,
    ["unc_r3_rxr_inserts.hom"] = 0x0000,
    ["unc_r3_rxr_inserts.snp"] = 0x0000,
    ["unc_r3_rxr_inserts.ndr"] = 0x0000,
    ["unc_r3_rxr_inserts.drs"] = 0x0000,
    ["unc_r3_rxr_inserts.ncb"] = 0x0000,
    ["unc_r3_rxr_inserts.ncs"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.hom"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.snp"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.ndr"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.drs"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.ncb"] = 0x0000,
    ["unc_r3_rxr_inserts_vn1.ncs"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.hom"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.snp"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.ndr"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.drs"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.ncb"] = 0x0000,
    ["unc_r3_rxr_occupancy_vn1.ncs"] = 0x0000,
    ["unc_r3_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_r3_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_r3_sbo1_credits_acquired.ad"] = 0x0000,
    ["unc_r3_sbo1_credits_acquired.bl"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_r3_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_r3_txr_nack.dn_ad"] = 0x0000,
    ["unc_r3_txr_nack.dn_bl"] = 0x0000,
    ["unc_r3_txr_nack.dn_ak"] = 0x0000,
    ["unc_r3_txr_nack.up_ad"] = 0x0000,
    ["unc_r3_txr_nack.up_bl"] = 0x0000,
    ["unc_r3_txr_nack.up_ak"] = 0x0000,
    ["unc_r3_vn0_credits_reject.hom"] = 0x0000,
    ["unc_r3_vn0_credits_reject.snp"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_reject.drs"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vn0_credits_used.hom"] = 0x0000,
    ["unc_r3_vn0_credits_used.snp"] = 0x0000,
    ["unc_r3_vn0_credits_used.ndr"] = 0x0000,
    ["unc_r3_vn0_credits_used.drs"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncb"] = 0x0000,
    ["unc_r3_vn0_credits_used.ncs"] = 0x0000,
    ["unc_r3_vn1_credits_reject.hom"] = 0x0000,
    ["unc_r3_vn1_credits_reject.snp"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vn1_credits_reject.drs"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vn1_credits_reject.ncs"] = 0x0000,
    ["unc_r3_vn1_credits_used.hom"] = 0x0000,
    ["unc_r3_vn1_credits_used.snp"] = 0x0000,
    ["unc_r3_vn1_credits_used.ndr"] = 0x0000,
    ["unc_r3_vn1_credits_used.drs"] = 0x0000,
    ["unc_r3_vn1_credits_used.ncb"] = 0x0000,
    ["unc_r3_vn1_credits_used.ncs"] = 0x0000,
    ["unc_r3_vna_credits_acquired.ad"] = 0x0000,
    ["unc_r3_vna_credits_acquired.bl"] = 0x0000,
    ["unc_r3_vna_credits_reject.hom"] = 0x0000,
    ["unc_r3_vna_credits_reject.snp"] = 0x0000,
    ["unc_r3_vna_credits_reject.ndr"] = 0x0000,
    ["unc_r3_vna_credits_reject.drs"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncb"] = 0x0000,
    ["unc_r3_vna_credits_reject.ncs"] = 0x0000,
    ["unc_r3_iot_backpressure.sat"] = 0x0000,
    ["unc_r3_iot_backpressure.hub"] = 0x0000,
    ["unc_r3_iot_cts_hi.cts2"] = 0x0000,
    ["unc_r3_iot_cts_hi.cts3"] = 0x0000,
    ["unc_r3_iot_cts_lo.cts0"] = 0x0000,
    ["unc_r3_iot_cts_lo.cts1"] = 0x0000,
    ["unc_r3_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_r3_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_r3_sbo1_credit_occupancy.ad"] = 0x0000,
    ["unc_r3_sbo1_credit_occupancy.bl"] = 0x0000,
    ["unc_r3_ring_ad_used.all"] = 0x0000,
    ["unc_r3_ring_ak_used.all"] = 0x0000,
    ["unc_r3_ring_bl_used.all"] = 0x0000,
    ["unc_s_bounce_control"] = 0x0000,
    ["unc_s_clockticks"] = 0x0000,
    ["unc_s_fast_asserted"] = 0x0000,
    ["unc_s_ring_ad_used.up_even"] = 0x0000,
    ["unc_s_ring_ad_used.up_odd"] = 0x0000,
    ["unc_s_ring_ad_used.down_even"] = 0x0000,
    ["unc_s_ring_ad_used.down_odd"] = 0x0000,
    ["unc_s_ring_ad_used.up"] = 0x0000,
    ["unc_s_ring_ad_used.down"] = 0x0000,
    ["unc_s_ring_ak_used.up_even"] = 0x0000,
    ["unc_s_ring_ak_used.up_odd"] = 0x0000,
    ["unc_s_ring_ak_used.down_even"] = 0x0000,
    ["unc_s_ring_ak_used.down_odd"] = 0x0000,
    ["unc_s_ring_ak_used.up"] = 0x0000,
    ["unc_s_ring_ak_used.down"] = 0x0000,
    ["unc_s_ring_bl_used.up_even"] = 0x0000,
    ["unc_s_ring_bl_used.up_odd"] = 0x0000,
    ["unc_s_ring_bl_used.down_even"] = 0x0000,
    ["unc_s_ring_bl_used.down_odd"] = 0x0000,
    ["unc_s_ring_bl_used.up"] = 0x0000,
    ["unc_s_ring_bl_used.down"] = 0x0000,
    ["unc_s_ring_bounces.ad_cache"] = 0x0000,
    ["unc_s_ring_bounces.ak_core"] = 0x0000,
    ["unc_s_ring_bounces.bl_core"] = 0x0000,
    ["unc_s_ring_bounces.iv_core"] = 0x0000,
    ["unc_s_ring_iv_used.up"] = 0x0000,
    ["unc_s_ring_iv_used.dn"] = 0x0000,
    ["unc_s_rxr_bypass.ad_crd"] = 0x0000,
    ["unc_s_rxr_bypass.ad_bnc"] = 0x0000,
    ["unc_s_rxr_bypass.bl_crd"] = 0x0000,
    ["unc_s_rxr_bypass.bl_bnc"] = 0x0000,
    ["unc_s_rxr_bypass.ak"] = 0x0000,
    ["unc_s_rxr_bypass.iv"] = 0x0000,
    ["unc_s_rxr_inserts.ad_crd"] = 0x0000,
    ["unc_s_rxr_inserts.ad_bnc"] = 0x0000,
    ["unc_s_rxr_inserts.bl_crd"] = 0x0000,
    ["unc_s_rxr_inserts.bl_bnc"] = 0x0000,
    ["unc_s_rxr_inserts.ak"] = 0x0000,
    ["unc_s_rxr_inserts.iv"] = 0x0000,
    ["unc_s_rxr_occupancy.ad_crd"] = 0x0000,
    ["unc_s_rxr_occupancy.ad_bnc"] = 0x0000,
    ["unc_s_rxr_occupancy.bl_crd"] = 0x0000,
    ["unc_s_rxr_occupancy.bl_bnc"] = 0x0000,
    ["unc_s_rxr_occupancy.ak"] = 0x0000,
    ["unc_s_rxr_occupancy.iv"] = 0x0000,
    ["unc_s_txr_ads_used.ad"] = 0x0000,
    ["unc_s_txr_ads_used.ak"] = 0x0000,
    ["unc_s_txr_ads_used.bl"] = 0x0000,
    ["unc_s_txr_inserts.ad_crd"] = 0x0000,
    ["unc_s_txr_inserts.ad_bnc"] = 0x0000,
    ["unc_s_txr_inserts.bl_crd"] = 0x0000,
    ["unc_s_txr_inserts.bl_bnc"] = 0x0000,
    ["unc_s_txr_inserts.ak"] = 0x0000,
    ["unc_s_txr_inserts.iv"] = 0x0000,
    ["unc_s_txr_occupancy.ad_crd"] = 0x0000,
    ["unc_s_txr_occupancy.ad_bnc"] = 0x0000,
    ["unc_s_txr_occupancy.bl_crd"] = 0x0000,
    ["unc_s_txr_occupancy.bl_bnc"] = 0x0000,
    ["unc_s_txr_occupancy.ak"] = 0x0000,
    ["unc_s_txr_occupancy.iv"] = 0x0000,
    ["unc_s_ring_sink_starved.ad_cache"] = 0x0000,
    ["unc_s_ring_sink_starved.ak_core"] = 0x0000,
    ["unc_s_ring_sink_starved.bl_core"] = 0x0000,
    ["unc_s_ring_sink_starved.iv_core"] = 0x0000,
    ["unc_s_rxr_busy_starved.ad_crd"] = 0x0000,
    ["unc_s_rxr_busy_starved.ad_bnc"] = 0x0000,
    ["unc_s_rxr_busy_starved.bl_crd"] = 0x0000,
    ["unc_s_rxr_busy_starved.bl_bnc"] = 0x0000,
    ["unc_s_rxr_crd_starved.ad_crd"] = 0x0000,
    ["unc_s_rxr_crd_starved.ad_bnc"] = 0x0000,
    ["unc_s_rxr_crd_starved.bl_crd"] = 0x0000,
    ["unc_s_rxr_crd_starved.bl_bnc"] = 0x0000,
    ["unc_s_rxr_crd_starved.ak"] = 0x0000,
    ["unc_s_rxr_crd_starved.iv"] = 0x0000,
    ["unc_s_rxr_crd_starved.ifv"] = 0x0000,
    ["unc_s_txr_starved.ad"] = 0x0000,
    ["unc_s_txr_starved.ak"] = 0x0000,
    ["unc_s_txr_starved.bl"] = 0x0000,
    ["unc_s_txr_starved.iv"] = 0x0000,
    ["unc_s_ring_ad_used.all"] = 0x0000,
    ["unc_s_ring_ak_used.all"] = 0x0000,
    ["unc_s_ring_bl_used.all"] = 0x0000,
    ["unc_u_event_msg.doorbell_rcvd"] = 0x0000,
    ["unc_u_phold_cycles.assert_to_ack"] = 0x0000,
    ["unc_u_racu_requests"] = 0x0000,
    ["unc_u_filter_match.enable"] = 0x0000,
    ["unc_u_filter_match.disable"] = 0x0000,
    ["unc_u_filter_match.u2c_enable"] = 0x0000,
    ["unc_u_filter_match.u2c_disable"] = 0x0000,
    ["unc_u_u2c_events.monitor_t0"] = 0x0000,
    ["unc_u_u2c_events.monitor_t1"] = 0x0000,
    ["unc_u_u2c_events.livelock"] = 0x0000,
    ["unc_u_u2c_events.lterror"] = 0x0000,
    ["unc_u_u2c_events.cmc"] = 0x0000,
    ["unc_u_u2c_events.umc"] = 0x0000,
    ["unc_u_u2c_events.trap"] = 0x0000,
    ["unc_u_u2c_events.other"] = 0x0000,
    ["unc_u_clockticks"] = 0x0000,
   },
  },
  {"GenuineIntel-6-56", "V7", "core",
   {
    -- source: BDW-DE/broadwellde_core_v7.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["misalign_mem_ref.loads"] = 0x0000,
    ["misalign_mem_ref.stores"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_duration"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_load_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.rat_stall_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.flags_merge"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["uops_issued.single_mul"] = 0x0000,
    ["arith.fpu_div_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.l2_pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.l2_pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["l2_demand_rqsts.wb_hit"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_duration"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_4k"] = 0x0000,
    ["dtlb_store_misses.stlb_hit_2m"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["load_hit_pre.hw_pf"] = 0x0000,
    ["ept.walk_cycles"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity_write"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["move_elimination.int_eliminated"] = 0x0000,
    ["move_elimination.simd_eliminated"] = 0x0000,
    ["move_elimination.int_not_eliminated"] = 0x0000,
    ["move_elimination.simd_not_eliminated"] = 0x0000,
    ["cpl_cycles.ring0"] = 0x0000,
    ["cpl_cycles.ring0_trans"] = 0x0000,
    ["cpl_cycles.ring123"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["lock_cycles.split_lock_uc_lock_duration"] = 0x0000,
    ["lock_cycles.cache_lock_duration"] = 0x0000,
    ["idq.empty"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_uops"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_occur"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.mite_all_uops"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.ifdata_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_duration"] = 0x0000,
    ["itlb_misses.stlb_hit_4k"] = 0x0000,
    ["itlb_misses.stlb_hit_2m"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["br_inst_exec.nontaken_conditional"] = 0x0000,
    ["br_inst_exec.taken_conditional"] = 0x0000,
    ["br_inst_exec.taken_direct_jump"] = 0x0000,
    ["br_inst_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_return"] = 0x0000,
    ["br_inst_exec.taken_direct_near_call"] = 0x0000,
    ["br_inst_exec.taken_indirect_near_call"] = 0x0000,
    ["br_inst_exec.all_conditional"] = 0x0000,
    ["br_inst_exec.all_direct_jmp"] = 0x0000,
    ["br_inst_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_inst_exec.all_indirect_near_return"] = 0x0000,
    ["br_inst_exec.all_direct_near_call"] = 0x0000,
    ["br_inst_exec.all_branches"] = 0x0000,
    ["br_misp_exec.nontaken_conditional"] = 0x0000,
    ["br_misp_exec.taken_conditional"] = 0x0000,
    ["br_misp_exec.taken_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.taken_return_near"] = 0x0000,
    ["br_misp_exec.taken_indirect_near_call"] = 0x0000,
    ["br_misp_exec.all_conditional"] = 0x0000,
    ["br_misp_exec.all_indirect_jump_non_call_ret"] = 0x0000,
    ["br_misp_exec.all_branches"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uop_dispatches_cancelled.simd_prf"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_executed_port.port_0_core"] = 0x0000,
    ["uops_executed_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_executed_port.port_1_core"] = 0x0000,
    ["uops_executed_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_executed_port.port_2_core"] = 0x0000,
    ["uops_executed_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_executed_port.port_3_core"] = 0x0000,
    ["uops_executed_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_executed_port.port_4_core"] = 0x0000,
    ["uops_executed_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_executed_port.port_5_core"] = 0x0000,
    ["uops_executed_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_executed_port.port_6_core"] = 0x0000,
    ["uops_executed_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["uops_executed_port.port_7_core"] = 0x0000,
    ["uops_executed_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.rs"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["resource_stalls.rob"] = 0x0000,
    ["cycle_activity.cycles_l2_pending"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_ldm_pending"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.cycles_no_execute"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_pending"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_ldm_pending"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["cycle_activity.cycles_l1d_pending"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_pending"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["page_walker_loads.dtlb_l1"] = 0x0000,
    ["page_walker_loads.dtlb_l2"] = 0x0000,
    ["page_walker_loads.dtlb_l3"] = 0x0000,
    ["page_walker_loads.dtlb_memory"] = 0x0000,
    ["page_walker_loads.itlb_l1"] = 0x0000,
    ["page_walker_loads.itlb_l2"] = 0x0000,
    ["page_walker_loads.itlb_l3"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.x87"] = 0x0000,
    ["other_assists.avx_to_sse"] = 0x0000,
    ["other_assists.sse_to_avx"] = 0x0000,
    ["other_assists.any_wb_assist"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["machine_clears.cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.maskmov"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.near_call_r3"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.ret"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.scalar"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.single"] = 0x0000,
    ["fp_arith_inst_retired.packed"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_misc1"] = 0x0000,
    ["hle_retired.aborted_misc2"] = 0x0000,
    ["hle_retired.aborted_misc3"] = 0x0000,
    ["hle_retired.aborted_misc4"] = 0x0000,
    ["hle_retired.aborted_misc5"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_misc1"] = 0x0000,
    ["rtm_retired.aborted_misc2"] = 0x0000,
    ["rtm_retired.aborted_misc3"] = 0x0000,
    ["rtm_retired.aborted_misc4"] = 0x0000,
    ["rtm_retired.aborted_misc5"] = 0x0000,
    ["fp_assist.x87_output"] = 0x0000,
    ["fp_assist.x87_input"] = 0x0000,
    ["fp_assist.simd_output"] = 0x0000,
    ["fp_assist.simd_input"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_uops_retired.stlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.stlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l3_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.l3_miss"] = 0x0000,
    ["mem_load_uops_retired.hit_lfb"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_uops_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.local_dram"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_dram"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_hitm"] = 0x0000,
    ["mem_load_uops_l3_miss_retired.remote_fwd"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.demand_data_rd"] = 0x0000,
    ["l2_trans.rfo"] = 0x0000,
    ["l2_trans.code_rd"] = 0x0000,
    ["l2_trans.all_pf"] = 0x0000,
    ["l2_trans.l1d_wb"] = 0x0000,
    ["l2_trans.l2_fill"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_trans.all_requests"] = 0x0000,
    ["l2_lines_in.i"] = 0x0000,
    ["l2_lines_in.s"] = 0x0000,
    ["l2_lines_in.e"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.demand_clean"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-56", "V7", "uncore",
   {
    -- source: BDW-DE/broadwellde_uncore_v7.tsv
    ["unc_c_bounce_control"] = 0x0000,
    ["unc_c_clockticks"] = 0x0000,
    ["unc_c_counter0_occupancy"] = 0x0000,
    ["unc_c_fast_asserted"] = 0x0000,
    ["unc_c_llc_lookup.data_read"] = 0x0000,
    ["unc_c_llc_lookup.write"] = 0x0000,
    ["unc_c_llc_lookup.remote_snoop"] = 0x0000,
    ["unc_c_llc_lookup.any"] = 0x0000,
    ["unc_c_llc_lookup.nid"] = 0x0000,
    ["unc_c_llc_lookup.read"] = 0x0000,
    ["unc_c_llc_victims.m_state"] = 0x0000,
    ["unc_c_llc_victims.e_state"] = 0x0000,
    ["unc_c_llc_victims.i_state"] = 0x0000,
    ["unc_c_llc_victims.f_state"] = 0x0000,
    ["unc_c_llc_victims.nid"] = 0x0000,
    ["unc_c_llc_victims.miss"] = 0x0000,
    ["unc_c_misc.rspi_was_fse"] = 0x0000,
    ["unc_c_misc.wc_aliasing"] = 0x0000,
    ["unc_c_misc.started"] = 0x0000,
    ["unc_c_misc.rfo_hit_s"] = 0x0000,
    ["unc_c_misc.cvzero_prefetch_victim"] = 0x0000,
    ["unc_c_misc.cvzero_prefetch_miss"] = 0x0000,
    ["unc_c_qlru.age0"] = 0x0000,
    ["unc_c_qlru.age1"] = 0x0000,
    ["unc_c_qlru.age2"] = 0x0000,
    ["unc_c_qlru.age3"] = 0x0000,
    ["unc_c_qlru.lru_decrement"] = 0x0000,
    ["unc_c_qlru.victim_non_zero"] = 0x0000,
    ["unc_c_ring_ad_used.up_even"] = 0x0000,
    ["unc_c_ring_ad_used.up_odd"] = 0x0000,
    ["unc_c_ring_ad_used.down_even"] = 0x0000,
    ["unc_c_ring_ad_used.down_odd"] = 0x0000,
    ["unc_c_ring_ad_used.cw"] = 0x0000,
    ["unc_c_ring_ad_used.ccw"] = 0x0000,
    ["unc_c_ring_ad_used.all"] = 0x0000,
    ["unc_c_ring_ak_used.up_even"] = 0x0000,
    ["unc_c_ring_ak_used.up_odd"] = 0x0000,
    ["unc_c_ring_ak_used.down_even"] = 0x0000,
    ["unc_c_ring_ak_used.down_odd"] = 0x0000,
    ["unc_c_ring_ak_used.cw"] = 0x0000,
    ["unc_c_ring_ak_used.ccw"] = 0x0000,
    ["unc_c_ring_ak_used.all"] = 0x0000,
    ["unc_c_ring_bl_used.up_even"] = 0x0000,
    ["unc_c_ring_bl_used.up_odd"] = 0x0000,
    ["unc_c_ring_bl_used.down_even"] = 0x0000,
    ["unc_c_ring_bl_used.down_odd"] = 0x0000,
    ["unc_c_ring_bl_used.cw"] = 0x0000,
    ["unc_c_ring_bl_used.ccw"] = 0x0000,
    ["unc_c_ring_bl_used.all"] = 0x0000,
    ["unc_c_ring_bounces.ad"] = 0x0000,
    ["unc_c_ring_bounces.ak"] = 0x0000,
    ["unc_c_ring_bounces.bl"] = 0x0000,
    ["unc_c_ring_bounces.iv"] = 0x0000,
    ["unc_c_ring_iv_used.any"] = 0x0000,
    ["unc_c_ring_iv_used.up"] = 0x0000,
    ["unc_c_ring_iv_used.down"] = 0x0000,
    ["unc_c_ring_iv_used.dn"] = 0x0000,
    ["unc_c_ring_sink_starved.ad"] = 0x0000,
    ["unc_c_ring_sink_starved.ak"] = 0x0000,
    ["unc_c_ring_sink_starved.iv"] = 0x0000,
    ["unc_c_ring_sink_starved.bl"] = 0x0000,
    ["unc_c_ring_src_thrtl"] = 0x0000,
    ["unc_c_rxr_ext_starved.irq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ipq"] = 0x0000,
    ["unc_c_rxr_ext_starved.prq"] = 0x0000,
    ["unc_c_rxr_ext_starved.ismq_bids"] = 0x0000,
    ["unc_c_rxr_inserts.irq"] = 0x0000,
    ["unc_c_rxr_inserts.irq_rej"] = 0x0000,
    ["unc_c_rxr_inserts.ipq"] = 0x0000,
    ["unc_c_rxr_inserts.prq"] = 0x0000,
    ["unc_c_rxr_inserts.prq_rej"] = 0x0000,
    ["unc_c_rxr_int_starved.irq"] = 0x0000,
    ["unc_c_rxr_int_starved.ipq"] = 0x0000,
    ["unc_c_rxr_int_starved.ismq"] = 0x0000,
    ["unc_c_rxr_int_starved.prq"] = 0x0000,
    ["unc_c_rxr_ipq_retry.any"] = 0x0000,
    ["unc_c_rxr_ipq_retry.full"] = 0x0000,
    ["unc_c_rxr_ipq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_ipq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ipq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_ipq_retry2.target"] = 0x0000,
    ["unc_c_rxr_irq_retry.any"] = 0x0000,
    ["unc_c_rxr_irq_retry.full"] = 0x0000,
    ["unc_c_rxr_irq_retry.addr_conflict"] = 0x0000,
    ["unc_c_rxr_irq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_irq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_irq_retry.nid"] = 0x0000,
    ["unc_c_rxr_irq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_irq_retry2.bl_sbo"] = 0x0000,
    ["unc_c_rxr_irq_retry2.target"] = 0x0000,
    ["unc_c_rxr_ismq_retry.any"] = 0x0000,
    ["unc_c_rxr_ismq_retry.full"] = 0x0000,
    ["unc_c_rxr_ismq_retry.rtid"] = 0x0000,
    ["unc_c_rxr_ismq_retry.qpi_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.iio_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.wb_credits"] = 0x0000,
    ["unc_c_rxr_ismq_retry.nid"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.ad_sbo"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.bl_sbo"] = 0x0000,
    ["unc_c_rxr_ismq_retry2.target"] = 0x0000,
    ["unc_c_rxr_occupancy.irq"] = 0x0000,
    ["unc_c_rxr_occupancy.irq_rej"] = 0x0000,
    ["unc_c_rxr_occupancy.ipq"] = 0x0000,
    ["unc_c_rxr_occupancy.prq_rej"] = 0x0000,
    ["unc_c_sbo_credits_acquired.ad"] = 0x0000,
    ["unc_c_sbo_credits_acquired.bl"] = 0x0000,
    ["unc_c_sbo_credit_occupancy.ad"] = 0x0000,
    ["unc_c_sbo_credit_occupancy.bl"] = 0x0000,
    ["unc_c_tor_inserts.opcode"] = 0x0000,
    ["unc_c_tor_inserts.eviction"] = 0x0000,
    ["unc_c_tor_inserts.all"] = 0x0000,
    ["unc_c_tor_inserts.wb"] = 0x0000,
    ["unc_c_tor_inserts.miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_eviction"] = 0x0000,
    ["unc_c_tor_inserts.nid_all"] = 0x0000,
    ["unc_c_tor_inserts.nid_wb"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_inserts.nid_miss_all"] = 0x0000,
    ["unc_c_tor_inserts.miss_local"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote"] = 0x0000,
    ["unc_c_tor_inserts.local"] = 0x0000,
    ["unc_c_tor_inserts.remote"] = 0x0000,
    ["unc_c_tor_inserts.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_inserts.local_opcode"] = 0x0000,
    ["unc_c_tor_inserts.remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.opcode"] = 0x0000,
    ["unc_c_tor_occupancy.eviction"] = 0x0000,
    ["unc_c_tor_occupancy.all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_eviction"] = 0x0000,
    ["unc_c_tor_occupancy.nid_all"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.nid_miss_all"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote"] = 0x0000,
    ["unc_c_tor_occupancy.local"] = 0x0000,
    ["unc_c_tor_occupancy.remote"] = 0x0000,
    ["unc_c_tor_occupancy.miss_local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.miss_remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.local_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.remote_opcode"] = 0x0000,
    ["unc_c_tor_occupancy.wb"] = 0x0000,
    ["unc_c_tor_occupancy.nid_wb"] = 0x0000,
    ["unc_c_txr_ads_used.ad"] = 0x0000,
    ["unc_c_txr_ads_used.ak"] = 0x0000,
    ["unc_c_txr_ads_used.bl"] = 0x0000,
    ["unc_c_txr_inserts.ad_cache"] = 0x0000,
    ["unc_c_txr_inserts.ak_cache"] = 0x0000,
    ["unc_c_txr_inserts.bl_cache"] = 0x0000,
    ["unc_c_txr_inserts.iv_cache"] = 0x0000,
    ["unc_c_txr_inserts.ad_core"] = 0x0000,
    ["unc_c_txr_inserts.ak_core"] = 0x0000,
    ["unc_c_txr_inserts.bl_core"] = 0x0000,
    ["unc_c_txr_starved.ak_both"] = 0x0000,
    ["unc_c_txr_starved.bl_both"] = 0x0000,
    ["unc_c_txr_starved.iv"] = 0x0000,
    ["unc_c_txr_starved.ad_core"] = 0x0000,
    ["unc_h_addr_opc_match.filt"] = 0x0000,
    ["unc_h_addr_opc_match.addr"] = 0x0000,
    ["unc_h_addr_opc_match.opc"] = 0x0000,
    ["unc_h_addr_opc_match.ad"] = 0x0000,
    ["unc_h_addr_opc_match.bl"] = 0x0000,
    ["unc_h_addr_opc_match.ak"] = 0x0000,
    ["unc_h_bt_cycles_ne"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_snp_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.incoming_bl_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.rspackcflt_hazard"] = 0x0000,
    ["unc_h_bt_to_ht_not_issued.wbmdata_hazard"] = 0x0000,
    ["unc_h_bypass_imc.taken"] = 0x0000,
    ["unc_h_bypass_imc.not_taken"] = 0x0000,
    ["unc_h_clockticks"] = 0x0000,
    ["unc_h_direct2core_count"] = 0x0000,
    ["unc_h_direct2core_cycles_disabled"] = 0x0000,
    ["unc_h_direct2core_txn_override"] = 0x0000,
    ["unc_h_directory_lat_opt"] = 0x0000,
    ["unc_h_directory_lookup.snp"] = 0x0000,
    ["unc_h_directory_lookup.no_snp"] = 0x0000,
    ["unc_h_directory_update.set"] = 0x0000,
    ["unc_h_directory_update.clear"] = 0x0000,
    ["unc_h_directory_update.any"] = 0x0000,
    ["unc_h_hitme_hit.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_hit.wbmtoi"] = 0x0000,
    ["unc_h_hitme_hit.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_hit.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_hit.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_hit.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_hit.rspfwds"] = 0x0000,
    ["unc_h_hitme_hit.rsp"] = 0x0000,
    ["unc_h_hitme_hit.allocs"] = 0x0000,
    ["unc_h_hitme_hit.evicts"] = 0x0000,
    ["unc_h_hitme_hit.invals"] = 0x0000,
    ["unc_h_hitme_hit.all"] = 0x0000,
    ["unc_h_hitme_hit.hom"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.wbmtoi"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rspfwds"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.rsp"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.all"] = 0x0000,
    ["unc_h_hitme_hit_pv_bits_set.hom"] = 0x0000,
    ["unc_h_hitme_lookup.read_or_invitoe"] = 0x0000,
    ["unc_h_hitme_lookup.wbmtoi"] = 0x0000,
    ["unc_h_hitme_lookup.ackcnfltwbi"] = 0x0000,
    ["unc_h_hitme_lookup.wbmtoe_or_s"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwdi_remote"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwdi_local"] = 0x0000,
    ["unc_h_hitme_lookup.rspfwds"] = 0x0000,
    ["unc_h_hitme_lookup.rsp"] = 0x0000,
    ["unc_h_hitme_lookup.allocs"] = 0x0000,
    ["unc_h_hitme_lookup.invals"] = 0x0000,
    ["unc_h_hitme_lookup.all"] = 0x0000,
    ["unc_h_hitme_lookup.hom"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi0"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi1"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.ad_qpi2"] = 0x0000,
    ["unc_h_igr_no_credit_cycles.bl_qpi2"] = 0x0000,
    ["unc_h_imc_reads.normal"] = 0x0000,
    ["unc_h_imc_retry"] = 0x0000,
    ["unc_h_imc_writes.full"] = 0x0000,
    ["unc_h_imc_writes.partial"] = 0x0000,
    ["unc_h_imc_writes.full_isoch"] = 0x0000,
    ["unc_h_imc_writes.partial_isoch"] = 0x0000,
    ["unc_h_imc_writes.all"] = 0x0000,
    ["unc_h_iot_backpressure.sat"] = 0x0000,
    ["unc_h_iot_backpressure.hub"] = 0x0000,
    ["unc_h_iot_cts_east_lo.cts0"] = 0x0000,
    ["unc_h_iot_cts_east_lo.cts1"] = 0x0000,
    ["unc_h_iot_cts_hi.cts2"] = 0x0000,
    ["unc_h_iot_cts_hi.cts3"] = 0x0000,
    ["unc_h_iot_cts_west_lo.cts0"] = 0x0000,
    ["unc_h_iot_cts_west_lo.cts1"] = 0x0000,
    ["unc_h_osb.reads_local"] = 0x0000,
    ["unc_h_osb.invitoe_local"] = 0x0000,
    ["unc_h_osb.remote"] = 0x0000,
    ["unc_h_osb.cancelled"] = 0x0000,
    ["unc_h_osb.reads_local_useful"] = 0x0000,
    ["unc_h_osb.remote_useful"] = 0x0000,
    ["unc_h_osb_edr.all"] = 0x0000,
    ["unc_h_osb_edr.reads_local_i"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_i"] = 0x0000,
    ["unc_h_osb_edr.reads_local_s"] = 0x0000,
    ["unc_h_osb_edr.reads_remote_s"] = 0x0000,
    ["unc_h_requests.reads"] = 0x0000,
    ["unc_h_requests.writes"] = 0x0000,
    ["unc_h_requests.reads_local"] = 0x0000,
    ["unc_h_requests.reads_remote"] = 0x0000,
    ["unc_h_requests.writes_local"] = 0x0000,
    ["unc_h_requests.writes_remote"] = 0x0000,
    ["unc_h_requests.invitoe_local"] = 0x0000,
    ["unc_h_requests.invitoe_remote"] = 0x0000,
    ["unc_h_ring_ad_used.cw_even"] = 0x0000,
    ["unc_h_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ad_used.cw"] = 0x0000,
    ["unc_h_ring_ad_used.ccw"] = 0x0000,
    ["unc_h_ring_ak_used.cw_even"] = 0x0000,
    ["unc_h_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_h_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_ak_used.cw"] = 0x0000,
    ["unc_h_ring_ak_used.ccw"] = 0x0000,
    ["unc_h_ring_ak_used.all"] = 0x0000,
    ["unc_h_ring_bl_used.cw_even"] = 0x0000,
    ["unc_h_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_h_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_h_ring_bl_used.cw"] = 0x0000,
    ["unc_h_ring_bl_used.ccw"] = 0x0000,
    ["unc_h_ring_bl_used.all"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_rpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_h_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_h_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_h_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_h_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_h_sbo1_credits_acquired.ad"] = 0x0000,
    ["unc_h_sbo1_credits_acquired.bl"] = 0x0000,
    ["unc_h_sbo1_credit_occupancy.ad"] = 0x0000,
    ["unc_h_sbo1_credit_occupancy.bl"] = 0x0000,
    ["unc_h_snoops_rsp_after_data.local"] = 0x0000,
    ["unc_h_snoops_rsp_after_data.remote"] = 0x0000,
    ["unc_h_snoop_cycles_ne.local"] = 0x0000,
    ["unc_h_snoop_cycles_ne.remote"] = 0x0000,
    ["unc_h_snoop_cycles_ne.all"] = 0x0000,
    ["unc_h_snoop_occupancy.local"] = 0x0000,
    ["unc_h_snoop_occupancy.remote"] = 0x0000,
    ["unc_h_snoop_resp.rspi"] = 0x0000,
    ["unc_h_snoop_resp.rsps"] = 0x0000,
    ["unc_h_snoop_resp.rspifwd"] = 0x0000,
    ["unc_h_snoop_resp.rspsfwd"] = 0x0000,
    ["unc_h_snoop_resp.rsp_wb"] = 0x0000,
    ["unc_h_snoop_resp.rsp_fwd_wb"] = 0x0000,
    ["unc_h_snoop_resp.rspcnflct"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspi"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rsps"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspifwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspsfwd"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxwb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspxfwdxwb"] = 0x0000,
    ["unc_h_snp_resp_recv_local.rspcnflct"] = 0x0000,
    ["unc_h_snp_resp_recv_local.other"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_h_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_h_tad_requests_g0.region0"] = 0x0000,
    ["unc_h_tad_requests_g0.region1"] = 0x0000,
    ["unc_h_tad_requests_g0.region2"] = 0x0000,
    ["unc_h_tad_requests_g0.region3"] = 0x0000,
    ["unc_h_tad_requests_g0.region4"] = 0x0000,
    ["unc_h_tad_requests_g0.region5"] = 0x0000,
    ["unc_h_tad_requests_g0.region6"] = 0x0000,
    ["unc_h_tad_requests_g0.region7"] = 0x0000,
    ["unc_h_tad_requests_g1.region8"] = 0x0000,
    ["unc_h_tad_requests_g1.region9"] = 0x0000,
    ["unc_h_tad_requests_g1.region10"] = 0x0000,
    ["unc_h_tad_requests_g1.region11"] = 0x0000,
    ["unc_h_tracker_cycles_full.gp"] = 0x0000,
    ["unc_h_tracker_cycles_full.all"] = 0x0000,
    ["unc_h_tracker_cycles_ne.local"] = 0x0000,
    ["unc_h_tracker_cycles_ne.remote"] = 0x0000,
    ["unc_h_tracker_cycles_ne.all"] = 0x0000,
    ["unc_h_tracker_occupancy.reads_local"] = 0x0000,
    ["unc_h_tracker_occupancy.reads_remote"] = 0x0000,
    ["unc_h_tracker_occupancy.writes_local"] = 0x0000,
    ["unc_h_tracker_occupancy.writes_remote"] = 0x0000,
    ["unc_h_tracker_occupancy.invitoe_local"] = 0x0000,
    ["unc_h_tracker_occupancy.invitoe_remote"] = 0x0000,
    ["unc_h_tracker_pending_occupancy.local"] = 0x0000,
    ["unc_h_tracker_pending_occupancy.remote"] = 0x0000,
    ["unc_h_txr_ad.hom"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ad_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ad_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ad_inserts.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_full.all"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_ak_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched0"] = 0x0000,
    ["unc_h_txr_ak_inserts.sched1"] = 0x0000,
    ["unc_h_txr_ak_inserts.all"] = 0x0000,
    ["unc_h_txr_bl.drs_cache"] = 0x0000,
    ["unc_h_txr_bl.drs_core"] = 0x0000,
    ["unc_h_txr_bl.drs_qpi"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_full.all"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched0"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.sched1"] = 0x0000,
    ["unc_h_txr_bl_cycles_ne.all"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched0"] = 0x0000,
    ["unc_h_txr_bl_inserts.sched1"] = 0x0000,
    ["unc_h_txr_bl_inserts.all"] = 0x0000,
    ["unc_h_txr_starved.ak"] = 0x0000,
    ["unc_h_txr_starved.bl"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_reg_credits.chn3"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn0"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn1"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn2"] = 0x0000,
    ["unc_h_wpq_cycles_no_spec_credits.chn3"] = 0x0000,
    ["unc_m_act_count.rd"] = 0x0000,
    ["unc_m_act_count.wr"] = 0x0000,
    ["unc_m_act_count.byp"] = 0x0000,
    ["unc_m_byp_cmds.act"] = 0x0000,
    ["unc_m_byp_cmds.cas"] = 0x0000,
    ["unc_m_byp_cmds.pre"] = 0x0000,
    ["unc_m_cas_count.rd_reg"] = 0x0000,
    ["unc_m_cas_count.rd_underfill"] = 0x0000,
    ["unc_m_cas_count.rd"] = 0x0000,
    ["unc_m_cas_count.wr_wmm"] = 0x0000,
    ["unc_m_cas_count.wr_rmm"] = 0x0000,
    ["unc_m_cas_count.wr"] = 0x0000,
    ["unc_m_cas_count.all"] = 0x0000,
    ["unc_m_cas_count.rd_wmm"] = 0x0000,
    ["unc_m_cas_count.rd_rmm"] = 0x0000,
    ["unc_m_dclockticks"] = 0x0000,
    ["unc_m_dram_pre_all"] = 0x0000,
    ["unc_m_dram_refresh.panic"] = 0x0000,
    ["unc_m_dram_refresh.high"] = 0x0000,
    ["unc_m_ecc_correctable_errors"] = 0x0000,
    ["unc_m_major_modes.read"] = 0x0000,
    ["unc_m_major_modes.write"] = 0x0000,
    ["unc_m_major_modes.partial"] = 0x0000,
    ["unc_m_major_modes.isoch"] = 0x0000,
    ["unc_m_power_channel_dlloff"] = 0x0000,
    ["unc_m_power_channel_ppd"] = 0x0000,
    ["unc_m_power_cke_cycles.rank0"] = 0x0000,
    ["unc_m_power_cke_cycles.rank1"] = 0x0000,
    ["unc_m_power_cke_cycles.rank2"] = 0x0000,
    ["unc_m_power_cke_cycles.rank3"] = 0x0000,
    ["unc_m_power_cke_cycles.rank4"] = 0x0000,
    ["unc_m_power_cke_cycles.rank5"] = 0x0000,
    ["unc_m_power_cke_cycles.rank6"] = 0x0000,
    ["unc_m_power_cke_cycles.rank7"] = 0x0000,
    ["unc_m_power_critical_throttle_cycles"] = 0x0000,
    ["unc_m_power_pcu_throttling"] = 0x0000,
    ["unc_m_power_self_refresh"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank0"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank1"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank2"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank3"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank4"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank5"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank6"] = 0x0000,
    ["unc_m_power_throttle_cycles.rank7"] = 0x0000,
    ["unc_m_preemption.rd_preempt_rd"] = 0x0000,
    ["unc_m_preemption.rd_preempt_wr"] = 0x0000,
    ["unc_m_pre_count.page_miss"] = 0x0000,
    ["unc_m_pre_count.page_close"] = 0x0000,
    ["unc_m_pre_count.rd"] = 0x0000,
    ["unc_m_pre_count.wr"] = 0x0000,
    ["unc_m_pre_count.byp"] = 0x0000,
    ["unc_m_rd_cas_prio.low"] = 0x0000,
    ["unc_m_rd_cas_prio.med"] = 0x0000,
    ["unc_m_rd_cas_prio.high"] = 0x0000,
    ["unc_m_rd_cas_prio.panic"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank0.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank0.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank0.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank1.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank1.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank1.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank2.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank4.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank4.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank4.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank5.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank5.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank5.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank6.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank6.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank6.bankg3"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank1"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank2"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank4"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank8"] = 0x0000,
    ["unc_m_rd_cas_rank7.allbanks"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank0"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank3"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank5"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank6"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank7"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank9"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank10"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank11"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank12"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank13"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank14"] = 0x0000,
    ["unc_m_rd_cas_rank7.bank15"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg0"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg1"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg2"] = 0x0000,
    ["unc_m_rd_cas_rank7.bankg3"] = 0x0000,
    ["unc_m_rpq_cycles_ne"] = 0x0000,
    ["unc_m_rpq_inserts"] = 0x0000,
    ["unc_m_vmse_mxb_wr_occupancy"] = 0x0000,
    ["unc_m_vmse_wr_push.wmm"] = 0x0000,
    ["unc_m_vmse_wr_push.rmm"] = 0x0000,
    ["unc_m_wmm_to_rmm.low_thresh"] = 0x0000,
    ["unc_m_wmm_to_rmm.starve"] = 0x0000,
    ["unc_m_wmm_to_rmm.vmse_retry"] = 0x0000,
    ["unc_m_wpq_cycles_full"] = 0x0000,
    ["unc_m_wpq_cycles_ne"] = 0x0000,
    ["unc_m_wpq_read_hit"] = 0x0000,
    ["unc_m_wpq_write_hit"] = 0x0000,
    ["unc_m_wrong_mm"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank0.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank0.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank0.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank1.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank1.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank1.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank4.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank4.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank4.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank5.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank5.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank5.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank6.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank6.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank6.bankg3"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank1"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank2"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank4"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank8"] = 0x0000,
    ["unc_m_wr_cas_rank7.allbanks"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank0"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank3"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank5"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank6"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank7"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank9"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank10"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank11"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank12"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank13"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank14"] = 0x0000,
    ["unc_m_wr_cas_rank7.bank15"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg0"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg1"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg2"] = 0x0000,
    ["unc_m_wr_cas_rank7.bankg3"] = 0x0000,
    ["unc_i_cache_total_occupancy.any"] = 0x0000,
    ["unc_i_cache_total_occupancy.source"] = 0x0000,
    ["unc_i_clockticks"] = 0x0000,
    ["unc_i_coherent_ops.pcirdcur"] = 0x0000,
    ["unc_i_coherent_ops.crd"] = 0x0000,
    ["unc_i_coherent_ops.drd"] = 0x0000,
    ["unc_i_coherent_ops.rfo"] = 0x0000,
    ["unc_i_coherent_ops.pcitom"] = 0x0000,
    ["unc_i_coherent_ops.pcidcahint"] = 0x0000,
    ["unc_i_coherent_ops.wbmtoi"] = 0x0000,
    ["unc_i_coherent_ops.clflush"] = 0x0000,
    ["unc_i_misc0.fast_req"] = 0x0000,
    ["unc_i_misc0.fast_rej"] = 0x0000,
    ["unc_i_misc0.2nd_rd_insert"] = 0x0000,
    ["unc_i_misc0.2nd_wr_insert"] = 0x0000,
    ["unc_i_misc0.2nd_atomic_insert"] = 0x0000,
    ["unc_i_misc0.fast_xfer"] = 0x0000,
    ["unc_i_misc0.pf_ack_hint"] = 0x0000,
    ["unc_i_misc0.pf_timeout"] = 0x0000,
    ["unc_i_misc1.slow_i"] = 0x0000,
    ["unc_i_misc1.slow_s"] = 0x0000,
    ["unc_i_misc1.slow_e"] = 0x0000,
    ["unc_i_misc1.slow_m"] = 0x0000,
    ["unc_i_misc1.lost_fwd"] = 0x0000,
    ["unc_i_misc1.sec_rcvd_invld"] = 0x0000,
    ["unc_i_misc1.sec_rcvd_vld"] = 0x0000,
    ["unc_i_misc1.data_throttle"] = 0x0000,
    ["unc_i_rxr_ak_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_drs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_drs_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncb_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncb_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncb_occupancy"] = 0x0000,
    ["unc_i_rxr_bl_ncs_cycles_full"] = 0x0000,
    ["unc_i_rxr_bl_ncs_inserts"] = 0x0000,
    ["unc_i_rxr_bl_ncs_occupancy"] = 0x0000,
    ["unc_i_snoop_resp.miss"] = 0x0000,
    ["unc_i_snoop_resp.hit_i"] = 0x0000,
    ["unc_i_snoop_resp.hit_es"] = 0x0000,
    ["unc_i_snoop_resp.hit_m"] = 0x0000,
    ["unc_i_snoop_resp.snpcode"] = 0x0000,
    ["unc_i_snoop_resp.snpdata"] = 0x0000,
    ["unc_i_snoop_resp.snpinv"] = 0x0000,
    ["unc_i_transactions.reads"] = 0x0000,
    ["unc_i_transactions.writes"] = 0x0000,
    ["unc_i_transactions.rd_pref"] = 0x0000,
    ["unc_i_transactions.wr_pref"] = 0x0000,
    ["unc_i_transactions.atomic"] = 0x0000,
    ["unc_i_transactions.other"] = 0x0000,
    ["unc_i_transactions.orderingq"] = 0x0000,
    ["unc_i_txr_ad_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_bl_stall_credit_cycles"] = 0x0000,
    ["unc_i_txr_data_inserts_ncb"] = 0x0000,
    ["unc_i_txr_data_inserts_ncs"] = 0x0000,
    ["unc_i_txr_request_occupancy"] = 0x0000,
    ["unc_p_clockticks"] = 0x0000,
    ["unc_p_core0_transition_cycles"] = 0x0000,
    ["unc_p_core10_transition_cycles"] = 0x0000,
    ["unc_p_core11_transition_cycles"] = 0x0000,
    ["unc_p_core12_transition_cycles"] = 0x0000,
    ["unc_p_core13_transition_cycles"] = 0x0000,
    ["unc_p_core14_transition_cycles"] = 0x0000,
    ["unc_p_core15_transition_cycles"] = 0x0000,
    ["unc_p_core16_transition_cycles"] = 0x0000,
    ["unc_p_core17_transition_cycles"] = 0x0000,
    ["unc_p_core1_transition_cycles"] = 0x0000,
    ["unc_p_core2_transition_cycles"] = 0x0000,
    ["unc_p_core3_transition_cycles"] = 0x0000,
    ["unc_p_core4_transition_cycles"] = 0x0000,
    ["unc_p_core5_transition_cycles"] = 0x0000,
    ["unc_p_core6_transition_cycles"] = 0x0000,
    ["unc_p_core7_transition_cycles"] = 0x0000,
    ["unc_p_core8_transition_cycles"] = 0x0000,
    ["unc_p_core9_transition_cycles"] = 0x0000,
    ["unc_p_demotions_core0"] = 0x0000,
    ["unc_p_demotions_core1"] = 0x0000,
    ["unc_p_demotions_core10"] = 0x0000,
    ["unc_p_demotions_core11"] = 0x0000,
    ["unc_p_demotions_core12"] = 0x0000,
    ["unc_p_demotions_core13"] = 0x0000,
    ["unc_p_demotions_core14"] = 0x0000,
    ["unc_p_demotions_core15"] = 0x0000,
    ["unc_p_demotions_core16"] = 0x0000,
    ["unc_p_demotions_core17"] = 0x0000,
    ["unc_p_demotions_core2"] = 0x0000,
    ["unc_p_demotions_core3"] = 0x0000,
    ["unc_p_demotions_core4"] = 0x0000,
    ["unc_p_demotions_core5"] = 0x0000,
    ["unc_p_demotions_core6"] = 0x0000,
    ["unc_p_demotions_core7"] = 0x0000,
    ["unc_p_demotions_core8"] = 0x0000,
    ["unc_p_demotions_core9"] = 0x0000,
    ["unc_p_freq_max_limit_thermal_cycles"] = 0x0000,
    ["unc_p_freq_max_os_cycles"] = 0x0000,
    ["unc_p_freq_max_power_cycles"] = 0x0000,
    ["unc_p_freq_min_io_p_cycles"] = 0x0000,
    ["unc_p_freq_trans_cycles"] = 0x0000,
    ["unc_p_memory_phase_shedding_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c0_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c1e_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c2e_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c3_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c6_cycles"] = 0x0000,
    ["unc_p_pkg_residency_c7_cycles"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c0"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c3"] = 0x0000,
    ["unc_p_power_state_occupancy.cores_c6"] = 0x0000,
    ["unc_p_prochot_external_cycles"] = 0x0000,
    ["unc_p_prochot_internal_cycles"] = 0x0000,
    ["unc_p_total_transition_cycles"] = 0x0000,
    ["unc_p_ufs_transitions_ring_gv"] = 0x0000,
    ["unc_p_vr_hot_cycles"] = 0x0000,
    ["unc_r2_clockticks"] = 0x0000,
    ["unc_r2_iio_credit.prq_qpi0"] = 0x0000,
    ["unc_r2_iio_credit.prq_qpi1"] = 0x0000,
    ["unc_r2_iio_credit.isoch_qpi0"] = 0x0000,
    ["unc_r2_iio_credit.isoch_qpi1"] = 0x0000,
    ["unc_r2_iio_credits_acquired.drs"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncb"] = 0x0000,
    ["unc_r2_iio_credits_acquired.ncs"] = 0x0000,
    ["unc_r2_iio_credits_used.drs"] = 0x0000,
    ["unc_r2_iio_credits_used.ncb"] = 0x0000,
    ["unc_r2_iio_credits_used.ncs"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ad_used.cw"] = 0x0000,
    ["unc_r2_ring_ad_used.ccw"] = 0x0000,
    ["unc_r2_ring_ad_used.all"] = 0x0000,
    ["unc_r2_ring_ak_bounces.up"] = 0x0000,
    ["unc_r2_ring_ak_bounces.dn"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_ak_used.cw"] = 0x0000,
    ["unc_r2_ring_ak_used.ccw"] = 0x0000,
    ["unc_r2_ring_ak_used.all"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.cw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_even"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw_odd"] = 0x0000,
    ["unc_r2_ring_bl_used.cw"] = 0x0000,
    ["unc_r2_ring_bl_used.ccw"] = 0x0000,
    ["unc_r2_ring_bl_used.all"] = 0x0000,
    ["unc_r2_ring_iv_used.cw"] = 0x0000,
    ["unc_r2_ring_iv_used.ccw"] = 0x0000,
    ["unc_r2_ring_iv_used.any"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncb"] = 0x0000,
    ["unc_r2_rxr_cycles_ne.ncs"] = 0x0000,
    ["unc_r2_rxr_inserts.ncb"] = 0x0000,
    ["unc_r2_rxr_inserts.ncs"] = 0x0000,
    ["unc_r2_rxr_occupancy.drs"] = 0x0000,
    ["unc_r2_sbo0_credits_acquired.ad"] = 0x0000,
    ["unc_r2_sbo0_credits_acquired.bl"] = 0x0000,
    ["unc_r2_sbo0_credit_occupancy.ad"] = 0x0000,
    ["unc_r2_sbo0_credit_occupancy.bl"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo0_ad"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo1_ad"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo0_bl"] = 0x0000,
    ["unc_r2_stall_no_sbo_credit.sbo1_bl"] = 0x0000,
    ["unc_r2_txr_cycles_full.ad"] = 0x0000,
    ["unc_r2_txr_cycles_full.ak"] = 0x0000,
    ["unc_r2_txr_cycles_full.bl"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ad"] = 0x0000,
    ["unc_r2_txr_cycles_ne.ak"] = 0x0000,
    ["unc_r2_txr_cycles_ne.bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_ad"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.dn_ak"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_ad"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_bl"] = 0x0000,
    ["unc_r2_txr_nack_cw.up_ak"] = 0x0000,
    ["unc_u_event_msg.doorbell_rcvd"] = 0x0000,
    ["unc_u_filter_match.enable"] = 0x0000,
    ["unc_u_filter_match.disable"] = 0x0000,
    ["unc_u_filter_match.u2c_enable"] = 0x0000,
    ["unc_u_filter_match.u2c_disable"] = 0x0000,
    ["unc_u_phold_cycles.assert_to_ack"] = 0x0000,
    ["unc_u_racu_requests"] = 0x0000,
    ["unc_u_u2c_events.monitor_t0"] = 0x0000,
    ["unc_u_u2c_events.monitor_t1"] = 0x0000,
    ["unc_u_u2c_events.livelock"] = 0x0000,
    ["unc_u_u2c_events.lterror"] = 0x0000,
    ["unc_u_u2c_events.cmc"] = 0x0000,
    ["unc_u_u2c_events.umc"] = 0x0000,
    ["unc_u_u2c_events.trap"] = 0x0000,
    ["unc_u_u2c_events.other"] = 0x0000,
   },
  },
  {"GenuineIntel-6-4E", "V40", "core",
   {
    -- source: SKL/skylake_core_v40.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_pending"] = 0x0000,
    ["dtlb_load_misses.walk_active"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.clear_resteer_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.vector_width_mismatch"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["arith.divider_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["sw_prefetch_access.nta"] = 0x0000,
    ["sw_prefetch_access.t0"] = 0x0000,
    ["sw_prefetch_access.t1_t2"] = 0x0000,
    ["sw_prefetch_access.prefetchw"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_unhalted.ring0_trans"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_pending"] = 0x0000,
    ["dtlb_store_misses.walk_active"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["ept.walk_pending"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["partial_rat_stalls.scoreboard"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["icache_16b.ifdata_stall"] = 0x0000,
    ["icache_64b.iftag_hit"] = 0x0000,
    ["icache_64b.iftag_miss"] = 0x0000,
    ["icache_64b.iftag_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_pending"] = 0x0000,
    ["itlb_misses.walk_active"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_l3_miss"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_l3_miss"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["exe_activity.exe_bound_0_ports"] = 0x0000,
    ["exe_activity.1_ports_util"] = 0x0000,
    ["exe_activity.2_ports_util"] = 0x0000,
    ["exe_activity.3_ports_util"] = 0x0000,
    ["exe_activity.4_ports_util"] = 0x0000,
    ["exe_activity.bound_on_stores"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["offcore_requests.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests.all_requests"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["uops_executed.x87"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["other_assists.any"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["frontend_retired.dsb_miss"] = 0x0000,
    ["frontend_retired.l1i_miss"] = 0x0000,
    ["frontend_retired.l2_miss"] = 0x0000,
    ["frontend_retired.itlb_miss"] = 0x0000,
    ["frontend_retired.stlb_miss"] = 0x0000,
    ["frontend_retired.latency_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_4"] = 0x0000,
    ["frontend_retired.latency_ge_8"] = 0x0000,
    ["frontend_retired.latency_ge_16"] = 0x0000,
    ["frontend_retired.latency_ge_32"] = 0x0000,
    ["frontend_retired.latency_ge_64"] = 0x0000,
    ["frontend_retired.latency_ge_128"] = 0x0000,
    ["frontend_retired.latency_ge_256"] = 0x0000,
    ["frontend_retired.latency_ge_512"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_1"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_3"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_mem"] = 0x0000,
    ["hle_retired.aborted_timer"] = 0x0000,
    ["hle_retired.aborted_unfriendly"] = 0x0000,
    ["hle_retired.aborted_memtype"] = 0x0000,
    ["hle_retired.aborted_events"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_mem"] = 0x0000,
    ["rtm_retired.aborted_timer"] = 0x0000,
    ["rtm_retired.aborted_unfriendly"] = 0x0000,
    ["rtm_retired.aborted_memtype"] = 0x0000,
    ["rtm_retired.aborted_events"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["rob_misc_events.pause_inst"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_inst_retired.stlb_miss_loads"] = 0x0000,
    ["mem_inst_retired.stlb_miss_stores"] = 0x0000,
    ["mem_inst_retired.lock_loads"] = 0x0000,
    ["mem_inst_retired.split_loads"] = 0x0000,
    ["mem_inst_retired.split_stores"] = 0x0000,
    ["mem_inst_retired.all_loads"] = 0x0000,
    ["mem_inst_retired.all_stores"] = 0x0000,
    ["mem_load_retired.l1_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l3_hit"] = 0x0000,
    ["mem_load_retired.l1_miss"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.l3_miss"] = 0x0000,
    ["mem_load_retired.fb_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_misc_retired.uc"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.silent"] = 0x0000,
    ["l2_lines_out.non_silent"] = 0x0000,
    ["l2_lines_out.useless_pref"] = 0x0000,
    ["l2_lines_out.useless_hwpf"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-5E", "V40", "core",
   {
    -- source: SKL/skylake_core_v40.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_pending"] = 0x0000,
    ["dtlb_load_misses.walk_active"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.clear_resteer_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.vector_width_mismatch"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["arith.divider_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["sw_prefetch_access.nta"] = 0x0000,
    ["sw_prefetch_access.t0"] = 0x0000,
    ["sw_prefetch_access.t1_t2"] = 0x0000,
    ["sw_prefetch_access.prefetchw"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_unhalted.ring0_trans"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_pending"] = 0x0000,
    ["dtlb_store_misses.walk_active"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["ept.walk_pending"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["partial_rat_stalls.scoreboard"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["icache_16b.ifdata_stall"] = 0x0000,
    ["icache_64b.iftag_hit"] = 0x0000,
    ["icache_64b.iftag_miss"] = 0x0000,
    ["icache_64b.iftag_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_pending"] = 0x0000,
    ["itlb_misses.walk_active"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_l3_miss"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_l3_miss"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["exe_activity.exe_bound_0_ports"] = 0x0000,
    ["exe_activity.1_ports_util"] = 0x0000,
    ["exe_activity.2_ports_util"] = 0x0000,
    ["exe_activity.3_ports_util"] = 0x0000,
    ["exe_activity.4_ports_util"] = 0x0000,
    ["exe_activity.bound_on_stores"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["offcore_requests.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests.all_requests"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["uops_executed.x87"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["other_assists.any"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["frontend_retired.dsb_miss"] = 0x0000,
    ["frontend_retired.l1i_miss"] = 0x0000,
    ["frontend_retired.l2_miss"] = 0x0000,
    ["frontend_retired.itlb_miss"] = 0x0000,
    ["frontend_retired.stlb_miss"] = 0x0000,
    ["frontend_retired.latency_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_4"] = 0x0000,
    ["frontend_retired.latency_ge_8"] = 0x0000,
    ["frontend_retired.latency_ge_16"] = 0x0000,
    ["frontend_retired.latency_ge_32"] = 0x0000,
    ["frontend_retired.latency_ge_64"] = 0x0000,
    ["frontend_retired.latency_ge_128"] = 0x0000,
    ["frontend_retired.latency_ge_256"] = 0x0000,
    ["frontend_retired.latency_ge_512"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_1"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_3"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_mem"] = 0x0000,
    ["hle_retired.aborted_timer"] = 0x0000,
    ["hle_retired.aborted_unfriendly"] = 0x0000,
    ["hle_retired.aborted_memtype"] = 0x0000,
    ["hle_retired.aborted_events"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_mem"] = 0x0000,
    ["rtm_retired.aborted_timer"] = 0x0000,
    ["rtm_retired.aborted_unfriendly"] = 0x0000,
    ["rtm_retired.aborted_memtype"] = 0x0000,
    ["rtm_retired.aborted_events"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["rob_misc_events.pause_inst"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_inst_retired.stlb_miss_loads"] = 0x0000,
    ["mem_inst_retired.stlb_miss_stores"] = 0x0000,
    ["mem_inst_retired.lock_loads"] = 0x0000,
    ["mem_inst_retired.split_loads"] = 0x0000,
    ["mem_inst_retired.split_stores"] = 0x0000,
    ["mem_inst_retired.all_loads"] = 0x0000,
    ["mem_inst_retired.all_stores"] = 0x0000,
    ["mem_load_retired.l1_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l3_hit"] = 0x0000,
    ["mem_load_retired.l1_miss"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.l3_miss"] = 0x0000,
    ["mem_load_retired.fb_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_misc_retired.uc"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.silent"] = 0x0000,
    ["l2_lines_out.non_silent"] = 0x0000,
    ["l2_lines_out.useless_pref"] = 0x0000,
    ["l2_lines_out.useless_hwpf"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-4E", "V40", "offcore",
   {
    -- source: SKL/skylake_matrix_v40.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-5E", "V40", "offcore",
   {
    -- source: SKL/skylake_matrix_v40.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-4E", "V40", "uncore",
   {
    -- source: SKL/skylake_uncore_v40.tsv
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_arb_trk_occupancy.data_read"] = 0x0000,
    ["unc_arb_trk_requests.data_read"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-5E", "V40", "uncore",
   {
    -- source: SKL/skylake_uncore_v40.tsv
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_arb_trk_occupancy.data_read"] = 0x0000,
    ["unc_arb_trk_requests.data_read"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-4E", "V40", "fp_arith_inst",
   {
    -- source: SKL/skylake_fp_arith_inst_v40.tsv
   },
  },
  {"GenuineIntel-6-5E", "V40", "fp_arith_inst",
   {
    -- source: SKL/skylake_fp_arith_inst_v40.tsv
   },
  },
  {"GenuineIntel-6-8E", "V40", "core",
   {
    -- source: SKL/skylake_core_v40.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_pending"] = 0x0000,
    ["dtlb_load_misses.walk_active"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.clear_resteer_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.vector_width_mismatch"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["arith.divider_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["sw_prefetch_access.nta"] = 0x0000,
    ["sw_prefetch_access.t0"] = 0x0000,
    ["sw_prefetch_access.t1_t2"] = 0x0000,
    ["sw_prefetch_access.prefetchw"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_unhalted.ring0_trans"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_pending"] = 0x0000,
    ["dtlb_store_misses.walk_active"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["ept.walk_pending"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["partial_rat_stalls.scoreboard"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["icache_16b.ifdata_stall"] = 0x0000,
    ["icache_64b.iftag_hit"] = 0x0000,
    ["icache_64b.iftag_miss"] = 0x0000,
    ["icache_64b.iftag_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_pending"] = 0x0000,
    ["itlb_misses.walk_active"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_l3_miss"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_l3_miss"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["exe_activity.exe_bound_0_ports"] = 0x0000,
    ["exe_activity.1_ports_util"] = 0x0000,
    ["exe_activity.2_ports_util"] = 0x0000,
    ["exe_activity.3_ports_util"] = 0x0000,
    ["exe_activity.4_ports_util"] = 0x0000,
    ["exe_activity.bound_on_stores"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["offcore_requests.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests.all_requests"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["uops_executed.x87"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["other_assists.any"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["frontend_retired.dsb_miss"] = 0x0000,
    ["frontend_retired.l1i_miss"] = 0x0000,
    ["frontend_retired.l2_miss"] = 0x0000,
    ["frontend_retired.itlb_miss"] = 0x0000,
    ["frontend_retired.stlb_miss"] = 0x0000,
    ["frontend_retired.latency_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_4"] = 0x0000,
    ["frontend_retired.latency_ge_8"] = 0x0000,
    ["frontend_retired.latency_ge_16"] = 0x0000,
    ["frontend_retired.latency_ge_32"] = 0x0000,
    ["frontend_retired.latency_ge_64"] = 0x0000,
    ["frontend_retired.latency_ge_128"] = 0x0000,
    ["frontend_retired.latency_ge_256"] = 0x0000,
    ["frontend_retired.latency_ge_512"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_1"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_3"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_mem"] = 0x0000,
    ["hle_retired.aborted_timer"] = 0x0000,
    ["hle_retired.aborted_unfriendly"] = 0x0000,
    ["hle_retired.aborted_memtype"] = 0x0000,
    ["hle_retired.aborted_events"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_mem"] = 0x0000,
    ["rtm_retired.aborted_timer"] = 0x0000,
    ["rtm_retired.aborted_unfriendly"] = 0x0000,
    ["rtm_retired.aborted_memtype"] = 0x0000,
    ["rtm_retired.aborted_events"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["rob_misc_events.pause_inst"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_inst_retired.stlb_miss_loads"] = 0x0000,
    ["mem_inst_retired.stlb_miss_stores"] = 0x0000,
    ["mem_inst_retired.lock_loads"] = 0x0000,
    ["mem_inst_retired.split_loads"] = 0x0000,
    ["mem_inst_retired.split_stores"] = 0x0000,
    ["mem_inst_retired.all_loads"] = 0x0000,
    ["mem_inst_retired.all_stores"] = 0x0000,
    ["mem_load_retired.l1_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l3_hit"] = 0x0000,
    ["mem_load_retired.l1_miss"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.l3_miss"] = 0x0000,
    ["mem_load_retired.fb_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_misc_retired.uc"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.silent"] = 0x0000,
    ["l2_lines_out.non_silent"] = 0x0000,
    ["l2_lines_out.useless_pref"] = 0x0000,
    ["l2_lines_out.useless_hwpf"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-9E", "V40", "core",
   {
    -- source: SKL/skylake_core_v40.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_pending"] = 0x0000,
    ["dtlb_load_misses.walk_active"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.clear_resteer_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.vector_width_mismatch"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["arith.divider_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["sw_prefetch_access.nta"] = 0x0000,
    ["sw_prefetch_access.t0"] = 0x0000,
    ["sw_prefetch_access.t1_t2"] = 0x0000,
    ["sw_prefetch_access.prefetchw"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_unhalted.ring0_trans"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_pending"] = 0x0000,
    ["dtlb_store_misses.walk_active"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["ept.walk_pending"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["partial_rat_stalls.scoreboard"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["icache_16b.ifdata_stall"] = 0x0000,
    ["icache_64b.iftag_hit"] = 0x0000,
    ["icache_64b.iftag_miss"] = 0x0000,
    ["icache_64b.iftag_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_pending"] = 0x0000,
    ["itlb_misses.walk_active"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_l3_miss"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_l3_miss"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["exe_activity.exe_bound_0_ports"] = 0x0000,
    ["exe_activity.1_ports_util"] = 0x0000,
    ["exe_activity.2_ports_util"] = 0x0000,
    ["exe_activity.3_ports_util"] = 0x0000,
    ["exe_activity.4_ports_util"] = 0x0000,
    ["exe_activity.bound_on_stores"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["offcore_requests.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests.all_requests"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["uops_executed.x87"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["other_assists.any"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["frontend_retired.dsb_miss"] = 0x0000,
    ["frontend_retired.l1i_miss"] = 0x0000,
    ["frontend_retired.l2_miss"] = 0x0000,
    ["frontend_retired.itlb_miss"] = 0x0000,
    ["frontend_retired.stlb_miss"] = 0x0000,
    ["frontend_retired.latency_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_4"] = 0x0000,
    ["frontend_retired.latency_ge_8"] = 0x0000,
    ["frontend_retired.latency_ge_16"] = 0x0000,
    ["frontend_retired.latency_ge_32"] = 0x0000,
    ["frontend_retired.latency_ge_64"] = 0x0000,
    ["frontend_retired.latency_ge_128"] = 0x0000,
    ["frontend_retired.latency_ge_256"] = 0x0000,
    ["frontend_retired.latency_ge_512"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_1"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_3"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_mem"] = 0x0000,
    ["hle_retired.aborted_timer"] = 0x0000,
    ["hle_retired.aborted_unfriendly"] = 0x0000,
    ["hle_retired.aborted_memtype"] = 0x0000,
    ["hle_retired.aborted_events"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_mem"] = 0x0000,
    ["rtm_retired.aborted_timer"] = 0x0000,
    ["rtm_retired.aborted_unfriendly"] = 0x0000,
    ["rtm_retired.aborted_memtype"] = 0x0000,
    ["rtm_retired.aborted_events"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["rob_misc_events.pause_inst"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_inst_retired.stlb_miss_loads"] = 0x0000,
    ["mem_inst_retired.stlb_miss_stores"] = 0x0000,
    ["mem_inst_retired.lock_loads"] = 0x0000,
    ["mem_inst_retired.split_loads"] = 0x0000,
    ["mem_inst_retired.split_stores"] = 0x0000,
    ["mem_inst_retired.all_loads"] = 0x0000,
    ["mem_inst_retired.all_stores"] = 0x0000,
    ["mem_load_retired.l1_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l3_hit"] = 0x0000,
    ["mem_load_retired.l1_miss"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.l3_miss"] = 0x0000,
    ["mem_load_retired.fb_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_misc_retired.uc"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.silent"] = 0x0000,
    ["l2_lines_out.non_silent"] = 0x0000,
    ["l2_lines_out.useless_pref"] = 0x0000,
    ["l2_lines_out.useless_hwpf"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
   },
  },
  {"GenuineIntel-6-8E", "V40", "offcore",
   {
    -- source: SKL/skylake_matrix_v40.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-9E", "V40", "offcore",
   {
    -- source: SKL/skylake_matrix_v40.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-8E", "V40", "uncore",
   {
    -- source: SKL/skylake_uncore_v40.tsv
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_arb_trk_occupancy.data_read"] = 0x0000,
    ["unc_arb_trk_requests.data_read"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-9E", "V40", "uncore",
   {
    -- source: SKL/skylake_uncore_v40.tsv
    ["unc_cbo_xsnp_response.miss_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.miss_eviction"] = 0x0000,
    ["unc_cbo_xsnp_response.hit_xcore"] = 0x0000,
    ["unc_cbo_xsnp_response.hitm_xcore"] = 0x0000,
    ["unc_cbo_cache_lookup.write_m"] = 0x0000,
    ["unc_cbo_cache_lookup.any_m"] = 0x0000,
    ["unc_cbo_cache_lookup.read_i"] = 0x0000,
    ["unc_cbo_cache_lookup.any_i"] = 0x0000,
    ["unc_cbo_cache_lookup.read_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.write_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_mesi"] = 0x0000,
    ["unc_cbo_cache_lookup.any_es"] = 0x0000,
    ["unc_cbo_cache_lookup.read_es"] = 0x0000,
    ["unc_cbo_cache_lookup.write_es"] = 0x0000,
    ["unc_arb_trk_occupancy.all"] = 0x0000,
    ["unc_arb_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_requests.drd_direct"] = 0x0000,
    ["unc_arb_trk_requests.writes"] = 0x0000,
    ["unc_arb_coh_trk_requests.all"] = 0x0000,
    ["unc_arb_trk_occupancy.cycles_with_any_request"] = 0x0000,
    ["unc_arb_trk_occupancy.data_read"] = 0x0000,
    ["unc_arb_trk_requests.data_read"] = 0x0000,
    ["unc_clock.socket"] = 0x0000,
   },
  },
  {"GenuineIntel-6-8E", "V40", "fp_arith_inst",
   {
    -- source: SKL/skylake_fp_arith_inst_v40.tsv
   },
  },
  {"GenuineIntel-6-9E", "V40", "fp_arith_inst",
   {
    -- source: SKL/skylake_fp_arith_inst_v40.tsv
   },
  },
  {"GenuineIntel-6-57", "V9", "core",
   {
    -- source: KNL/KnightsLanding_core_V9.tsv
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.jcc"] = 0x0000,
    ["br_inst_retired.taken_jcc"] = 0x0000,
    ["br_inst_retired.call"] = 0x0000,
    ["br_inst_retired.rel_call"] = 0x0000,
    ["br_inst_retired.ind_call"] = 0x0000,
    ["br_inst_retired.return"] = 0x0000,
    ["br_inst_retired.non_return_ind"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.jcc"] = 0x0000,
    ["br_misp_retired.taken_jcc"] = 0x0000,
    ["br_misp_retired.ind_call"] = 0x0000,
    ["br_misp_retired.return"] = 0x0000,
    ["br_misp_retired.non_return_ind"] = 0x0000,
    ["uops_retired.ms"] = 0x0000,
    ["uops_retired.all"] = 0x0000,
    ["uops_retired.scalar_simd"] = 0x0000,
    ["uops_retired.packed_simd"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.fp_assist"] = 0x0000,
    ["machine_clears.all"] = 0x0000,
    ["no_alloc_cycles.rob_full"] = 0x0000,
    ["no_alloc_cycles.mispredicts"] = 0x0000,
    ["no_alloc_cycles.rat_stall"] = 0x0000,
    ["no_alloc_cycles.not_delivered"] = 0x0000,
    ["no_alloc_cycles.all"] = 0x0000,
    ["rs_full_stall.mec"] = 0x0000,
    ["rs_full_stall.all"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["cycles_div_busy.all"] = 0x0000,
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["l2_requests_reject.all"] = 0x0000,
    ["core_reject_l2q.all"] = 0x0000,
    ["l2_requests.reference"] = 0x0000,
    ["l2_requests.miss"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["fetch_stall.icache_fill_pending_cycles"] = 0x0000,
    ["baclears.all"] = 0x0000,
    ["baclears.return"] = 0x0000,
    ["baclears.cond"] = 0x0000,
    ["ms_decoded.ms_entry"] = 0x0000,
    ["recycleq.ld_block_st_forward"] = 0x0000,
    ["recycleq.ld_block_std_notready"] = 0x0000,
    ["recycleq.st_splits"] = 0x0000,
    ["recycleq.ld_splits"] = 0x0000,
    ["recycleq.lock"] = 0x0000,
    ["recycleq.sta_full"] = 0x0000,
    ["recycleq.any_ld"] = 0x0000,
    ["recycleq.any_st"] = 0x0000,
    ["mem_uops_retired.l1_miss_loads"] = 0x0000,
    ["mem_uops_retired.l2_hit_loads"] = 0x0000,
    ["mem_uops_retired.l2_miss_loads"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.utlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.hitm"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["page_walks.d_side_walks"] = 0x0000,
    ["page_walks.d_side_cycles"] = 0x0000,
    ["page_walks.i_side_walks"] = 0x0000,
    ["page_walks.i_side_cycles"] = 0x0000,
    ["page_walks.walks"] = 0x0000,
    ["page_walks.cycles"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["br_misp_retired.call"] = 0x0000,
    ["br_misp_retired.rel_call"] = 0x0000,
    ["br_misp_retired.far_branch"] = 0x0000,
   },
  },
  {"GenuineIntel-6-57", "V9", "offcore",
   {
    -- source: KNL/KnightsLanding_matrix_V9.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-57", "V9", "uncore",
   {
    -- source: KNL/KnightsLanding_uncore_V9.tsv
    ["unc_e_u_clockticks"] = 0x0000,
    ["unc_e_edc_access.hit_clean"] = 0x0000,
    ["unc_e_edc_access.hit_dirty"] = 0x0000,
    ["unc_e_edc_access.miss_clean"] = 0x0000,
    ["unc_e_edc_access.miss_dirty"] = 0x0000,
    ["unc_e_edc_access.miss_invalid"] = 0x0000,
    ["unc_e_e_clockticks"] = 0x0000,
    ["unc_e_rpq_inserts"] = 0x0000,
    ["unc_e_wpq_inserts"] = 0x0000,
    ["unc_m_u_clockticks"] = 0x0000,
    ["unc_m_d_clockticks"] = 0x0000,
    ["unc_m_cas_count.rd"] = 0x0000,
    ["unc_m_cas_count.wr"] = 0x0000,
    ["unc_m_cas_count.all"] = 0x0000,
    ["unc_h_u_clockticks"] = 0x0000,
    ["unc_h_ingress_occupancy.irq"] = 0x0000,
    ["unc_h_ingress_occupancy.irq_rej"] = 0x0000,
    ["unc_h_ingress_occupancy.ipq"] = 0x0000,
    ["unc_h_ingress_occupancy.prq"] = 0x0000,
    ["unc_h_ingress_occupancy.prq_rej"] = 0x0000,
    ["unc_h_ingress_inserts.irq"] = 0x0000,
    ["unc_h_ingress_inserts.irq_rej"] = 0x0000,
    ["unc_h_ingress_inserts.ipq"] = 0x0000,
    ["unc_h_ingress_inserts.prq"] = 0x0000,
    ["unc_h_ingress_inserts.prq_rej"] = 0x0000,
    ["unc_h_ingress_int_starved.irq"] = 0x0000,
    ["unc_h_ingress_int_starved.ipq"] = 0x0000,
    ["unc_h_ingress_int_starved.ismq"] = 0x0000,
    ["unc_h_ingress_int_starved.prq"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.ad_req_vn0"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.ad_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.bl_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.bl_wb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.bl_ncb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.bl_ncs_vn0"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.ak_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_irq0_reject.iv_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_irq1_reject.any_reject_irq0"] = 0x0000,
    ["unc_h_ingress_retry_irq1_reject.sf_victim"] = 0x0000,
    ["unc_h_ingress_retry_irq1_reject.sf_way"] = 0x0000,
    ["unc_h_ingress_retry_irq1_reject.allow_snp"] = 0x0000,
    ["unc_h_ingress_retry_irq1_reject.pa_match"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.ad_req_vn0"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.ad_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.bl_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.bl_wb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.bl_ncb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.bl_ncs_vn0"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.ak_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_prq0_reject.iv_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_prq1_reject.any_reject_irq0"] = 0x0000,
    ["unc_h_ingress_retry_prq1_reject.sf_victim"] = 0x0000,
    ["unc_h_ingress_retry_prq1_reject.sf_way"] = 0x0000,
    ["unc_h_ingress_retry_prq1_reject.allow_snp"] = 0x0000,
    ["unc_h_ingress_retry_prq1_reject.pa_match"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.ad_req_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.ad_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.bl_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.bl_wb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.bl_ncb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.bl_ncs_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.ak_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_ipq0_reject.iv_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_ipq1_reject.any_reject_ipq0"] = 0x0000,
    ["unc_h_ingress_retry_ipq1_reject.sf_victim"] = 0x0000,
    ["unc_h_ingress_retry_ipq1_reject.sf_way"] = 0x0000,
    ["unc_h_ingress_retry_ipq1_reject.allow_snp"] = 0x0000,
    ["unc_h_ingress_retry_ipq1_reject.pa_match"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.ad_req_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.ad_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.bl_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.bl_wb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.bl_ncb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.bl_ncs_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.ak_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_reject.iv_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.ad_req_vn0"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.ad_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.bl_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.bl_wb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.bl_ncb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.bl_ncs_vn0"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.ak_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_req_q0_retry.iv_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_req_q1_retry.any_reject_irq0"] = 0x0000,
    ["unc_h_ingress_retry_req_q1_retry.sf_victim"] = 0x0000,
    ["unc_h_ingress_retry_req_q1_retry.sf_way"] = 0x0000,
    ["unc_h_ingress_retry_req_q1_retry.allow_snp"] = 0x0000,
    ["unc_h_ingress_retry_req_q1_retry.pa_match"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.ad_req_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.ad_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.bl_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.bl_wb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.bl_ncb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.bl_ncs_vn0"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.ak_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_ismq0_retry.iv_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.ad_req_vn0"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.ad_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.bl_rsp_vn0"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.bl_wb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.bl_ncb_vn0"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.bl_ncs_vn0"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.ak_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_other0_retry.iv_non_upi"] = 0x0000,
    ["unc_h_ingress_retry_other1_retry.any_reject_irq0"] = 0x0000,
    ["unc_h_ingress_retry_other1_retry.sf_victim"] = 0x0000,
    ["unc_h_ingress_retry_other1_retry.sf_way"] = 0x0000,
    ["unc_h_ingress_retry_other1_retry.allow_snp"] = 0x0000,
    ["unc_h_ingress_retry_other1_retry.pa_match"] = 0x0000,
    ["unc_h_sf_lookup.data_read"] = 0x0000,
    ["unc_h_sf_lookup.write"] = 0x0000,
    ["unc_h_sf_lookup.remote_snoop"] = 0x0000,
    ["unc_h_sf_lookup.any"] = 0x0000,
    ["unc_h_cache_lines_victimized.m_state"] = 0x0000,
    ["unc_h_cache_lines_victimized.e_state"] = 0x0000,
    ["unc_h_cache_lines_victimized.s_state"] = 0x0000,
    ["unc_h_cache_lines_victimized.f_state"] = 0x0000,
    ["unc_h_cache_lines_victimized.local"] = 0x0000,
    ["unc_h_cache_lines_victimized.remote"] = 0x0000,
    ["unc_h_tor_inserts.irq"] = 0x0000,
    ["unc_h_tor_inserts.evict"] = 0x0000,
    ["unc_h_tor_inserts.prq"] = 0x0000,
    ["unc_h_tor_inserts.ipq"] = 0x0000,
    ["unc_h_tor_inserts.hit"] = 0x0000,
    ["unc_h_tor_inserts.miss"] = 0x0000,
    ["unc_h_tor_occupancy.irq"] = 0x0000,
    ["unc_h_tor_occupancy.evict"] = 0x0000,
    ["unc_h_tor_occupancy.prq"] = 0x0000,
    ["unc_h_tor_occupancy.ipq"] = 0x0000,
    ["unc_h_tor_occupancy.hit"] = 0x0000,
    ["unc_h_tor_occupancy.miss"] = 0x0000,
    ["unc_h_misc.rspi_was_fse"] = 0x0000,
    ["unc_h_misc.wc_aliasing"] = 0x0000,
    ["unc_h_misc.rfo_hit_s"] = 0x0000,
    ["unc_h_misc.cv0_pref_vic"] = 0x0000,
    ["unc_h_misc.cv0_pref_miss"] = 0x0000,
    ["unc_m2p_ingress_cycles_ne.cbo_idi"] = 0x0000,
    ["unc_m2p_ingress_cycles_ne.cbo_ncb"] = 0x0000,
    ["unc_m2p_ingress_cycles_ne.cbo_ncs"] = 0x0000,
    ["unc_m2p_ingress_cycles_ne.all"] = 0x0000,
    ["unc_m2p_egress_cycles_ne.ad_0"] = 0x0000,
    ["unc_m2p_egress_cycles_ne.ak_0"] = 0x0000,
    ["unc_m2p_egress_cycles_ne.bl_0"] = 0x0000,
    ["unc_m2p_egress_cycles_ne.ad_1"] = 0x0000,
    ["unc_m2p_egress_cycles_ne.ak_1"] = 0x0000,
    ["unc_m2p_egress_cycles_ne.bl_1"] = 0x0000,
    ["unc_m2p_egress_inserts.ad_0"] = 0x0000,
    ["unc_m2p_egress_inserts.ak_0"] = 0x0000,
    ["unc_m2p_egress_inserts.bl_0"] = 0x0000,
    ["unc_m2p_egress_inserts.ak_crd_0"] = 0x0000,
    ["unc_m2p_egress_inserts.ad_1"] = 0x0000,
    ["unc_m2p_egress_inserts.ak_1"] = 0x0000,
    ["unc_m2p_egress_inserts.bl_1"] = 0x0000,
    ["unc_m2p_egress_inserts.ak_crd_1"] = 0x0000,
    ["unc_m2p_egress_cycles_full.ad_0"] = 0x0000,
    ["unc_m2p_egress_cycles_full.ak_0"] = 0x0000,
    ["unc_m2p_egress_cycles_full.bl_0"] = 0x0000,
    ["unc_m2p_egress_cycles_full.ad_1"] = 0x0000,
    ["unc_m2p_egress_cycles_full.ak_1"] = 0x0000,
    ["unc_m2p_egress_cycles_full.bl_1"] = 0x0000,
    ["unc_c_tor_inserts.irq_hit"] = 0x0000,
    ["unc_c_tor_inserts.irq_miss"] = 0x0000,
    ["unc_c_tor_inserts.prq_hit"] = 0x0000,
    ["unc_c_tor_inserts.prq_miss"] = 0x0000,
    ["unc_c_tor_inserts.ipq_hit"] = 0x0000,
    ["unc_c_tor_inserts.ipq_miss"] = 0x0000,
    ["unc_c_tor_inserts.loc_all"] = 0x0000,
    ["unc_h_tor_occupancy.irq_hit"] = 0x0000,
    ["unc_h_tor_occupancy.irq_miss"] = 0x0000,
    ["unc_h_tor_occupancy.prq_hit"] = 0x0000,
    ["unc_h_tor_occupancy.prq_miss"] = 0x0000,
    ["unc_h_tor_occupancy.ipq_hit"] = 0x0000,
    ["unc_h_tor_occupancy.ipq_miss"] = 0x0000,
    ["unc_h_clock"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr0"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr1"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr2"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr3"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr4"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr5"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr6"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired.tgr7"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired_ext.tgr8"] = 0x0000,
    ["unc_h_ag0_ad_crd_acquired_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr0"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr1"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr2"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr3"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr4"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr5"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr6"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy.tgr7"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy_ext.tgr8"] = 0x0000,
    ["unc_h_ag0_ad_crd_occupancy_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr0"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr1"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr2"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr3"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr4"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr5"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr6"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired.tgr7"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired_ext.tgr8"] = 0x0000,
    ["unc_h_ag1_ad_crd_acquired_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr0"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr1"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr2"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr3"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr4"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr5"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr6"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy.tgr7"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy_ext.tgr8"] = 0x0000,
    ["unc_h_ag1_ad_crd_occupancy_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr0"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr1"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr2"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr3"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr4"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr5"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr6"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired.tgr7"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired_ext.tgr8"] = 0x0000,
    ["unc_h_ag0_bl_crd_acquired_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr0"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr1"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr2"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr3"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr4"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr5"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr6"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy.tgr7"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy_ext.tgr8"] = 0x0000,
    ["unc_h_ag0_bl_crd_occupancy_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr0"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr1"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr2"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr3"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr4"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr5"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr6"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired.tgr7"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired_ext.tgr8"] = 0x0000,
    ["unc_h_ag1_bl_crd_acquired_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr0"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr1"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr2"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr3"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr4"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr5"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr6"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy.tgr7"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy_ext.tgr8"] = 0x0000,
    ["unc_h_ag1_bl_crd_occupancy_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr0"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr1"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr2"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr3"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr4"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr5"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr6"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad.tgr7"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad_ext.tgr8"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_ad_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr0"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr1"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr2"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr3"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr4"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr5"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr6"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad.tgr7"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad_ext.tgr8"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_ad_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr0"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr1"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr2"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr3"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr4"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr5"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr6"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl.tgr7"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl_ext.tgr8"] = 0x0000,
    ["unc_h_ag0_stall_no_crd_egress_horz_bl_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr0"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr1"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr2"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr3"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr4"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr5"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr6"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl.tgr7"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl_ext.tgr8"] = 0x0000,
    ["unc_h_ag1_stall_no_crd_egress_horz_bl_ext.any_of_tgr0_thru_tgr7"] = 0x0000,
    ["unc_h_egress_vert_occupancy.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_occupancy.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_occupancy.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_occupancy.iv_ag0"] = 0x0000,
    ["unc_h_egress_vert_occupancy.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_occupancy.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_occupancy.bl_ag1"] = 0x0000,
    ["unc_h_egress_vert_inserts.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_inserts.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_inserts.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_inserts.iv_ag0"] = 0x0000,
    ["unc_h_egress_vert_inserts.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_inserts.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_inserts.bl_ag1"] = 0x0000,
    ["unc_h_egress_vert_cycles_full.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_full.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_full.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_full.iv_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_full.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_cycles_full.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_cycles_full.bl_ag1"] = 0x0000,
    ["unc_h_egress_vert_cycles_ne.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_ne.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_ne.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_ne.iv_ag0"] = 0x0000,
    ["unc_h_egress_vert_cycles_ne.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_cycles_ne.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_cycles_ne.bl_ag1"] = 0x0000,
    ["unc_h_egress_vert_nack.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_nack.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_nack.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_nack.iv_ag0"] = 0x0000,
    ["unc_h_egress_vert_nack.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_nack.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_nack.bl_ag1"] = 0x0000,
    ["unc_h_egress_vert_starved.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_starved.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_starved.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_starved.iv_ag0"] = 0x0000,
    ["unc_h_egress_vert_starved.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_starved.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_starved.bl_ag1"] = 0x0000,
    ["unc_h_egress_vert_ads_used.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_ads_used.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_ads_used.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_ads_used.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_ads_used.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_ads_used.bl_ag1"] = 0x0000,
    ["unc_h_egress_vert_bypass.ad_ag0"] = 0x0000,
    ["unc_h_egress_vert_bypass.ak_ag0"] = 0x0000,
    ["unc_h_egress_vert_bypass.bl_ag0"] = 0x0000,
    ["unc_h_egress_vert_bypass.iv"] = 0x0000,
    ["unc_h_egress_vert_bypass.ad_ag1"] = 0x0000,
    ["unc_h_egress_vert_bypass.ak_ag1"] = 0x0000,
    ["unc_h_egress_vert_bypass.bl_ag1"] = 0x0000,
    ["unc_h_egress_horz_occupancy.ad"] = 0x0000,
    ["unc_h_egress_horz_occupancy.ak"] = 0x0000,
    ["unc_h_egress_horz_occupancy.bl"] = 0x0000,
    ["unc_h_egress_horz_occupancy.iv"] = 0x0000,
    ["unc_h_egress_horz_inserts.ad"] = 0x0000,
    ["unc_h_egress_horz_inserts.ak"] = 0x0000,
    ["unc_h_egress_horz_inserts.bl"] = 0x0000,
    ["unc_h_egress_horz_inserts.iv"] = 0x0000,
    ["unc_h_egress_horz_cycles_full.ad"] = 0x0000,
    ["unc_h_egress_horz_cycles_full.ak"] = 0x0000,
    ["unc_h_egress_horz_cycles_full.bl"] = 0x0000,
    ["unc_h_egress_horz_cycles_full.iv"] = 0x0000,
    ["unc_h_egress_horz_cycles_ne.ad"] = 0x0000,
    ["unc_h_egress_horz_cycles_ne.ak"] = 0x0000,
    ["unc_h_egress_horz_cycles_ne.bl"] = 0x0000,
    ["unc_h_egress_horz_cycles_ne.iv"] = 0x0000,
    ["unc_h_egress_horz_nack.ad"] = 0x0000,
    ["unc_h_egress_horz_nack.ak"] = 0x0000,
    ["unc_h_egress_horz_nack.bl"] = 0x0000,
    ["unc_h_egress_horz_nack.iv"] = 0x0000,
    ["unc_h_egress_horz_starved.ad"] = 0x0000,
    ["unc_h_egress_horz_starved.ak"] = 0x0000,
    ["unc_h_egress_horz_starved.bl"] = 0x0000,
    ["unc_h_egress_horz_starved.iv"] = 0x0000,
    ["unc_h_egress_horz_ads_used.ad"] = 0x0000,
    ["unc_h_egress_horz_ads_used.ak"] = 0x0000,
    ["unc_h_egress_horz_ads_used.bl"] = 0x0000,
    ["unc_h_egress_horz_bypass.ad"] = 0x0000,
    ["unc_h_egress_horz_bypass.ak"] = 0x0000,
    ["unc_h_egress_horz_bypass.bl"] = 0x0000,
    ["unc_h_egress_horz_bypass.iv"] = 0x0000,
    ["unc_h_ring_bounces_vert.ad"] = 0x0000,
    ["unc_h_ring_bounces_vert.ak"] = 0x0000,
    ["unc_h_ring_bounces_vert.bl"] = 0x0000,
    ["unc_h_ring_bounces_vert.iv"] = 0x0000,
    ["unc_h_ring_bounces_horz.ad"] = 0x0000,
    ["unc_h_ring_bounces_horz.ak"] = 0x0000,
    ["unc_h_ring_bounces_horz.bl"] = 0x0000,
    ["unc_h_ring_bounces_horz.iv"] = 0x0000,
    ["unc_h_ring_sink_starved_vert.ad"] = 0x0000,
    ["unc_h_ring_sink_starved_vert.ak"] = 0x0000,
    ["unc_h_ring_sink_starved_vert.bl"] = 0x0000,
    ["unc_h_ring_sink_starved_vert.iv"] = 0x0000,
    ["unc_h_ring_sink_starved_horz.ad"] = 0x0000,
    ["unc_h_ring_sink_starved_horz.ak"] = 0x0000,
    ["unc_h_ring_sink_starved_horz.bl"] = 0x0000,
    ["unc_h_ring_sink_starved_horz.iv"] = 0x0000,
    ["unc_h_ring_src_thrtl"] = 0x0000,
    ["unc_h_fast_asserted.vert"] = 0x0000,
    ["unc_h_fast_asserted.horz"] = 0x0000,
    ["unc_h_vert_ring_ad_in_use.up_even"] = 0x0000,
    ["unc_h_vert_ring_ad_in_use.up_odd"] = 0x0000,
    ["unc_h_vert_ring_ad_in_use.dn_even"] = 0x0000,
    ["unc_h_vert_ring_ad_in_use.dn_odd"] = 0x0000,
    ["unc_h_horz_ring_ad_in_use.left_even"] = 0x0000,
    ["unc_h_horz_ring_ad_in_use.left_odd"] = 0x0000,
    ["unc_h_horz_ring_ad_in_use.right_even"] = 0x0000,
    ["unc_h_horz_ring_ad_in_use.right_odd"] = 0x0000,
    ["unc_h_vert_ring_ak_in_use.up_even"] = 0x0000,
    ["unc_h_vert_ring_ak_in_use.up_odd"] = 0x0000,
    ["unc_h_vert_ring_ak_in_use.dn_even"] = 0x0000,
    ["unc_h_vert_ring_ak_in_use.dn_odd"] = 0x0000,
    ["unc_h_horz_ring_ak_in_use.left_even"] = 0x0000,
    ["unc_h_horz_ring_ak_in_use.left_odd"] = 0x0000,
    ["unc_h_horz_ring_ak_in_use.right_even"] = 0x0000,
    ["unc_h_horz_ring_ak_in_use.right_odd"] = 0x0000,
    ["unc_h_vert_ring_bl_in_use.up_even"] = 0x0000,
    ["unc_h_vert_ring_bl_in_use.up_odd"] = 0x0000,
    ["unc_h_vert_ring_bl_in_use.dn_even"] = 0x0000,
    ["unc_h_vert_ring_bl_in_use.dn_odd"] = 0x0000,
    ["unc_h_horz_ring_bl_in_use.left_even"] = 0x0000,
    ["unc_h_horz_ring_bl_in_use.left_odd"] = 0x0000,
    ["unc_h_horz_ring_bl_in_use.right_even"] = 0x0000,
    ["unc_h_horz_ring_bl_in_use.right_odd"] = 0x0000,
    ["unc_h_vert_ring_iv_in_use.up"] = 0x0000,
    ["unc_h_vert_ring_iv_in_use.dn"] = 0x0000,
    ["unc_h_horz_ring_iv_in_use.left"] = 0x0000,
    ["unc_h_horz_ring_iv_in_use.right"] = 0x0000,
    ["unc_h_egress_ordering.iv_snp_go_up"] = 0x0000,
    ["unc_h_egress_ordering.iv_snp_go_dn"] = 0x0000,
    ["unc_h_tg_ingress_occupancy.ad_bnc"] = 0x0000,
    ["unc_h_tg_ingress_occupancy.ak_bnc"] = 0x0000,
    ["unc_h_tg_ingress_occupancy.bl_bnc"] = 0x0000,
    ["unc_h_tg_ingress_occupancy.iv_bnc"] = 0x0000,
    ["unc_h_tg_ingress_occupancy.ad_crd"] = 0x0000,
    ["unc_h_tg_ingress_occupancy.bl_crd"] = 0x0000,
    ["unc_h_tg_ingress_inserts.ad_bnc"] = 0x0000,
    ["unc_h_tg_ingress_inserts.ak_bnc"] = 0x0000,
    ["unc_h_tg_ingress_inserts.bl_bnc"] = 0x0000,
    ["unc_h_tg_ingress_inserts.iv_bnc"] = 0x0000,
    ["unc_h_tg_ingress_inserts.ad_crd"] = 0x0000,
    ["unc_h_tg_ingress_inserts.bl_crd"] = 0x0000,
    ["unc_h_tg_ingress_bypass.ad_bnc"] = 0x0000,
    ["unc_h_tg_ingress_bypass.ak_bnc"] = 0x0000,
    ["unc_h_tg_ingress_bypass.bl_bnc"] = 0x0000,
    ["unc_h_tg_ingress_bypass.iv_bnc"] = 0x0000,
    ["unc_h_tg_ingress_bypass.ad_crd"] = 0x0000,
    ["unc_h_tg_ingress_bypass.bl_crd"] = 0x0000,
    ["unc_h_tg_ingress_crd_starved.ad_bnc"] = 0x0000,
    ["unc_h_tg_ingress_crd_starved.ak_bnc"] = 0x0000,
    ["unc_h_tg_ingress_crd_starved.bl_bnc"] = 0x0000,
    ["unc_h_tg_ingress_crd_starved.iv_bnc"] = 0x0000,
    ["unc_h_tg_ingress_crd_starved.ad_crd"] = 0x0000,
    ["unc_h_tg_ingress_crd_starved.bl_crd"] = 0x0000,
    ["unc_h_tg_ingress_crd_starved.ifv"] = 0x0000,
    ["unc_h_tg_ingress_busy_starved.ad_bnc"] = 0x0000,
    ["unc_h_tg_ingress_busy_starved.bl_bnc"] = 0x0000,
    ["unc_h_tg_ingress_busy_starved.ad_crd"] = 0x0000,
    ["unc_h_tg_ingress_busy_starved.bl_crd"] = 0x0000,
   },
  },
  {"GenuineIntel-6-85", "V9", "core",
   {
    -- source: KNM/KnightsLanding_core_V9.tsv
   },
  },
  {"GenuineIntel-6-85", "V9", "offcore",
   {
    -- source: KNM/KnightsLanding_matrix_V9.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-85", "V9", "uncore",
   {
    -- source: KNM/KnightsLanding_uncore_V9.tsv
   },
  },
  {"GenuineIntel-6-55", "V1.10", "core",
   {
    -- source: SKX/skylakex_core_v1.10.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.thread"] = 0x0000,
    ["cpu_clk_unhalted.thread_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.no_sr"] = 0x0000,
    ["ld_blocks_partial.address_alias"] = 0x0000,
    ["dtlb_load_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_load_misses.walk_completed"] = 0x0000,
    ["dtlb_load_misses.walk_pending"] = 0x0000,
    ["dtlb_load_misses.walk_active"] = 0x0000,
    ["dtlb_load_misses.stlb_hit"] = 0x0000,
    ["int_misc.recovery_cycles"] = 0x0000,
    ["int_misc.recovery_cycles_any"] = 0x0000,
    ["int_misc.clear_resteer_cycles"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["uops_issued.stall_cycles"] = 0x0000,
    ["uops_issued.vector_width_mismatch"] = 0x0000,
    ["uops_issued.slow_lea"] = 0x0000,
    ["arith.divider_active"] = 0x0000,
    ["l2_rqsts.demand_data_rd_miss"] = 0x0000,
    ["l2_rqsts.rfo_miss"] = 0x0000,
    ["l2_rqsts.code_rd_miss"] = 0x0000,
    ["l2_rqsts.all_demand_miss"] = 0x0000,
    ["l2_rqsts.pf_miss"] = 0x0000,
    ["l2_rqsts.miss"] = 0x0000,
    ["l2_rqsts.demand_data_rd_hit"] = 0x0000,
    ["l2_rqsts.rfo_hit"] = 0x0000,
    ["l2_rqsts.code_rd_hit"] = 0x0000,
    ["l2_rqsts.pf_hit"] = 0x0000,
    ["l2_rqsts.all_demand_data_rd"] = 0x0000,
    ["l2_rqsts.all_rfo"] = 0x0000,
    ["l2_rqsts.all_code_rd"] = 0x0000,
    ["l2_rqsts.all_demand_references"] = 0x0000,
    ["l2_rqsts.all_pf"] = 0x0000,
    ["l2_rqsts.references"] = 0x0000,
    ["core_power.lvl0_turbo_license"] = 0x0000,
    ["core_power.lvl1_turbo_license"] = 0x0000,
    ["core_power.lvl2_turbo_license"] = 0x0000,
    ["core_power.throttle"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["sw_prefetch_access.nta"] = 0x0000,
    ["sw_prefetch_access.t0"] = 0x0000,
    ["sw_prefetch_access.t1_t2"] = 0x0000,
    ["sw_prefetch_access.prefetchw"] = 0x0000,
    ["cpu_clk_unhalted.thread_p"] = 0x0000,
    ["cpu_clk_unhalted.thread_p_any"] = 0x0000,
    ["cpu_clk_unhalted.ring0_trans"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_thread_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk"] = 0x0000,
    ["cpu_clk_unhalted.ref_xclk_any"] = 0x0000,
    ["cpu_clk_thread_unhalted.one_thread_active"] = 0x0000,
    ["cpu_clk_unhalted.one_thread_active"] = 0x0000,
    ["l1d_pend_miss.pending"] = 0x0000,
    ["l1d_pend_miss.pending_cycles"] = 0x0000,
    ["l1d_pend_miss.pending_cycles_any"] = 0x0000,
    ["l1d_pend_miss.fb_full"] = 0x0000,
    ["dtlb_store_misses.miss_causes_a_walk"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1g"] = 0x0000,
    ["dtlb_store_misses.walk_completed"] = 0x0000,
    ["dtlb_store_misses.walk_pending"] = 0x0000,
    ["dtlb_store_misses.walk_active"] = 0x0000,
    ["dtlb_store_misses.stlb_hit"] = 0x0000,
    ["load_hit_pre.sw_pf"] = 0x0000,
    ["ept.walk_pending"] = 0x0000,
    ["l1d.replacement"] = 0x0000,
    ["tx_mem.abort_conflict"] = 0x0000,
    ["tx_mem.abort_capacity"] = 0x0000,
    ["tx_mem.abort_hle_store_to_elided_lock"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_not_empty"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_mismatch"] = 0x0000,
    ["tx_mem.abort_hle_elision_buffer_unsupported_alignment"] = 0x0000,
    ["tx_mem.hle_elision_buffer_full"] = 0x0000,
    ["partial_rat_stalls.scoreboard"] = 0x0000,
    ["tx_exec.misc1"] = 0x0000,
    ["tx_exec.misc2"] = 0x0000,
    ["tx_exec.misc3"] = 0x0000,
    ["tx_exec.misc4"] = 0x0000,
    ["tx_exec.misc5"] = 0x0000,
    ["rs_events.empty_cycles"] = 0x0000,
    ["rs_events.empty_end"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_data_rd_ge_6"] = 0x0000,
    ["offcore_requests_outstanding.demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_code_rd"] = 0x0000,
    ["offcore_requests_outstanding.demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_demand_rfo"] = 0x0000,
    ["offcore_requests_outstanding.all_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6"] = 0x0000,
    ["idq.mite_uops"] = 0x0000,
    ["idq.mite_cycles"] = 0x0000,
    ["idq.dsb_uops"] = 0x0000,
    ["idq.dsb_cycles"] = 0x0000,
    ["idq.ms_dsb_cycles"] = 0x0000,
    ["idq.all_dsb_cycles_4_uops"] = 0x0000,
    ["idq.all_dsb_cycles_any_uops"] = 0x0000,
    ["idq.ms_mite_uops"] = 0x0000,
    ["idq.all_mite_cycles_4_uops"] = 0x0000,
    ["idq.all_mite_cycles_any_uops"] = 0x0000,
    ["idq.ms_cycles"] = 0x0000,
    ["idq.ms_switches"] = 0x0000,
    ["idq.ms_uops"] = 0x0000,
    ["icache_16b.ifdata_stall"] = 0x0000,
    ["icache_64b.iftag_hit"] = 0x0000,
    ["icache_64b.iftag_miss"] = 0x0000,
    ["icache_64b.iftag_stall"] = 0x0000,
    ["itlb_misses.miss_causes_a_walk"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1g"] = 0x0000,
    ["itlb_misses.walk_completed"] = 0x0000,
    ["itlb_misses.walk_pending"] = 0x0000,
    ["itlb_misses.walk_active"] = 0x0000,
    ["itlb_misses.stlb_hit"] = 0x0000,
    ["ild_stall.lcp"] = 0x0000,
    ["idq_uops_not_delivered.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_0_uops_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_1_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_2_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_le_3_uop_deliv.core"] = 0x0000,
    ["idq_uops_not_delivered.cycles_fe_was_ok"] = 0x0000,
    ["uops_dispatched_port.port_0"] = 0x0000,
    ["uops_dispatched_port.port_1"] = 0x0000,
    ["uops_dispatched_port.port_2"] = 0x0000,
    ["uops_dispatched_port.port_3"] = 0x0000,
    ["uops_dispatched_port.port_4"] = 0x0000,
    ["uops_dispatched_port.port_5"] = 0x0000,
    ["uops_dispatched_port.port_6"] = 0x0000,
    ["uops_dispatched_port.port_7"] = 0x0000,
    ["resource_stalls.any"] = 0x0000,
    ["resource_stalls.sb"] = 0x0000,
    ["cycle_activity.cycles_l2_miss"] = 0x0000,
    ["cycle_activity.cycles_l3_miss"] = 0x0000,
    ["cycle_activity.stalls_total"] = 0x0000,
    ["cycle_activity.stalls_l2_miss"] = 0x0000,
    ["cycle_activity.stalls_l3_miss"] = 0x0000,
    ["cycle_activity.cycles_l1d_miss"] = 0x0000,
    ["cycle_activity.stalls_l1d_miss"] = 0x0000,
    ["cycle_activity.cycles_mem_any"] = 0x0000,
    ["cycle_activity.stalls_mem_any"] = 0x0000,
    ["exe_activity.exe_bound_0_ports"] = 0x0000,
    ["exe_activity.1_ports_util"] = 0x0000,
    ["exe_activity.2_ports_util"] = 0x0000,
    ["exe_activity.3_ports_util"] = 0x0000,
    ["exe_activity.4_ports_util"] = 0x0000,
    ["exe_activity.bound_on_stores"] = 0x0000,
    ["lsd.uops"] = 0x0000,
    ["lsd.cycles_active"] = 0x0000,
    ["lsd.cycles_4_uops"] = 0x0000,
    ["dsb2mite_switches.penalty_cycles"] = 0x0000,
    ["itlb.itlb_flush"] = 0x0000,
    ["offcore_requests.demand_data_rd"] = 0x0000,
    ["offcore_requests.demand_code_rd"] = 0x0000,
    ["offcore_requests.demand_rfo"] = 0x0000,
    ["offcore_requests.all_data_rd"] = 0x0000,
    ["offcore_requests.l3_miss_demand_data_rd"] = 0x0000,
    ["offcore_requests.all_requests"] = 0x0000,
    ["uops_executed.thread"] = 0x0000,
    ["uops_executed.stall_cycles"] = 0x0000,
    ["uops_executed.cycles_ge_1_uop_exec"] = 0x0000,
    ["uops_executed.cycles_ge_2_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_3_uops_exec"] = 0x0000,
    ["uops_executed.cycles_ge_4_uops_exec"] = 0x0000,
    ["uops_executed.core"] = 0x0000,
    ["uops_executed.core_cycles_ge_1"] = 0x0000,
    ["uops_executed.core_cycles_ge_2"] = 0x0000,
    ["uops_executed.core_cycles_ge_3"] = 0x0000,
    ["uops_executed.core_cycles_ge_4"] = 0x0000,
    ["uops_executed.core_cycles_none"] = 0x0000,
    ["uops_executed.x87"] = 0x0000,
    ["offcore_requests_buffer.sq_full"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["tlb_flush.dtlb_thread"] = 0x0000,
    ["tlb_flush.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["inst_retired.total_cycles_ps"] = 0x0000,
    ["other_assists.any"] = 0x0000,
    ["uops_retired.retire_slots"] = 0x0000,
    ["uops_retired.stall_cycles"] = 0x0000,
    ["uops_retired.total_cycles"] = 0x0000,
    ["machine_clears.count"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.conditional"] = 0x0000,
    ["br_inst_retired.near_call"] = 0x0000,
    ["br_inst_retired.all_branches_pebs"] = 0x0000,
    ["br_inst_retired.near_return"] = 0x0000,
    ["br_inst_retired.not_taken"] = 0x0000,
    ["br_inst_retired.near_taken"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.conditional"] = 0x0000,
    ["br_misp_retired.near_call"] = 0x0000,
    ["br_misp_retired.all_branches_pebs"] = 0x0000,
    ["br_misp_retired.near_taken"] = 0x0000,
    ["frontend_retired.dsb_miss"] = 0x0000,
    ["frontend_retired.l1i_miss"] = 0x0000,
    ["frontend_retired.l2_miss"] = 0x0000,
    ["frontend_retired.itlb_miss"] = 0x0000,
    ["frontend_retired.stlb_miss"] = 0x0000,
    ["frontend_retired.latency_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_2"] = 0x0000,
    ["frontend_retired.latency_ge_4"] = 0x0000,
    ["frontend_retired.latency_ge_8"] = 0x0000,
    ["frontend_retired.latency_ge_16"] = 0x0000,
    ["frontend_retired.latency_ge_32"] = 0x0000,
    ["frontend_retired.latency_ge_64"] = 0x0000,
    ["frontend_retired.latency_ge_128"] = 0x0000,
    ["frontend_retired.latency_ge_256"] = 0x0000,
    ["frontend_retired.latency_ge_512"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_1"] = 0x0000,
    ["frontend_retired.latency_ge_2_bubbles_ge_3"] = 0x0000,
    ["fp_arith_inst_retired.scalar_double"] = 0x0000,
    ["fp_arith_inst_retired.scalar_single"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.128b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.256b_packed_single"] = 0x0000,
    ["fp_arith_inst_retired.512b_packed_double"] = 0x0000,
    ["fp_arith_inst_retired.512b_packed_single"] = 0x0000,
    ["hle_retired.start"] = 0x0000,
    ["hle_retired.commit"] = 0x0000,
    ["hle_retired.aborted"] = 0x0000,
    ["hle_retired.aborted_mem"] = 0x0000,
    ["hle_retired.aborted_timer"] = 0x0000,
    ["hle_retired.aborted_unfriendly"] = 0x0000,
    ["hle_retired.aborted_memtype"] = 0x0000,
    ["hle_retired.aborted_events"] = 0x0000,
    ["rtm_retired.start"] = 0x0000,
    ["rtm_retired.commit"] = 0x0000,
    ["rtm_retired.aborted"] = 0x0000,
    ["rtm_retired.aborted_mem"] = 0x0000,
    ["rtm_retired.aborted_timer"] = 0x0000,
    ["rtm_retired.aborted_unfriendly"] = 0x0000,
    ["rtm_retired.aborted_memtype"] = 0x0000,
    ["rtm_retired.aborted_events"] = 0x0000,
    ["fp_assist.any"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["rob_misc_events.lbr_inserts"] = 0x0000,
    ["rob_misc_events.pause_inst"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_4"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_8"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_16"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_32"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_64"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_128"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_256"] = 0x0000,
    ["mem_trans_retired.load_latency_gt_512"] = 0x0000,
    ["mem_inst_retired.stlb_miss_loads"] = 0x0000,
    ["mem_inst_retired.stlb_miss_stores"] = 0x0000,
    ["mem_inst_retired.lock_loads"] = 0x0000,
    ["mem_inst_retired.split_loads"] = 0x0000,
    ["mem_inst_retired.split_stores"] = 0x0000,
    ["mem_inst_retired.all_loads"] = 0x0000,
    ["mem_inst_retired.all_stores"] = 0x0000,
    ["mem_load_retired.l1_hit"] = 0x0000,
    ["mem_load_retired.l2_hit"] = 0x0000,
    ["mem_load_retired.l3_hit"] = 0x0000,
    ["mem_load_retired.l1_miss"] = 0x0000,
    ["mem_load_retired.l2_miss"] = 0x0000,
    ["mem_load_retired.l3_miss"] = 0x0000,
    ["mem_load_retired.fb_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_miss"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hit"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_hitm"] = 0x0000,
    ["mem_load_l3_hit_retired.xsnp_none"] = 0x0000,
    ["mem_load_l3_miss_retired.local_dram"] = 0x0000,
    ["mem_load_l3_miss_retired.remote_dram"] = 0x0000,
    ["mem_load_l3_miss_retired.remote_hitm"] = 0x0000,
    ["mem_load_l3_miss_retired.remote_fwd"] = 0x0000,
    ["mem_load_misc_retired.uc"] = 0x0000,
    ["baclears.any"] = 0x0000,
    ["core_snoop_response.rsp_ihiti"] = 0x0000,
    ["core_snoop_response.rsp_ihitfse"] = 0x0000,
    ["core_snoop_response.rsp_shitfse"] = 0x0000,
    ["core_snoop_response.rsp_sfwdm"] = 0x0000,
    ["core_snoop_response.rsp_ifwdm"] = 0x0000,
    ["core_snoop_response.rsp_ifwdfe"] = 0x0000,
    ["core_snoop_response.rsp_sfwdfe"] = 0x0000,
    ["l2_trans.l2_wb"] = 0x0000,
    ["l2_lines_in.all"] = 0x0000,
    ["l2_lines_out.silent"] = 0x0000,
    ["l2_lines_out.non_silent"] = 0x0000,
    ["l2_lines_out.useless_pref"] = 0x0000,
    ["l2_lines_out.useless_hwpf"] = 0x0000,
    ["sq_misc.split_lock"] = 0x0000,
    ["idi_misc.wb_upgrade"] = 0x0000,
    ["idi_misc.wb_downgrade"] = 0x0000,
   },
  },
  {"GenuineIntel-6-55", "V1.10", "offcore",
   {
    -- source: SKX/skylakex_matrix_v1.10.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"GenuineIntel-6-55", "V1.10", "fp_arith_inst",
   {
    -- source: SKX/skylakex_fp_arith_inst_v1.10.tsv
   },
  },
  {"GenuineIntel-6-55", "V1.10", "uncore",
   {
    -- source: SKX/skylakex_uncore_v1.10.tsv
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x1"] = 0x0000,
    ["0x2"] = 0x0000,
    ["0x4"] = 0x0000,
    ["0x8"] = 0x0000,
    ["0x1"] = 0x0000,
    ["0x2"] = 0x0000,
    ["0x4"] = 0x0000,
    ["0x8"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x01"] = 0x0000,
    ["0x02"] = 0x0000,
    ["0x04"] = 0x0000,
    ["0x08"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
    ["0x00"] = 0x0000,
   },
  },
  {"GenuineIntel-6-55", "V1.10", "uncore experimental",
   {
    -- source: SKX/skylakex_uncore_v1.10_experimental.tsv
   },
  },
  {"GenuineIntel-6-7A", "V1.01", "core",
   {
    -- source: GLP/goldmontplus_core_v1.01.tsv
    ["inst_retired.any"] = 0x0000,
    ["cpu_clk_unhalted.core"] = 0x0000,
    ["cpu_clk_unhalted.ref_tsc"] = 0x0000,
    ["ld_blocks.data_unknown"] = 0x0000,
    ["ld_blocks.store_forward"] = 0x0000,
    ["ld_blocks.4k_alias"] = 0x0000,
    ["ld_blocks.utlb_miss"] = 0x0000,
    ["ld_blocks.all_block"] = 0x0000,
    ["dtlb_load_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_load_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_load_misses.walk_completed_1gb"] = 0x0000,
    ["dtlb_load_misses.walk_pending"] = 0x0000,
    ["uops_issued.any"] = 0x0000,
    ["misalign_mem_ref.load_page_split"] = 0x0000,
    ["misalign_mem_ref.store_page_split"] = 0x0000,
    ["longest_lat_cache.miss"] = 0x0000,
    ["longest_lat_cache.reference"] = 0x0000,
    ["l2_reject_xq.all"] = 0x0000,
    ["core_reject_l2q.all"] = 0x0000,
    ["cpu_clk_unhalted.core_p"] = 0x0000,
    ["cpu_clk_unhalted.ref"] = 0x0000,
    ["dtlb_store_misses.walk_completed_4k"] = 0x0000,
    ["dtlb_store_misses.walk_completed_2m_4m"] = 0x0000,
    ["dtlb_store_misses.walk_completed_1gb"] = 0x0000,
    ["dtlb_store_misses.walk_pending"] = 0x0000,
    ["ept.walk_pending"] = 0x0000,
    ["dl1.replacement"] = 0x0000,
    ["icache.hit"] = 0x0000,
    ["icache.misses"] = 0x0000,
    ["icache.accesses"] = 0x0000,
    ["itlb.miss"] = 0x0000,
    ["itlb_misses.walk_completed_4k"] = 0x0000,
    ["itlb_misses.walk_completed_2m_4m"] = 0x0000,
    ["itlb_misses.walk_completed_1gb"] = 0x0000,
    ["itlb_misses.walk_pending"] = 0x0000,
    ["fetch_stall.all"] = 0x0000,
    ["fetch_stall.itlb_fill_pending_cycles"] = 0x0000,
    ["fetch_stall.icache_fill_pending_cycles"] = 0x0000,
    ["uops_not_delivered.any"] = 0x0000,
    ["offcore_response"] = 0x0000,
    ["tlb_flushes.stlb_any"] = 0x0000,
    ["inst_retired.any_p"] = 0x0000,
    ["inst_retired.prec_dist"] = 0x0000,
    ["uops_retired.any"] = 0x0000,
    ["uops_retired.ms"] = 0x0000,
    ["uops_retired.fpdiv"] = 0x0000,
    ["uops_retired.idiv"] = 0x0000,
    ["machine_clears.all"] = 0x0000,
    ["machine_clears.smc"] = 0x0000,
    ["machine_clears.memory_ordering"] = 0x0000,
    ["machine_clears.fp_assist"] = 0x0000,
    ["machine_clears.disambiguation"] = 0x0000,
    ["machine_clears.page_fault"] = 0x0000,
    ["br_inst_retired.all_branches"] = 0x0000,
    ["br_inst_retired.jcc"] = 0x0000,
    ["br_inst_retired.all_taken_branches"] = 0x0000,
    ["br_inst_retired.far_branch"] = 0x0000,
    ["br_inst_retired.non_return_ind"] = 0x0000,
    ["br_inst_retired.return"] = 0x0000,
    ["br_inst_retired.call"] = 0x0000,
    ["br_inst_retired.ind_call"] = 0x0000,
    ["br_inst_retired.rel_call"] = 0x0000,
    ["br_inst_retired.taken_jcc"] = 0x0000,
    ["br_misp_retired.all_branches"] = 0x0000,
    ["br_misp_retired.jcc"] = 0x0000,
    ["br_misp_retired.non_return_ind"] = 0x0000,
    ["br_misp_retired.return"] = 0x0000,
    ["br_misp_retired.ind_call"] = 0x0000,
    ["br_misp_retired.taken_jcc"] = 0x0000,
    ["issue_slots_not_consumed.any"] = 0x0000,
    ["issue_slots_not_consumed.resource_full"] = 0x0000,
    ["issue_slots_not_consumed.recovery"] = 0x0000,
    ["hw_interrupts.received"] = 0x0000,
    ["hw_interrupts.masked"] = 0x0000,
    ["hw_interrupts.pending_and_masked"] = 0x0000,
    ["cycles_div_busy.all"] = 0x0000,
    ["cycles_div_busy.idiv"] = 0x0000,
    ["cycles_div_busy.fpdiv"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_loads"] = 0x0000,
    ["mem_uops_retired.dtlb_miss_stores"] = 0x0000,
    ["mem_uops_retired.dtlb_miss"] = 0x0000,
    ["mem_uops_retired.lock_loads"] = 0x0000,
    ["mem_uops_retired.split_loads"] = 0x0000,
    ["mem_uops_retired.split_stores"] = 0x0000,
    ["mem_uops_retired.split"] = 0x0000,
    ["mem_uops_retired.all_loads"] = 0x0000,
    ["mem_uops_retired.all_stores"] = 0x0000,
    ["mem_uops_retired.all"] = 0x0000,
    ["mem_load_uops_retired.l1_hit"] = 0x0000,
    ["mem_load_uops_retired.l2_hit"] = 0x0000,
    ["mem_load_uops_retired.l1_miss"] = 0x0000,
    ["mem_load_uops_retired.l2_miss"] = 0x0000,
    ["mem_load_uops_retired.hitm"] = 0x0000,
    ["mem_load_uops_retired.wcb_hit"] = 0x0000,
    ["mem_load_uops_retired.dram_hit"] = 0x0000,
    ["baclears.all"] = 0x0000,
    ["baclears.return"] = 0x0000,
    ["baclears.cond"] = 0x0000,
    ["ms_decoded.ms_entry"] = 0x0000,
    ["decode_restriction.predecode_wrong"] = 0x0000,
   },
  },
  {"GenuineIntel-6-7A", "V1.01", "fp_arith_inst",
   {
    -- source: GLP/goldmontplus_fp_arith_inst_v1.01.tsv
   },
  },
  {"GenuineIntel-6-7A", "V1.01", "offcore",
   {
    -- source: GLP/goldmontplus_matrix_v1.01.tsv
    -- [skipping offcore events. How are they encoded?]
   },
  },
  {"AuthenticAMD-F", nil, "core",
   {
      ["LsNotHaltedCyc"] = 0x0076,
      ["cycles"] = 0x0076,
      ["l1d_all_ref.any"] = 0x077D,
      ["IcFw32Miss"] = 0x0081,
      ["BpL1TlbMissL2Hit"] = 0x0084,
      ["BpL1TlbMissL2Miss"] = 0x0085,
      ["IcFetchStall"] = 0x0287,
      ["IcFetchStall.IcStallAny"] = 0x0287,
      ["ExRetInstr"] = 0x00C0,
      ["instructions"] = 0x00C0,
      ["ExRetCops"] = 0x00C1,
      ["uops_retired.all"] = 0x00C1,
      ["ExRetBrn"] = 0x00C2,
      ["ExRetBrnMisp"] = 0x00C3,
      ["br_misp_retired.all_branches"] = 0x00C3,
      ["ExRetBrnTknMisp"] = 0x00C5,
      ["ExRetMmxFpInstr"] = 0x07CB,
      ["ExRetMmxFpInstr.SseInstr"] = 0x04CB,
      ["ExRetMmxFpInstr.MmxInstr"] = 0x02CB,
      ["ExRetMmxFpInstr.X87Instr"] = 0x01CB,
      ["ExRetCond"] = 0x00D1,
      ["br_inst_retired.conditional"] = 0x00D1
   }
  },
 }
