/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              sram_512w_32b_120mhz_wwm
 *       Words:                      512
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   On
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Sat Dec 10 13:29:53 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_ff_1p10v_1p10v_0c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Sat Dec 10 13:29:53 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 0.000;
  nom_voltage         : 1.100;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.1);
  voltage_map (VDDPE, 1.1);
  voltage_map (VSSE, 0);
  operating_conditions(ff_1p10v_1p10v_0c) {
    process      : 1;
    temperature  : 0.000;
    voltage      : 1.100;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ff_1p10v_1p10v_0c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (sram_512w_32b_120mhz_wwm_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9;
    bit_from : 8;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(sram_512w_32b_120mhz_wwm) {
    area : 35811.319500;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 9;
      word_width : 32;
    }
    pin(CENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.064749, 0.071087, 0.080141, 0.098248, 0.124504, 0.186975, 0.286567", \
             "0.064976, 0.071314, 0.080367, 0.098475, 0.124731, 0.187202, 0.286794", \
             "0.065229, 0.071567, 0.080621, 0.098728, 0.124984, 0.187455, 0.287047", \
             "0.065744, 0.072081, 0.081135, 0.099243, 0.125499, 0.187970, 0.287562", \
             "0.067262, 0.073600, 0.082653, 0.100761, 0.127017, 0.189488, 0.289080", \
             "0.069792, 0.076130, 0.085184, 0.103291, 0.129547, 0.192019, 0.291610", \
             "0.073116, 0.079454, 0.088508, 0.106616, 0.132872, 0.195343, 0.294935" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020700, 0.032586, 0.050373, 0.086544, 0.139742, 0.266795, 0.470284", \
             "0.020674, 0.032674, 0.050330, 0.086568, 0.139551, 0.266860, 0.470173", \
             "0.020691, 0.032622, 0.050331, 0.086674, 0.139706, 0.266880, 0.470207", \
             "0.020752, 0.032740, 0.050373, 0.086591, 0.139954, 0.267221, 0.470240", \
             "0.020938, 0.032918, 0.050495, 0.086710, 0.139842, 0.266799, 0.469903", \
             "0.021329, 0.033217, 0.050782, 0.086741, 0.139718, 0.267274, 0.470511", \
             "0.021893, 0.033601, 0.051090, 0.086940, 0.140035, 0.266700, 0.470813" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.069383, 0.073433, 0.079219, 0.090790, 0.107569, 0.147490, 0.211133", \
             "0.071057, 0.075107, 0.080893, 0.092464, 0.109243, 0.149164, 0.212807", \
             "0.072924, 0.076974, 0.082760, 0.094331, 0.111110, 0.151031, 0.214674", \
             "0.076723, 0.080773, 0.086559, 0.098130, 0.114909, 0.154830, 0.218473", \
             "0.087927, 0.091977, 0.097763, 0.109334, 0.126113, 0.166034, 0.229677", \
             "0.106600, 0.110650, 0.116436, 0.128007, 0.144786, 0.184707, 0.248350", \
             "0.131133, 0.135183, 0.140969, 0.152540, 0.169319, 0.209240, 0.272883" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017722, 0.025349, 0.036332, 0.059000, 0.092443, 0.173734, 0.304332", \
             "0.017655, 0.025359, 0.036288, 0.058836, 0.092371, 0.173830, 0.304344", \
             "0.017638, 0.025478, 0.036361, 0.058812, 0.092563, 0.174038, 0.304958", \
             "0.017870, 0.025396, 0.036321, 0.059035, 0.092358, 0.174012, 0.305181", \
             "0.017864, 0.025510, 0.036521, 0.058920, 0.092548, 0.174466, 0.305401", \
             "0.018129, 0.025693, 0.036651, 0.059127, 0.092482, 0.173970, 0.305587", \
             "0.018679, 0.026156, 0.036867, 0.059203, 0.092597, 0.174154, 0.305127" \
           );
         }
      }
      timing() {
        related_pin : "TCEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.064049, 0.070387, 0.079441, 0.097548, 0.123804, 0.186275, 0.285867", \
             "0.064276, 0.070614, 0.079667, 0.097775, 0.124031, 0.186502, 0.286094", \
             "0.064529, 0.070867, 0.079921, 0.098028, 0.124284, 0.186755, 0.286347", \
             "0.065044, 0.071381, 0.080435, 0.098543, 0.124799, 0.187270, 0.286862", \
             "0.066562, 0.072900, 0.081953, 0.100061, 0.126317, 0.188788, 0.288380", \
             "0.069092, 0.075430, 0.084484, 0.102591, 0.128847, 0.191319, 0.290910", \
             "0.072416, 0.078754, 0.087808, 0.105916, 0.132172, 0.194643, 0.294235" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020724, 0.032689, 0.050339, 0.086663, 0.139920, 0.266916, 0.470273", \
             "0.020822, 0.032658, 0.050414, 0.086677, 0.139688, 0.266439, 0.470439", \
             "0.020745, 0.032685, 0.050299, 0.086538, 0.139721, 0.266482, 0.470578", \
             "0.020760, 0.032743, 0.050354, 0.086578, 0.139672, 0.266439, 0.470347", \
             "0.020800, 0.032706, 0.050424, 0.086600, 0.139904, 0.266407, 0.470687", \
             "0.020840, 0.032709, 0.050332, 0.086563, 0.139681, 0.267171, 0.470448", \
             "0.020897, 0.032729, 0.050451, 0.086652, 0.139504, 0.266428, 0.470702" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.070693, 0.074743, 0.080529, 0.092100, 0.108879, 0.148800, 0.212443", \
             "0.072367, 0.076417, 0.082203, 0.093774, 0.110553, 0.150474, 0.214117", \
             "0.074234, 0.078284, 0.084070, 0.095641, 0.112420, 0.152341, 0.215984", \
             "0.078033, 0.082083, 0.087869, 0.099440, 0.116219, 0.156140, 0.219783", \
             "0.089237, 0.093287, 0.099073, 0.110644, 0.127423, 0.167344, 0.230987", \
             "0.107910, 0.111960, 0.117746, 0.129317, 0.146096, 0.186017, 0.249660", \
             "0.132443, 0.136493, 0.142279, 0.153850, 0.170629, 0.210550, 0.274193" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017709, 0.025352, 0.036340, 0.058787, 0.092356, 0.174073, 0.305229", \
             "0.017706, 0.025407, 0.036319, 0.058821, 0.092298, 0.173824, 0.305422", \
             "0.017690, 0.025316, 0.036473, 0.058933, 0.092540, 0.173821, 0.304297", \
             "0.017813, 0.025443, 0.036404, 0.058893, 0.092469, 0.174080, 0.305155", \
             "0.017935, 0.025555, 0.036437, 0.058942, 0.092547, 0.173759, 0.304746", \
             "0.018327, 0.025826, 0.036663, 0.059092, 0.092493, 0.174350, 0.305345", \
             "0.018786, 0.026376, 0.037014, 0.059309, 0.092716, 0.174275, 0.305119" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.093622, 0.099960, 0.109014, 0.127121, 0.153377, 0.215849, 0.315440", \
             "0.092477, 0.098815, 0.107869, 0.125976, 0.152232, 0.214704, 0.314295", \
             "0.091200, 0.097538, 0.106592, 0.124699, 0.150955, 0.213427, 0.313018", \
             "0.088602, 0.094940, 0.103994, 0.122101, 0.148357, 0.210829, 0.310420", \
             "0.080940, 0.087278, 0.096332, 0.114439, 0.140695, 0.203166, 0.302758", \
             "0.068170, 0.074508, 0.083561, 0.101669, 0.127925, 0.190396, 0.289988", \
             "0.051393, 0.057730, 0.066784, 0.084892, 0.111148, 0.173619, 0.273211" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020705, 0.032678, 0.050287, 0.086570, 0.139732, 0.266743, 0.469106", \
             "0.020607, 0.032598, 0.050279, 0.086647, 0.139645, 0.266870, 0.469032", \
             "0.020674, 0.032555, 0.050267, 0.086507, 0.139592, 0.266864, 0.469197", \
             "0.020632, 0.032676, 0.050338, 0.086561, 0.139627, 0.266889, 0.469606", \
             "0.020606, 0.032655, 0.050312, 0.086553, 0.139521, 0.267093, 0.469511", \
             "0.020734, 0.032639, 0.050323, 0.086646, 0.139436, 0.266731, 0.471263", \
             "0.020700, 0.032712, 0.050377, 0.086610, 0.139424, 0.266611, 0.469294" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.111291, 0.115341, 0.121127, 0.132698, 0.149477, 0.189398, 0.253041", \
             "0.114697, 0.118747, 0.124533, 0.136104, 0.152883, 0.192804, 0.256447", \
             "0.118496, 0.122546, 0.128332, 0.139903, 0.156682, 0.196603, 0.260246", \
             "0.126225, 0.130275, 0.136061, 0.147632, 0.164411, 0.204332, 0.267975", \
             "0.149019, 0.153069, 0.158855, 0.170426, 0.187205, 0.227126, 0.290769", \
             "0.187009, 0.191059, 0.196845, 0.208416, 0.225195, 0.265116, 0.328759", \
             "0.236920, 0.240970, 0.246756, 0.258327, 0.275106, 0.315027, 0.378670" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017810, 0.025347, 0.036240, 0.058934, 0.092410, 0.174157, 0.305213", \
             "0.017694, 0.025327, 0.036301, 0.058920, 0.092520, 0.173999, 0.305114", \
             "0.017674, 0.025331, 0.036225, 0.058835, 0.092477, 0.174036, 0.305215", \
             "0.017701, 0.025287, 0.036318, 0.058863, 0.092326, 0.173853, 0.305268", \
             "0.017812, 0.025313, 0.036264, 0.058919, 0.092362, 0.174031, 0.305177", \
             "0.017690, 0.025334, 0.036289, 0.058900, 0.092541, 0.173746, 0.306027", \
             "0.017652, 0.025334, 0.036291, 0.058793, 0.092494, 0.173611, 0.305125" \
           );
         }
      }
    }
    bus(WENY) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "WEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.087581, 0.093918, 0.102972, 0.121080, 0.147336, 0.209807, 0.309399", \
             "0.087585, 0.093922, 0.102976, 0.121084, 0.147340, 0.209811, 0.309403", \
             "0.087589, 0.093927, 0.102981, 0.121088, 0.147344, 0.209815, 0.309407", \
             "0.087598, 0.093936, 0.102990, 0.121097, 0.147353, 0.209825, 0.309416", \
             "0.087625, 0.093963, 0.103017, 0.121124, 0.147380, 0.209851, 0.309443", \
             "0.087670, 0.094008, 0.103062, 0.121169, 0.147425, 0.209896, 0.309488", \
             "0.087729, 0.094067, 0.103121, 0.121228, 0.147484, 0.209955, 0.309547" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021672, 0.033636, 0.051449, 0.088158, 0.142002, 0.271784, 0.479065", \
             "0.021748, 0.033734, 0.051539, 0.088129, 0.142033, 0.271845, 0.479383", \
             "0.021663, 0.033632, 0.051547, 0.088011, 0.142184, 0.270976, 0.479170", \
             "0.021779, 0.033803, 0.051529, 0.088288, 0.142347, 0.271718, 0.479142", \
             "0.022192, 0.034018, 0.051805, 0.088447, 0.142328, 0.271103, 0.479302", \
             "0.022712, 0.034659, 0.052095, 0.088533, 0.142276, 0.271644, 0.479433", \
             "0.023526, 0.035237, 0.052581, 0.088897, 0.142717, 0.271389, 0.478950" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.122385, 0.126435, 0.132220, 0.143792, 0.160570, 0.200492, 0.264135", \
             "0.126131, 0.130181, 0.135967, 0.147538, 0.164317, 0.204238, 0.267881", \
             "0.130310, 0.134360, 0.140146, 0.151717, 0.168496, 0.208417, 0.272060", \
             "0.138812, 0.142862, 0.148648, 0.160219, 0.176998, 0.216919, 0.280562", \
             "0.163886, 0.167936, 0.173721, 0.185293, 0.202071, 0.241993, 0.305635", \
             "0.205675, 0.209725, 0.215510, 0.227082, 0.243860, 0.283782, 0.347424", \
             "0.260577, 0.264627, 0.270412, 0.281984, 0.298762, 0.338684, 0.402327" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023645, 0.031570, 0.042247, 0.064224, 0.096670, 0.176277, 0.305118", \
             "0.023562, 0.031511, 0.042217, 0.064041, 0.096738, 0.176189, 0.304979", \
             "0.023542, 0.031548, 0.042266, 0.064255, 0.096815, 0.176227, 0.305582", \
             "0.023948, 0.031409, 0.042316, 0.064128, 0.096771, 0.176448, 0.305831", \
             "0.023810, 0.031459, 0.042314, 0.064085, 0.096799, 0.175949, 0.306256", \
             "0.024227, 0.031771, 0.042789, 0.064230, 0.096875, 0.176482, 0.306964", \
             "0.024922, 0.032241, 0.043122, 0.064660, 0.097090, 0.176436, 0.305006" \
           );
         }
      }
      timing() {
        related_pin : "TWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.086291, 0.092628, 0.101682, 0.119790, 0.146046, 0.208517, 0.308109", \
             "0.086295, 0.092632, 0.101686, 0.119794, 0.146050, 0.208521, 0.308113", \
             "0.086299, 0.092637, 0.101691, 0.119798, 0.146054, 0.208525, 0.308117", \
             "0.086308, 0.092646, 0.101700, 0.119807, 0.146063, 0.208535, 0.308126", \
             "0.086335, 0.092673, 0.101727, 0.119834, 0.146090, 0.208561, 0.308153", \
             "0.086380, 0.092718, 0.101772, 0.119879, 0.146135, 0.208606, 0.308198", \
             "0.086439, 0.092777, 0.101831, 0.119938, 0.146194, 0.208665, 0.308257" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021466, 0.033602, 0.051386, 0.088013, 0.142077, 0.271050, 0.478903", \
             "0.021697, 0.033497, 0.051282, 0.087935, 0.141945, 0.271399, 0.479025", \
             "0.021572, 0.033541, 0.051351, 0.088033, 0.142065, 0.271305, 0.479043", \
             "0.021429, 0.033509, 0.051333, 0.087935, 0.142156, 0.271264, 0.477871", \
             "0.021539, 0.033552, 0.051405, 0.087866, 0.142231, 0.271323, 0.478932", \
             "0.021585, 0.033548, 0.051321, 0.087816, 0.142042, 0.270961, 0.478387", \
             "0.021695, 0.033565, 0.051363, 0.087954, 0.142128, 0.270633, 0.479365" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.121985, 0.126035, 0.131820, 0.143392, 0.160170, 0.200092, 0.263735", \
             "0.125731, 0.129781, 0.135567, 0.147138, 0.163917, 0.203838, 0.267481", \
             "0.129910, 0.133960, 0.139746, 0.151317, 0.168096, 0.208017, 0.271660", \
             "0.138412, 0.142462, 0.148248, 0.159819, 0.176598, 0.216519, 0.280162", \
             "0.163486, 0.167536, 0.173321, 0.184893, 0.201671, 0.241593, 0.305235", \
             "0.205275, 0.209325, 0.215110, 0.226682, 0.243460, 0.283382, 0.347024", \
             "0.260177, 0.264227, 0.270012, 0.281584, 0.298362, 0.338284, 0.401927" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023611, 0.031354, 0.042204, 0.064049, 0.096677, 0.176477, 0.305296", \
             "0.023554, 0.031428, 0.042316, 0.064124, 0.096751, 0.176150, 0.305153", \
             "0.023614, 0.031395, 0.042207, 0.064178, 0.096663, 0.176290, 0.306142", \
             "0.023631, 0.031438, 0.042262, 0.063963, 0.096601, 0.176184, 0.305270", \
             "0.023710, 0.031548, 0.042624, 0.064230, 0.096628, 0.176428, 0.306085", \
             "0.024058, 0.031816, 0.042542, 0.064341, 0.096703, 0.176134, 0.307119", \
             "0.024636, 0.032423, 0.043094, 0.064857, 0.096840, 0.176932, 0.305947" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.221937, 0.228275, 0.237328, 0.255436, 0.281692, 0.344163, 0.443755", \
             "0.220792, 0.227130, 0.236184, 0.254291, 0.280547, 0.343018, 0.442610", \
             "0.219515, 0.225853, 0.234907, 0.253014, 0.279270, 0.341741, 0.441333", \
             "0.216917, 0.223255, 0.232308, 0.250416, 0.276672, 0.339143, 0.438735", \
             "0.209255, 0.215593, 0.224646, 0.242754, 0.269010, 0.331481, 0.431073", \
             "0.196485, 0.202822, 0.211876, 0.229984, 0.256240, 0.318711, 0.418303", \
             "0.179707, 0.186045, 0.195099, 0.213206, 0.239462, 0.301934, 0.401526" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021495, 0.033504, 0.051198, 0.088014, 0.141895, 0.271013, 0.476940", \
             "0.021539, 0.033443, 0.051451, 0.087802, 0.142083, 0.270824, 0.477021", \
             "0.021510, 0.033595, 0.051337, 0.087855, 0.142200, 0.270928, 0.476153", \
             "0.021548, 0.033567, 0.051351, 0.087910, 0.141897, 0.270876, 0.478046", \
             "0.021462, 0.033506, 0.051335, 0.087973, 0.141932, 0.270548, 0.477037", \
             "0.021523, 0.033490, 0.051217, 0.087831, 0.142102, 0.270523, 0.478383", \
             "0.021596, 0.033511, 0.051138, 0.087900, 0.142259, 0.271073, 0.476957" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.247641, 0.251691, 0.257477, 0.269048, 0.285827, 0.325748, 0.389391", \
             "0.251047, 0.255097, 0.260883, 0.272454, 0.289233, 0.329154, 0.392797", \
             "0.254846, 0.258896, 0.264682, 0.276253, 0.293032, 0.332953, 0.396596", \
             "0.262575, 0.266625, 0.272411, 0.283982, 0.300761, 0.340682, 0.404325", \
             "0.285369, 0.289419, 0.295205, 0.306776, 0.323555, 0.363476, 0.427119", \
             "0.323359, 0.327409, 0.333195, 0.344766, 0.361545, 0.401466, 0.465109", \
             "0.373270, 0.377320, 0.383106, 0.394677, 0.411456, 0.451377, 0.515020" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.023610, 0.031283, 0.042248, 0.063994, 0.096695, 0.176246, 0.306437", \
             "0.023605, 0.031257, 0.042251, 0.063995, 0.096500, 0.176130, 0.306426", \
             "0.023536, 0.031378, 0.042205, 0.064213, 0.096534, 0.176119, 0.305024", \
             "0.023635, 0.031352, 0.042168, 0.064241, 0.096624, 0.176868, 0.305036", \
             "0.023576, 0.031220, 0.042128, 0.063982, 0.096685, 0.176183, 0.306561", \
             "0.023648, 0.031242, 0.042369, 0.064033, 0.096590, 0.176737, 0.306408", \
             "0.023522, 0.031387, 0.042201, 0.063937, 0.096616, 0.176118, 0.306350" \
           );
         }
      }
    }
    bus(AY) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.079386, 0.085724, 0.094778, 0.112885, 0.139141, 0.201613, 0.301204", \
             "0.079913, 0.086251, 0.095304, 0.113412, 0.139668, 0.202139, 0.301731", \
             "0.080501, 0.086838, 0.095892, 0.114000, 0.140256, 0.202727, 0.302319", \
             "0.081696, 0.088034, 0.097087, 0.115195, 0.141451, 0.203922, 0.303514", \
             "0.085221, 0.091559, 0.100613, 0.118720, 0.144976, 0.207447, 0.307039", \
             "0.091097, 0.097434, 0.106488, 0.124596, 0.150852, 0.213323, 0.312915", \
             "0.098816, 0.105153, 0.114207, 0.132315, 0.158571, 0.221042, 0.320634" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019275, 0.031912, 0.050490, 0.088393, 0.144199, 0.277050, 0.490887", \
             "0.019274, 0.031884, 0.050466, 0.088364, 0.144225, 0.277193, 0.489727", \
             "0.019302, 0.031869, 0.050463, 0.088357, 0.144099, 0.277532, 0.489560", \
             "0.019424, 0.032006, 0.050469, 0.088582, 0.144290, 0.276826, 0.491356", \
             "0.019918, 0.032370, 0.050736, 0.088663, 0.144196, 0.277176, 0.491253", \
             "0.020595, 0.033061, 0.050945, 0.088650, 0.144616, 0.277637, 0.491649", \
             "0.021541, 0.033588, 0.051709, 0.089053, 0.144366, 0.277735, 0.490560" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.098190, 0.102240, 0.108026, 0.119597, 0.136376, 0.176297, 0.239940", \
             "0.101172, 0.105222, 0.111008, 0.122579, 0.139358, 0.179279, 0.242922", \
             "0.104499, 0.108549, 0.114334, 0.125906, 0.142684, 0.182606, 0.246249", \
             "0.111266, 0.115316, 0.121102, 0.132673, 0.149452, 0.189373, 0.253016", \
             "0.131224, 0.135274, 0.141059, 0.152631, 0.169409, 0.209331, 0.272974", \
             "0.164487, 0.168537, 0.174322, 0.185894, 0.202672, 0.242594, 0.306237", \
             "0.208187, 0.212237, 0.218023, 0.229595, 0.246373, 0.286295, 0.349937" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.018756, 0.026554, 0.037646, 0.060255, 0.094066, 0.175921, 0.307954", \
             "0.018745, 0.026518, 0.037674, 0.060163, 0.093994, 0.176241, 0.307960", \
             "0.018703, 0.026661, 0.037633, 0.060230, 0.094039, 0.176394, 0.308141", \
             "0.018786, 0.026685, 0.037708, 0.060106, 0.093958, 0.176408, 0.307977", \
             "0.019048, 0.026726, 0.037855, 0.060346, 0.094056, 0.176252, 0.308994", \
             "0.019637, 0.027145, 0.038111, 0.060470, 0.094127, 0.176441, 0.309788", \
             "0.020428, 0.027949, 0.038627, 0.060924, 0.094335, 0.176503, 0.308985" \
           );
         }
      }
      timing() {
        related_pin : "TA";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.078706, 0.085044, 0.094098, 0.112205, 0.138461, 0.200933, 0.300524", \
             "0.079233, 0.085571, 0.094624, 0.112732, 0.138988, 0.201459, 0.301051", \
             "0.079821, 0.086158, 0.095212, 0.113320, 0.139576, 0.202047, 0.301639", \
             "0.081016, 0.087354, 0.096407, 0.114515, 0.140771, 0.203242, 0.302834", \
             "0.084541, 0.090879, 0.099933, 0.118040, 0.144296, 0.206767, 0.306359", \
             "0.090417, 0.096754, 0.105808, 0.123916, 0.150172, 0.212643, 0.312235", \
             "0.098136, 0.104473, 0.113527, 0.131635, 0.157891, 0.220362, 0.319954" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019422, 0.031783, 0.050498, 0.088675, 0.144094, 0.277165, 0.490001", \
             "0.019354, 0.031867, 0.050362, 0.088427, 0.144291, 0.276807, 0.490424", \
             "0.019375, 0.031833, 0.050360, 0.088533, 0.144234, 0.276662, 0.490143", \
             "0.019361, 0.031916, 0.050534, 0.088461, 0.144215, 0.276715, 0.490824", \
             "0.019380, 0.031888, 0.050454, 0.088263, 0.144215, 0.276717, 0.490097", \
             "0.019500, 0.031916, 0.050464, 0.088555, 0.144214, 0.277241, 0.489948", \
             "0.019482, 0.031976, 0.050415, 0.088492, 0.144291, 0.277271, 0.491096" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.098890, 0.102940, 0.108726, 0.120297, 0.137076, 0.176997, 0.240640", \
             "0.101872, 0.105922, 0.111708, 0.123279, 0.140058, 0.179979, 0.243622", \
             "0.105199, 0.109249, 0.115034, 0.126606, 0.143384, 0.183306, 0.246949", \
             "0.111966, 0.116016, 0.121802, 0.133373, 0.150152, 0.190073, 0.253716", \
             "0.131924, 0.135974, 0.141759, 0.153331, 0.170109, 0.210031, 0.273674", \
             "0.165187, 0.169237, 0.175022, 0.186594, 0.203372, 0.243294, 0.306937", \
             "0.208887, 0.212937, 0.218723, 0.230295, 0.247073, 0.286995, 0.350637" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.018809, 0.026624, 0.037657, 0.060197, 0.093933, 0.176385, 0.307610", \
             "0.018786, 0.026636, 0.037739, 0.060157, 0.093839, 0.175964, 0.307596", \
             "0.018707, 0.026632, 0.037671, 0.060275, 0.094049, 0.176195, 0.307727", \
             "0.018796, 0.026619, 0.037729, 0.060284, 0.093885, 0.175958, 0.309115", \
             "0.019008, 0.026799, 0.037807, 0.060253, 0.093940, 0.176711, 0.309053", \
             "0.019717, 0.027476, 0.038191, 0.060584, 0.094074, 0.176520, 0.309157", \
             "0.020450, 0.028213, 0.038787, 0.061006, 0.094380, 0.176224, 0.308934" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.174288, 0.180626, 0.189680, 0.207787, 0.234043, 0.296515, 0.396106", \
             "0.173143, 0.179481, 0.188535, 0.206642, 0.232899, 0.295370, 0.394962", \
             "0.171866, 0.178204, 0.187258, 0.205365, 0.231621, 0.294093, 0.393685", \
             "0.169268, 0.175606, 0.184660, 0.202767, 0.229023, 0.291495, 0.391086", \
             "0.161606, 0.167944, 0.176998, 0.195105, 0.221361, 0.283833, 0.383424", \
             "0.148836, 0.155174, 0.164228, 0.182335, 0.208591, 0.271062, 0.370654", \
             "0.132059, 0.138396, 0.147450, 0.165558, 0.191814, 0.254285, 0.353877" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019419, 0.031855, 0.050442, 0.088363, 0.144413, 0.277069, 0.488296", \
             "0.019271, 0.031923, 0.050396, 0.088193, 0.144160, 0.277109, 0.488599", \
             "0.019364, 0.031874, 0.050415, 0.088362, 0.144213, 0.277041, 0.488537", \
             "0.019299, 0.031863, 0.050430, 0.088325, 0.144287, 0.276939, 0.490135", \
             "0.019396, 0.031906, 0.050461, 0.088429, 0.144238, 0.277378, 0.489353", \
             "0.019365, 0.031910, 0.050543, 0.088373, 0.144046, 0.276767, 0.490473", \
             "0.019333, 0.031905, 0.050404, 0.088314, 0.143889, 0.276969, 0.489041" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.201166, 0.205216, 0.211002, 0.222573, 0.239352, 0.279273, 0.342916", \
             "0.204572, 0.208622, 0.214408, 0.225979, 0.242758, 0.282679, 0.346322", \
             "0.208371, 0.212421, 0.218207, 0.229778, 0.246557, 0.286478, 0.350121", \
             "0.216100, 0.220150, 0.225936, 0.237507, 0.254286, 0.294207, 0.357850", \
             "0.238894, 0.242944, 0.248730, 0.260301, 0.277080, 0.317001, 0.380644", \
             "0.276884, 0.280934, 0.286720, 0.298291, 0.315070, 0.354991, 0.418634", \
             "0.326795, 0.330845, 0.336631, 0.348202, 0.364981, 0.404902, 0.468545" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.018674, 0.026672, 0.037609, 0.060211, 0.093999, 0.175889, 0.309320", \
             "0.018747, 0.026758, 0.037687, 0.060310, 0.093807, 0.176371, 0.308254", \
             "0.018775, 0.026688, 0.037638, 0.060176, 0.093779, 0.176487, 0.307857", \
             "0.018654, 0.026578, 0.037718, 0.060180, 0.093807, 0.176510, 0.307837", \
             "0.018794, 0.026550, 0.037599, 0.060281, 0.093835, 0.176426, 0.309381", \
             "0.018753, 0.026597, 0.037649, 0.060213, 0.093794, 0.176025, 0.309850", \
             "0.018744, 0.026688, 0.037627, 0.060167, 0.093820, 0.176425, 0.308020" \
           );
         }
      }
    }
    bus(DY) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "D";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.084768, 0.091106, 0.100159, 0.118267, 0.144523, 0.206994, 0.306586", \
             "0.084330, 0.090667, 0.099721, 0.117829, 0.144085, 0.206556, 0.306148", \
             "0.083841, 0.090179, 0.099232, 0.117340, 0.143596, 0.206067, 0.305659", \
             "0.082846, 0.089184, 0.098238, 0.116346, 0.142602, 0.205073, 0.304665", \
             "0.079914, 0.086251, 0.095305, 0.113413, 0.139669, 0.202140, 0.301732", \
             "0.075026, 0.081363, 0.090417, 0.108525, 0.134781, 0.197252, 0.296844", \
             "0.068604, 0.074942, 0.083995, 0.102103, 0.128359, 0.190830, 0.290422" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022076, 0.034265, 0.052077, 0.089044, 0.143345, 0.273195, 0.481338", \
             "0.022111, 0.034234, 0.052250, 0.089029, 0.143371, 0.273110, 0.481263", \
             "0.022059, 0.034183, 0.052082, 0.088947, 0.143341, 0.273159, 0.481278", \
             "0.022217, 0.034373, 0.052213, 0.089035, 0.143352, 0.273343, 0.481338", \
             "0.022552, 0.034692, 0.052532, 0.089264, 0.143345, 0.273110, 0.481558", \
             "0.023228, 0.035075, 0.052837, 0.089377, 0.143330, 0.273942, 0.481986", \
             "0.024036, 0.035820, 0.053424, 0.089704, 0.143763, 0.273135, 0.480787" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.118124, 0.122174, 0.127959, 0.139531, 0.156309, 0.196231, 0.259874", \
             "0.121846, 0.125896, 0.131681, 0.143253, 0.160031, 0.199953, 0.263595", \
             "0.125997, 0.130047, 0.135833, 0.147404, 0.164183, 0.204104, 0.267747", \
             "0.134443, 0.138493, 0.144279, 0.155850, 0.172628, 0.212550, 0.276193", \
             "0.159351, 0.163401, 0.169187, 0.180758, 0.197537, 0.237458, 0.301101", \
             "0.200864, 0.204914, 0.210700, 0.222272, 0.239050, 0.278971, 0.342614", \
             "0.255405, 0.259455, 0.265240, 0.276812, 0.293590, 0.333512, 0.397154" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024248, 0.032255, 0.042884, 0.064997, 0.097383, 0.176962, 0.306589", \
             "0.024432, 0.032126, 0.042867, 0.064944, 0.097311, 0.177304, 0.306537", \
             "0.024310, 0.032167, 0.042944, 0.064894, 0.097512, 0.177839, 0.307104", \
             "0.024338, 0.032199, 0.043026, 0.064748, 0.097528, 0.177228, 0.306096", \
             "0.024391, 0.032131, 0.042971, 0.064942, 0.097541, 0.177469, 0.306662", \
             "0.024945, 0.032811, 0.043414, 0.065130, 0.097706, 0.177181, 0.306850", \
             "0.025542, 0.033166, 0.044034, 0.065427, 0.097785, 0.177196, 0.306597" \
           );
         }
      }
      timing() {
        related_pin : "TD";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.084148, 0.090486, 0.099539, 0.117647, 0.143903, 0.206374, 0.305966", \
             "0.083710, 0.090047, 0.099101, 0.117209, 0.143465, 0.205936, 0.305528", \
             "0.083221, 0.089559, 0.098612, 0.116720, 0.142976, 0.205447, 0.305039", \
             "0.082226, 0.088564, 0.097618, 0.115726, 0.141982, 0.204453, 0.304045", \
             "0.079294, 0.085631, 0.094685, 0.112793, 0.139049, 0.201520, 0.301112", \
             "0.074406, 0.080743, 0.089797, 0.107905, 0.134161, 0.196632, 0.296224", \
             "0.067984, 0.074322, 0.083375, 0.101483, 0.127739, 0.190210, 0.289802" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021988, 0.034052, 0.052099, 0.088762, 0.143054, 0.272600, 0.481130", \
             "0.022066, 0.034144, 0.052030, 0.088755, 0.143145, 0.273005, 0.481177", \
             "0.022063, 0.034068, 0.052098, 0.088934, 0.143236, 0.272795, 0.481381", \
             "0.021959, 0.034015, 0.051972, 0.088793, 0.143035, 0.272769, 0.480092", \
             "0.022061, 0.034133, 0.051953, 0.088749, 0.143245, 0.272864, 0.481432", \
             "0.022097, 0.034229, 0.051986, 0.088801, 0.143150, 0.272684, 0.480683", \
             "0.022178, 0.034209, 0.052174, 0.088885, 0.143170, 0.272992, 0.481455" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.120224, 0.124274, 0.130059, 0.141631, 0.158409, 0.198331, 0.261974", \
             "0.123946, 0.127996, 0.133781, 0.145353, 0.162131, 0.202053, 0.265695", \
             "0.128097, 0.132147, 0.137933, 0.149504, 0.166283, 0.206204, 0.269847", \
             "0.136543, 0.140593, 0.146379, 0.157950, 0.174728, 0.214650, 0.278293", \
             "0.161451, 0.165501, 0.171287, 0.182858, 0.199637, 0.239558, 0.303201", \
             "0.202964, 0.207014, 0.212800, 0.224372, 0.241150, 0.281071, 0.344714", \
             "0.257505, 0.261555, 0.267340, 0.278912, 0.295690, 0.335612, 0.399254" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024303, 0.032070, 0.043130, 0.064824, 0.097475, 0.177647, 0.306062", \
             "0.024393, 0.032091, 0.042981, 0.064963, 0.097433, 0.176867, 0.305918", \
             "0.024516, 0.032076, 0.043022, 0.064851, 0.097478, 0.177049, 0.307145", \
             "0.024490, 0.032358, 0.043046, 0.064926, 0.097523, 0.177364, 0.306292", \
             "0.024583, 0.032274, 0.043067, 0.064874, 0.097482, 0.177194, 0.306789", \
             "0.024844, 0.032531, 0.043291, 0.065110, 0.097540, 0.177178, 0.308049", \
             "0.025398, 0.033033, 0.043711, 0.065367, 0.097831, 0.178026, 0.307050" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.217415, 0.223752, 0.232806, 0.250914, 0.277170, 0.339641, 0.439233", \
             "0.216270, 0.222607, 0.231661, 0.249769, 0.276025, 0.338496, 0.438088", \
             "0.214993, 0.221330, 0.230384, 0.248492, 0.274748, 0.337219, 0.436811", \
             "0.212395, 0.218732, 0.227786, 0.245894, 0.272150, 0.334621, 0.434213", \
             "0.204733, 0.211070, 0.220124, 0.238232, 0.264488, 0.326959, 0.426551", \
             "0.191962, 0.198300, 0.207354, 0.225461, 0.251717, 0.314189, 0.413780", \
             "0.175185, 0.181523, 0.190576, 0.208684, 0.234940, 0.297411, 0.397003" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022021, 0.034098, 0.051977, 0.088802, 0.143308, 0.272680, 0.479279", \
             "0.022055, 0.034114, 0.051898, 0.088718, 0.143246, 0.272624, 0.479144", \
             "0.022099, 0.034065, 0.051999, 0.088706, 0.143244, 0.272361, 0.478654", \
             "0.022137, 0.034114, 0.052161, 0.088861, 0.143287, 0.272636, 0.480484", \
             "0.021978, 0.034156, 0.051955, 0.088750, 0.142901, 0.272424, 0.479407", \
             "0.022097, 0.034098, 0.051888, 0.088801, 0.143126, 0.272132, 0.480955", \
             "0.022136, 0.034138, 0.051995, 0.088797, 0.143152, 0.272527, 0.479470" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.201571, 0.205621, 0.211406, 0.222978, 0.239756, 0.279678, 0.343320", \
             "0.204977, 0.209027, 0.214812, 0.226384, 0.243162, 0.283084, 0.346726", \
             "0.208776, 0.212826, 0.218611, 0.230183, 0.246961, 0.286883, 0.350525", \
             "0.216505, 0.220555, 0.226340, 0.237912, 0.254690, 0.294612, 0.358254", \
             "0.239299, 0.243349, 0.249134, 0.260706, 0.277484, 0.317406, 0.381048", \
             "0.277289, 0.281339, 0.287124, 0.298696, 0.315474, 0.355396, 0.419038", \
             "0.327200, 0.331250, 0.337035, 0.348607, 0.365385, 0.405307, 0.468949" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.024387, 0.032091, 0.043002, 0.064938, 0.097523, 0.176854, 0.307306", \
             "0.024235, 0.032025, 0.043035, 0.064892, 0.097433, 0.177043, 0.307457", \
             "0.024407, 0.032120, 0.042970, 0.064927, 0.097462, 0.177056, 0.305795", \
             "0.024400, 0.032063, 0.042948, 0.064805, 0.097479, 0.177978, 0.305834", \
             "0.024369, 0.032023, 0.042911, 0.064789, 0.097580, 0.177137, 0.307473", \
             "0.024366, 0.032291, 0.042968, 0.064886, 0.097510, 0.177696, 0.307444", \
             "0.024306, 0.032105, 0.042928, 0.064767, 0.097510, 0.177029, 0.305889" \
           );
         }
      }
    }
    pin(GWENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "GWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.087581, 0.093918, 0.102972, 0.121080, 0.147336, 0.209807, 0.309399", \
             "0.087585, 0.093922, 0.102976, 0.121084, 0.147340, 0.209811, 0.309403", \
             "0.087589, 0.093927, 0.102981, 0.121088, 0.147344, 0.209815, 0.309407", \
             "0.087598, 0.093936, 0.102990, 0.121097, 0.147353, 0.209825, 0.309416", \
             "0.087625, 0.093963, 0.103017, 0.121124, 0.147380, 0.209851, 0.309443", \
             "0.087670, 0.094008, 0.103062, 0.121169, 0.147425, 0.209896, 0.309488", \
             "0.087729, 0.094067, 0.103121, 0.121228, 0.147484, 0.209955, 0.309547" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020549, 0.032680, 0.050797, 0.087730, 0.141737, 0.271542, 0.478087", \
             "0.020497, 0.032756, 0.050797, 0.087797, 0.141771, 0.270679, 0.478518", \
             "0.020549, 0.032652, 0.050793, 0.087658, 0.141835, 0.271369, 0.478541", \
             "0.020649, 0.032882, 0.050899, 0.087713, 0.141651, 0.271063, 0.478410", \
             "0.020922, 0.033067, 0.050927, 0.087766, 0.141778, 0.271660, 0.478972", \
             "0.021239, 0.033378, 0.051200, 0.087869, 0.142081, 0.271192, 0.478644", \
             "0.022143, 0.033785, 0.051516, 0.088143, 0.142310, 0.271748, 0.478362" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.122385, 0.126435, 0.132220, 0.143792, 0.160570, 0.200492, 0.264135", \
             "0.126131, 0.130181, 0.135967, 0.147538, 0.164317, 0.204238, 0.267881", \
             "0.130310, 0.134360, 0.140146, 0.151717, 0.168496, 0.208417, 0.272060", \
             "0.138812, 0.142862, 0.148648, 0.160219, 0.176998, 0.216919, 0.280562", \
             "0.163886, 0.167936, 0.173721, 0.185293, 0.202071, 0.241993, 0.305635", \
             "0.205675, 0.209725, 0.215510, 0.227082, 0.243860, 0.283782, 0.347424", \
             "0.260577, 0.264627, 0.270412, 0.281984, 0.298762, 0.338684, 0.402327" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017465, 0.025091, 0.036072, 0.058763, 0.092312, 0.173808, 0.304682", \
             "0.017411, 0.025093, 0.036035, 0.058637, 0.092198, 0.173806, 0.304480", \
             "0.017431, 0.025269, 0.036124, 0.058562, 0.092451, 0.174049, 0.305172", \
             "0.017483, 0.025222, 0.036077, 0.058739, 0.092405, 0.174095, 0.305633", \
             "0.017992, 0.025277, 0.036196, 0.058716, 0.092251, 0.174331, 0.305368", \
             "0.018159, 0.025799, 0.036562, 0.058947, 0.092322, 0.174294, 0.305867", \
             "0.018801, 0.026213, 0.036858, 0.059229, 0.092568, 0.173935, 0.306045" \
           );
         }
      }
      timing() {
        related_pin : "TGWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.086291, 0.092628, 0.101682, 0.119790, 0.146046, 0.208517, 0.308109", \
             "0.086295, 0.092632, 0.101686, 0.119794, 0.146050, 0.208521, 0.308113", \
             "0.086299, 0.092637, 0.101691, 0.119798, 0.146054, 0.208525, 0.308117", \
             "0.086308, 0.092646, 0.101700, 0.119807, 0.146063, 0.208535, 0.308126", \
             "0.086335, 0.092673, 0.101727, 0.119834, 0.146090, 0.208561, 0.308153", \
             "0.086380, 0.092718, 0.101772, 0.119879, 0.146135, 0.208606, 0.308198", \
             "0.086439, 0.092777, 0.101831, 0.119938, 0.146194, 0.208665, 0.308257" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020525, 0.032723, 0.050721, 0.087755, 0.141740, 0.271282, 0.477631", \
             "0.020602, 0.032806, 0.050696, 0.087775, 0.141808, 0.271148, 0.478135", \
             "0.020537, 0.032761, 0.050692, 0.087741, 0.141548, 0.271303, 0.478045", \
             "0.020550, 0.032726, 0.050810, 0.087757, 0.141840, 0.270988, 0.478204", \
             "0.020490, 0.032750, 0.050832, 0.087745, 0.141695, 0.271176, 0.478031", \
             "0.020595, 0.032747, 0.050650, 0.087736, 0.142055, 0.271881, 0.478753", \
             "0.020662, 0.032833, 0.050798, 0.087593, 0.141573, 0.271467, 0.478017" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.121985, 0.126035, 0.131820, 0.143392, 0.160170, 0.200092, 0.263735", \
             "0.125731, 0.129781, 0.135567, 0.147138, 0.163917, 0.203838, 0.267481", \
             "0.129910, 0.133960, 0.139746, 0.151317, 0.168096, 0.208017, 0.271660", \
             "0.138412, 0.142462, 0.148248, 0.159819, 0.176598, 0.216519, 0.280162", \
             "0.163486, 0.167536, 0.173321, 0.184893, 0.201671, 0.241593, 0.305235", \
             "0.205275, 0.209325, 0.215110, 0.226682, 0.243460, 0.283382, 0.347024", \
             "0.260177, 0.264227, 0.270012, 0.281584, 0.298362, 0.338284, 0.401927" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017395, 0.025043, 0.036106, 0.058613, 0.092296, 0.174057, 0.305445", \
             "0.017450, 0.025042, 0.036126, 0.058656, 0.092453, 0.174007, 0.305521", \
             "0.017327, 0.025145, 0.036007, 0.058647, 0.092399, 0.173888, 0.304507", \
             "0.017456, 0.025067, 0.036077, 0.058661, 0.092279, 0.173931, 0.305247", \
             "0.017598, 0.025220, 0.036185, 0.058587, 0.092296, 0.173939, 0.304957", \
             "0.018122, 0.025459, 0.036301, 0.058761, 0.092419, 0.174368, 0.305586", \
             "0.018468, 0.025962, 0.036724, 0.059048, 0.092602, 0.174026, 0.304994" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.221937, 0.228275, 0.237328, 0.255436, 0.281692, 0.344163, 0.443755", \
             "0.220792, 0.227130, 0.236184, 0.254291, 0.280547, 0.343018, 0.442610", \
             "0.219515, 0.225853, 0.234907, 0.253014, 0.279270, 0.341741, 0.441333", \
             "0.216917, 0.223255, 0.232308, 0.250416, 0.276672, 0.339143, 0.438735", \
             "0.209255, 0.215593, 0.224646, 0.242754, 0.269010, 0.331481, 0.431073", \
             "0.196485, 0.202822, 0.211876, 0.229984, 0.256240, 0.318711, 0.418303", \
             "0.179707, 0.186045, 0.195099, 0.213206, 0.239462, 0.301934, 0.401526" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020518, 0.032717, 0.050735, 0.087695, 0.141495, 0.271459, 0.476791", \
             "0.020381, 0.032664, 0.050578, 0.087642, 0.141631, 0.271568, 0.476688", \
             "0.020477, 0.032661, 0.050761, 0.087762, 0.141550, 0.271127, 0.478933", \
             "0.020505, 0.032700, 0.050757, 0.087629, 0.141620, 0.271440, 0.477579", \
             "0.020439, 0.032729, 0.050746, 0.087662, 0.141458, 0.271434, 0.478117", \
             "0.020535, 0.032728, 0.050675, 0.087569, 0.141488, 0.271201, 0.479297", \
             "0.020506, 0.032720, 0.050756, 0.087562, 0.141504, 0.271360, 0.477600" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.247641, 0.251691, 0.257477, 0.269048, 0.285827, 0.325748, 0.389391", \
             "0.251047, 0.255097, 0.260883, 0.272454, 0.289233, 0.329154, 0.392797", \
             "0.254846, 0.258896, 0.264682, 0.276253, 0.293032, 0.332953, 0.396596", \
             "0.262575, 0.266625, 0.272411, 0.283982, 0.300761, 0.340682, 0.404325", \
             "0.285369, 0.289419, 0.295205, 0.306776, 0.323555, 0.363476, 0.427119", \
             "0.323359, 0.327409, 0.333195, 0.344766, 0.361545, 0.401466, 0.465109", \
             "0.373270, 0.377320, 0.383106, 0.394677, 0.411456, 0.451377, 0.515020" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017485, 0.025064, 0.036020, 0.058696, 0.092305, 0.174217, 0.305443", \
             "0.017411, 0.025056, 0.036061, 0.058678, 0.092343, 0.173983, 0.305476", \
             "0.017393, 0.025055, 0.035963, 0.058596, 0.092385, 0.174016, 0.305480", \
             "0.017433, 0.025058, 0.036068, 0.058687, 0.092174, 0.173832, 0.305531", \
             "0.017532, 0.025061, 0.036015, 0.058715, 0.092200, 0.173996, 0.305506", \
             "0.017428, 0.025050, 0.036065, 0.058691, 0.092401, 0.173765, 0.306171", \
             "0.017395, 0.025045, 0.036057, 0.058555, 0.092332, 0.173623, 0.305384" \
           );
         }
      }
    }
    bus(Q) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.183177, 0.187704, 0.194947, 0.208528, 0.238707, 0.293030, 0.407712", \
             "0.182595, 0.187122, 0.194365, 0.207946, 0.238125, 0.292448, 0.407130", \
             "0.181946, 0.186473, 0.193716, 0.207297, 0.237476, 0.291799, 0.406481", \
             "0.180626, 0.185153, 0.192396, 0.205976, 0.236156, 0.290478, 0.405160", \
             "0.176731, 0.181258, 0.188501, 0.202082, 0.232261, 0.286584, 0.401265", \
             "0.170240, 0.174767, 0.182010, 0.195591, 0.225770, 0.280093, 0.394774", \
             "0.161712, 0.166239, 0.173482, 0.187063, 0.217242, 0.271565, 0.386246" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.013394, 0.023111, 0.039105, 0.070323, 0.140556, 0.268033, 0.537605", \
             "0.013415, 0.023015, 0.039191, 0.070391, 0.140813, 0.268220, 0.536897", \
             "0.013490, 0.023061, 0.039188, 0.070281, 0.140843, 0.268191, 0.537964", \
             "0.013413, 0.023212, 0.039124, 0.070332, 0.140757, 0.268360, 0.538252", \
             "0.013304, 0.023052, 0.039101, 0.070250, 0.140713, 0.268077, 0.537574", \
             "0.013266, 0.023112, 0.039085, 0.070188, 0.140634, 0.267783, 0.537027", \
             "0.013356, 0.022996, 0.039069, 0.070272, 0.140634, 0.268317, 0.536997" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.209445, 0.212338, 0.216966, 0.225645, 0.244930, 0.279645, 0.352930", \
             "0.208863, 0.211756, 0.216384, 0.225063, 0.244348, 0.279063, 0.352348", \
             "0.208214, 0.211106, 0.215735, 0.224414, 0.243699, 0.278414, 0.351699", \
             "0.206893, 0.209786, 0.214414, 0.223093, 0.242379, 0.277093, 0.350379", \
             "0.202998, 0.205891, 0.210520, 0.219198, 0.238484, 0.273198, 0.346484", \
             "0.196507, 0.199400, 0.204029, 0.212707, 0.231993, 0.266707, 0.339993", \
             "0.187979, 0.190872, 0.195501, 0.204179, 0.223465, 0.258179, 0.331465" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.012925, 0.018624, 0.027361, 0.044212, 0.083263, 0.155710, 0.310502", \
             "0.012989, 0.018500, 0.027337, 0.044228, 0.083232, 0.155616, 0.310561", \
             "0.013010, 0.018552, 0.027372, 0.044191, 0.083267, 0.155440, 0.310310", \
             "0.012979, 0.018594, 0.027406, 0.044250, 0.083289, 0.155592, 0.310247", \
             "0.012872, 0.018599, 0.027460, 0.044233, 0.083290, 0.155702, 0.310478", \
             "0.012941, 0.018553, 0.027315, 0.044223, 0.083460, 0.155571, 0.310366", \
             "0.013000, 0.018578, 0.027502, 0.044276, 0.083351, 0.155768, 0.310200" \
           );
         }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.046090, 0.065163, 0.095681, 0.152901, 0.280057, 0.508937, 0.992128");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.043421, 0.043421, 0.043421, 0.043421, 0.043421, 0.043421, 0.043421");
        }
      }
    }
    bus(QI) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      memory_read() {
        address : A;
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.228748, 0.233274, 0.240518, 0.254098, 0.284278, 0.338600, 0.453282", \
             "0.228166, 0.232693, 0.239936, 0.253516, 0.283696, 0.338018, 0.452700", \
             "0.227517, 0.232043, 0.239286, 0.252867, 0.283046, 0.337369, 0.452051", \
             "0.226196, 0.230723, 0.237966, 0.251547, 0.281726, 0.336049, 0.450730", \
             "0.222301, 0.226828, 0.234071, 0.247652, 0.277831, 0.332154, 0.446836", \
             "0.215810, 0.220337, 0.227580, 0.241161, 0.271340, 0.325663, 0.440344", \
             "0.207282, 0.211809, 0.219052, 0.232633, 0.262812, 0.317135, 0.431817" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.231482, 0.234375, 0.239003, 0.247682, 0.266968, 0.301682, 0.374968", \
             "0.230900, 0.233793, 0.238421, 0.247100, 0.266386, 0.301100, 0.374386", \
             "0.230251, 0.233144, 0.237772, 0.246451, 0.265737, 0.300451, 0.373737", \
             "0.228930, 0.231823, 0.236452, 0.245130, 0.264416, 0.299130, 0.372416", \
             "0.225036, 0.227929, 0.232557, 0.241236, 0.260521, 0.295236, 0.368521", \
             "0.218545, 0.221437, 0.226066, 0.234745, 0.254030, 0.288745, 0.362030", \
             "0.210017, 0.212910, 0.217538, 0.226217, 0.245502, 0.280217, 0.353502" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.264847, 0.269374, 0.276617, 0.290198, 0.320377, 0.374700, 0.489382", \
             "0.264265, 0.268792, 0.276035, 0.289616, 0.319795, 0.374118, 0.488800", \
             "0.263616, 0.268143, 0.275386, 0.288967, 0.319146, 0.373469, 0.488151", \
             "0.262296, 0.266823, 0.274066, 0.287646, 0.317826, 0.372148, 0.486830", \
             "0.258401, 0.262928, 0.270171, 0.283752, 0.313931, 0.368254, 0.482935", \
             "0.251910, 0.256437, 0.263680, 0.277261, 0.307440, 0.361763, 0.476444", \
             "0.243382, 0.247909, 0.255152, 0.268733, 0.298912, 0.353235, 0.467916" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.267582, 0.270475, 0.275103, 0.283782, 0.303067, 0.337782, 0.411067", \
             "0.267000, 0.269893, 0.274521, 0.283200, 0.302486, 0.337200, 0.410485", \
             "0.266351, 0.269244, 0.273872, 0.282551, 0.301836, 0.336551, 0.409836", \
             "0.265030, 0.267923, 0.272552, 0.281230, 0.300516, 0.335230, 0.408516", \
             "0.261135, 0.264028, 0.268657, 0.277335, 0.296621, 0.331335, 0.404621", \
             "0.254644, 0.257537, 0.262166, 0.270844, 0.290130, 0.324844, 0.398130", \
             "0.246116, 0.249009, 0.253638, 0.262316, 0.281602, 0.316316, 0.389602" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.313478, 0.318004, 0.325248, 0.338828, 0.369008, 0.423330, 0.538012", \
             "0.312896, 0.317423, 0.324666, 0.338246, 0.368426, 0.422748, 0.537430", \
             "0.312247, 0.316773, 0.324016, 0.337597, 0.367776, 0.422099, 0.536781", \
             "0.310926, 0.315453, 0.322696, 0.336277, 0.366456, 0.420779, 0.535460", \
             "0.307031, 0.311558, 0.318801, 0.332382, 0.362561, 0.416884, 0.531566", \
             "0.300540, 0.305067, 0.312310, 0.325891, 0.356070, 0.410393, 0.525074", \
             "0.292012, 0.296539, 0.303782, 0.317363, 0.347542, 0.401865, 0.516547" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.316212, 0.319105, 0.323733, 0.332412, 0.351698, 0.386412, 0.459698", \
             "0.315630, 0.318523, 0.323151, 0.331830, 0.351116, 0.385830, 0.459116", \
             "0.314981, 0.317874, 0.322502, 0.331181, 0.350467, 0.385181, 0.458467", \
             "0.313660, 0.316553, 0.321182, 0.329860, 0.349146, 0.383860, 0.457146", \
             "0.309766, 0.312659, 0.317287, 0.325966, 0.345251, 0.379966, 0.453251", \
             "0.303275, 0.306167, 0.310796, 0.319475, 0.338760, 0.373475, 0.446760", \
             "0.294747, 0.297640, 0.302268, 0.310947, 0.330232, 0.364947, 0.438232" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.329697, 0.334224, 0.341467, 0.355048, 0.385227, 0.439550, 0.554231", \
             "0.329115, 0.333642, 0.340885, 0.354466, 0.384645, 0.438968, 0.553649", \
             "0.328466, 0.332993, 0.340236, 0.353816, 0.383996, 0.438319, 0.553000", \
             "0.327145, 0.331672, 0.338915, 0.352496, 0.382675, 0.436998, 0.551679", \
             "0.323251, 0.327777, 0.335020, 0.348601, 0.378781, 0.433103, 0.547785", \
             "0.316759, 0.321286, 0.328529, 0.342110, 0.372289, 0.426612, 0.541294", \
             "0.308232, 0.312758, 0.320002, 0.333582, 0.363762, 0.418084, 0.532766" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.332431, 0.335324, 0.339953, 0.348631, 0.367917, 0.402631, 0.475917", \
             "0.331849, 0.334742, 0.339371, 0.348049, 0.367335, 0.402049, 0.475335", \
             "0.331200, 0.334093, 0.338722, 0.347400, 0.366686, 0.401400, 0.474686", \
             "0.329880, 0.332772, 0.337401, 0.346080, 0.365365, 0.400080, 0.473365", \
             "0.325985, 0.328878, 0.333506, 0.342185, 0.361471, 0.396185, 0.469471", \
             "0.319494, 0.322387, 0.327015, 0.335694, 0.354980, 0.389694, 0.462979", \
             "0.310966, 0.313859, 0.318487, 0.327166, 0.346452, 0.381166, 0.454452" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019430, 0.029244, 0.044498, 0.073608, 0.140885, 0.265145, 0.530372", \
             "0.019405, 0.029260, 0.044622, 0.073864, 0.140866, 0.265015, 0.530739", \
             "0.019423, 0.029260, 0.044521, 0.073717, 0.141027, 0.264601, 0.530277", \
             "0.019694, 0.029282, 0.044565, 0.073828, 0.140866, 0.265122, 0.530588", \
             "0.019413, 0.029254, 0.044654, 0.073687, 0.140875, 0.264837, 0.529462", \
             "0.019441, 0.029344, 0.044635, 0.073801, 0.140654, 0.264728, 0.529170", \
             "0.019384, 0.029230, 0.044599, 0.073731, 0.140648, 0.265006, 0.528794" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022753, 0.029753, 0.039799, 0.057142, 0.094254, 0.162889, 0.312385", \
             "0.022789, 0.029959, 0.039685, 0.057029, 0.094328, 0.162847, 0.313138", \
             "0.022759, 0.030098, 0.039629, 0.057146, 0.094406, 0.162664, 0.312776", \
             "0.022789, 0.029704, 0.039755, 0.056934, 0.094353, 0.163030, 0.312738", \
             "0.022791, 0.029927, 0.039677, 0.057071, 0.094493, 0.162750, 0.313025", \
             "0.022731, 0.029703, 0.039767, 0.057003, 0.094310, 0.163035, 0.312947", \
             "0.022756, 0.029705, 0.039671, 0.057081, 0.094385, 0.162907, 0.313032" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.384545, 0.389734, 0.398038, 0.413606, 0.448203, 0.510478, 0.641946", \
              "0.387142, 0.392332, 0.400635, 0.416204, 0.450801, 0.513075, 0.644543", \
              "0.390040, 0.395229, 0.403532, 0.419101, 0.453698, 0.515972, 0.647441", \
              "0.395934, 0.401124, 0.409427, 0.424995, 0.459592, 0.521867, 0.653335", \
              "0.413317, 0.418507, 0.426810, 0.442379, 0.476976, 0.539250, 0.670718", \
              "0.442290, 0.447479, 0.455783, 0.471351, 0.505948, 0.568223, 0.699691", \
              "0.480354, 0.485543, 0.493847, 0.509415, 0.544012, 0.606286, 0.737755" \
            );
          }
          fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.045503, 0.051203, 0.059836, 0.075514, 0.108367, 0.169117, 0.302566", \
              "0.045418, 0.051205, 0.059961, 0.075777, 0.109031, 0.168654, 0.302933", \
              "0.045440, 0.051061, 0.060114, 0.075604, 0.108433, 0.169167, 0.302756", \
              "0.045453, 0.051407, 0.060104, 0.075356, 0.108525, 0.169072, 0.303200", \
              "0.045343, 0.051108, 0.059884, 0.075371, 0.108351, 0.168865, 0.302988", \
              "0.045403, 0.051151, 0.060127, 0.075706, 0.108395, 0.168707, 0.303113", \
              "0.045279, 0.051039, 0.060138, 0.075582, 0.108262, 0.168563, 0.303737" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.061006, 0.082774, 0.117602, 0.182906, 0.328026, 0.589240, 1.140694");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.064081, 0.064081, 0.064081, 0.064081, 0.064081, 0.064081, 0.064081");
        }
      }
    }
    pin(PENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.185893, 0.192231, 0.201285, 0.219393, 0.245649, 0.308120, 0.407712", \
             "0.185312, 0.191649, 0.200703, 0.218811, 0.245067, 0.307538, 0.407130", \
             "0.184662, 0.191000, 0.200054, 0.218161, 0.244417, 0.306889, 0.406481", \
             "0.183342, 0.189679, 0.198733, 0.216841, 0.243097, 0.305568, 0.405160", \
             "0.179447, 0.185785, 0.194839, 0.212946, 0.239202, 0.301673, 0.401265", \
             "0.172956, 0.179294, 0.188348, 0.206455, 0.232711, 0.295182, 0.394774", \
             "0.164428, 0.170766, 0.179820, 0.197927, 0.224183, 0.286654, 0.386246" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.027858, 0.041567, 0.061958, 0.103330, 0.163639, 0.307961, 0.538868", \
             "0.027677, 0.041571, 0.061922, 0.103302, 0.163780, 0.308148, 0.539737", \
             "0.027740, 0.041516, 0.061793, 0.103340, 0.164047, 0.308155, 0.538974", \
             "0.027730, 0.041485, 0.061694, 0.103039, 0.163601, 0.308029, 0.539489", \
             "0.027656, 0.041512, 0.061724, 0.103284, 0.163667, 0.308150, 0.538796", \
             "0.027663, 0.041500, 0.061767, 0.103327, 0.163658, 0.308051, 0.538946", \
             "0.027676, 0.041456, 0.061845, 0.103167, 0.163804, 0.308291, 0.538887" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.211180, 0.215230, 0.221016, 0.232587, 0.249366, 0.289287, 0.352930", \
             "0.210598, 0.214648, 0.220434, 0.232006, 0.248784, 0.288705, 0.352348", \
             "0.209949, 0.213999, 0.219785, 0.231356, 0.248135, 0.288056, 0.351699", \
             "0.208629, 0.212679, 0.218464, 0.230036, 0.246814, 0.286736, 0.350379", \
             "0.204734, 0.208784, 0.214570, 0.226141, 0.242920, 0.282841, 0.346484", \
             "0.198243, 0.202293, 0.208079, 0.219650, 0.236429, 0.276350, 0.339993", \
             "0.189715, 0.193765, 0.199551, 0.211122, 0.227901, 0.267822, 0.331465" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020005, 0.027716, 0.039044, 0.062306, 0.096878, 0.180406, 0.314119", \
             "0.019923, 0.027711, 0.039053, 0.062328, 0.096887, 0.180497, 0.314255", \
             "0.019903, 0.027727, 0.039019, 0.062400, 0.096768, 0.180429, 0.314202", \
             "0.019993, 0.027734, 0.039021, 0.062281, 0.096907, 0.180443, 0.313959", \
             "0.020085, 0.027777, 0.039014, 0.062399, 0.096943, 0.180420, 0.314172", \
             "0.020178, 0.027798, 0.039107, 0.062215, 0.096899, 0.180449, 0.314169", \
             "0.020179, 0.027848, 0.039080, 0.062448, 0.096952, 0.180436, 0.314182" \
           );
         }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.035566;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.039;
      min_pulse_width_low : 0.037;
      min_period : 0.675;
      minimum_period() {
        constraint : 0.675;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.711;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 0.760;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.776;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("20.384009, 20.384009, 20.384009, 20.384009, 20.384009, 20.384009, 20.384009");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("20.887902, 20.887902, 20.887902, 20.887902, 20.887902, 20.887902, 20.887902");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.313447, 21.313447, 21.313447, 21.313447, 21.313447, 21.313447, 21.313447");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.599774, 21.599774, 21.599774, 21.599774, 21.599774, 21.599774, 21.599774");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157, 0.176157");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.040677, 22.040677, 22.040677, 22.040677, 22.040677, 22.040677, 22.040677");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175679, 0.175679, 0.175679, 0.175679, 0.175679, 0.175679, 0.175679");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.168099, 22.168099, 22.168099, 22.168099, 22.168099, 22.168099, 22.168099");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175623, 0.175623, 0.175623, 0.175623, 0.175623, 0.175623, 0.175623");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.385643, 22.385643, 22.385643, 22.385643, 22.385643, 22.385643, 22.385643");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175802, 0.175802, 0.175802, 0.175802, 0.175802, 0.175802, 0.175802");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.407077, 22.407077, 22.407077, 22.407077, 22.407077, 22.407077, 22.407077");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175666, 0.175666, 0.175666, 0.175666, 0.175666, 0.175666, 0.175666");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("27.254585, 27.254585, 27.254585, 27.254585, 27.254585, 27.254585, 27.254585");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("27.961775, 27.961775, 27.961775, 27.961775, 27.961775, 27.961775, 27.961775");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("28.659236, 28.659236, 28.659236, 28.659236, 28.659236, 28.659236, 28.659236");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.055132, 29.055132, 29.055132, 29.055132, 29.055132, 29.055132, 29.055132");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939, 0.175939");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.651306, 29.651306, 29.651306, 29.651306, 29.651306, 29.651306, 29.651306");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175543, 0.175543, 0.175543, 0.175543, 0.175543, 0.175543, 0.175543");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("30.393944, 30.393944, 30.393944, 30.393944, 30.393944, 30.393944, 30.393944");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175619, 0.175619, 0.175619, 0.175619, 0.175619, 0.175619, 0.175619");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("30.192809, 30.192809, 30.192809, 30.192809, 30.192809, 30.192809, 30.192809");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.174956, 0.174956, 0.174956, 0.174956, 0.174956, 0.174956, 0.174956");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("30.193360, 30.193360, 30.193360, 30.193360, 30.193360, 30.193360, 30.193360");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.175619, 0.175619, 0.175619, 0.175619, 0.175619, 0.175619, 0.175619");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & ((CEN & TEN) + (TCEN & !TEN))";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.054939, 0.054939, 0.054939, 0.054939, 0.054939, 0.054939, 0.054939");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.146255, 0.146255, 0.146255, 0.146255, 0.146255, 0.146255, 0.146255");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003971;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.088729, 0.088956, 0.089209, 0.089724, 0.091242, 0.093772, 0.097096", \
          "0.089989, 0.090234, 0.090507, 0.091064, 0.092705, 0.095440, 0.099034", \
          "0.091394, 0.091660, 0.091956, 0.092559, 0.094337, 0.097301, 0.101195", \
          "0.094253, 0.094560, 0.094903, 0.095600, 0.097658, 0.101087, 0.105592", \
          "0.102683, 0.103114, 0.103594, 0.104570, 0.107451, 0.112251, 0.118558", \
          "0.116734, 0.117370, 0.118078, 0.119520, 0.123772, 0.130859, 0.140169", \
          "0.135194, 0.136099, 0.137108, 0.139161, 0.145215, 0.155305, 0.168562" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.091853, 0.093527, 0.095395, 0.099194, 0.110398, 0.129071, 0.153603", \
          "0.093113, 0.094806, 0.096693, 0.100534, 0.111861, 0.130739, 0.155541", \
          "0.094518, 0.096231, 0.098142, 0.102029, 0.113493, 0.132600, 0.157702", \
          "0.097377, 0.099132, 0.101089, 0.105071, 0.116814, 0.136385, 0.162099", \
          "0.105807, 0.107685, 0.109779, 0.114040, 0.126606, 0.147550, 0.175065", \
          "0.119858, 0.121941, 0.124264, 0.128990, 0.142928, 0.166157, 0.196676", \
          "0.138319, 0.140671, 0.143294, 0.148631, 0.164371, 0.190604, 0.225069" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.068562, 0.066888, 0.065021, 0.061222, 0.050018, 0.031345, 0.006812", \
          "0.070014, 0.068339, 0.066472, 0.062673, 0.051469, 0.032796, 0.008264", \
          "0.071632, 0.069958, 0.068091, 0.064292, 0.053088, 0.034415, 0.009882", \
          "0.074926, 0.073252, 0.071385, 0.067586, 0.056382, 0.037709, 0.013176", \
          "0.084639, 0.082965, 0.081098, 0.077299, 0.066095, 0.047422, 0.022889", \
          "0.100828, 0.099154, 0.097287, 0.093488, 0.082284, 0.063611, 0.045203", \
          "0.122097, 0.120423, 0.118555, 0.114756, 0.103552, 0.084879, 0.075000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071686, 0.071460, 0.071207, 0.070692, 0.069174, 0.066643, 0.063319", \
          "0.073138, 0.072911, 0.072658, 0.072143, 0.070625, 0.068095, 0.064771", \
          "0.074757, 0.074530, 0.074277, 0.073762, 0.072244, 0.069714, 0.066389", \
          "0.078050, 0.077823, 0.077570, 0.077056, 0.075538, 0.073007, 0.069683", \
          "0.087764, 0.087537, 0.087284, 0.086769, 0.085251, 0.082721, 0.079396", \
          "0.103952, 0.103726, 0.103473, 0.102958, 0.101440, 0.098909, 0.095585", \
          "0.125221, 0.124994, 0.124741, 0.124226, 0.122708, 0.120178, 0.116854" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.223988, 0.223207, 0.222336, 0.220565, 0.215340, 0.206633, 0.195194", \
          "0.223988, 0.223207, 0.222336, 0.220565, 0.215340, 0.206633, 0.195194", \
          "0.223988, 0.223207, 0.222336, 0.220565, 0.215340, 0.206633, 0.195194", \
          "0.223988, 0.223207, 0.222336, 0.220565, 0.215340, 0.206633, 0.195194", \
          "0.223988, 0.223207, 0.222336, 0.220565, 0.215340, 0.206633, 0.195194", \
          "0.223988, 0.223207, 0.222336, 0.220565, 0.215340, 0.206633, 0.195194", \
          "0.223988, 0.223207, 0.222336, 0.220565, 0.215340, 0.206633, 0.195194" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.048719, 0.049212, 0.049762, 0.050880, 0.054177, 0.059671, 0.066891");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.040153, 0.040704, 0.041318, 0.042567, 0.046250, 0.052389, 0.060455");
        }
      }
    }
    bus(WEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.027831;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.076014, 0.076018, 0.076023, 0.076032, 0.076059, 0.076104, 0.076163", \
          "0.076596, 0.076600, 0.076605, 0.076614, 0.076641, 0.076686, 0.076745", \
          "0.077245, 0.077249, 0.077254, 0.077263, 0.077290, 0.077335, 0.077394", \
          "0.078566, 0.078570, 0.078574, 0.078584, 0.078611, 0.078655, 0.078715", \
          "0.082461, 0.082465, 0.082469, 0.082478, 0.082505, 0.082550, 0.082609", \
          "0.088952, 0.088956, 0.088960, 0.088969, 0.088996, 0.089041, 0.089100", \
          "0.097480, 0.097484, 0.097488, 0.097497, 0.097524, 0.097569, 0.097628" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.022582, 0.026329, 0.030508, 0.039010, 0.064083, 0.105872, 0.160774", \
          "0.023164, 0.026911, 0.031090, 0.039592, 0.064665, 0.106454, 0.161356", \
          "0.023814, 0.027560, 0.031739, 0.040241, 0.065314, 0.107103, 0.162005", \
          "0.025134, 0.028881, 0.033060, 0.041562, 0.066635, 0.108424, 0.163326", \
          "0.029029, 0.032775, 0.036954, 0.045456, 0.070530, 0.112319, 0.167221", \
          "0.035520, 0.039266, 0.043445, 0.051947, 0.077021, 0.118810, 0.173712", \
          "0.044048, 0.047794, 0.051973, 0.060475, 0.085549, 0.127338, 0.182240" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.044113, 0.044109, 0.044104, 0.044095, 0.044068, 0.044023, 0.043964", \
          "0.044886, 0.044846, 0.044800, 0.044708, 0.044435, 0.043980, 0.043382", \
          "0.045749, 0.045667, 0.045576, 0.045391, 0.044843, 0.043931, 0.042733", \
          "0.047505, 0.047340, 0.047155, 0.046781, 0.045675, 0.043833, 0.041412", \
          "0.052682, 0.052271, 0.051812, 0.050879, 0.048128, 0.043542, 0.037518", \
          "0.061311, 0.060490, 0.059574, 0.057711, 0.052216, 0.043058, 0.031027", \
          "0.072647, 0.071288, 0.069771, 0.066686, 0.057587, 0.042422, 0.022499" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.094871, 0.091125, 0.086946, 0.078444, 0.053370, 0.011581, 0.000000", \
          "0.095645, 0.091861, 0.087642, 0.079056, 0.053737, 0.011538, 0.000000", \
          "0.096508, 0.092683, 0.088418, 0.079739, 0.054146, 0.011490, 0.000000", \
          "0.098263, 0.094355, 0.089997, 0.081129, 0.054977, 0.011391, 0.000000", \
          "0.103441, 0.099287, 0.094654, 0.085228, 0.057430, 0.011101, 0.000000", \
          "0.112069, 0.107506, 0.102416, 0.092060, 0.061518, 0.011973, 0.000000", \
          "0.123406, 0.118304, 0.112613, 0.101035, 0.066889, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.299522, 1.301312, 1.303309, 1.307373, 1.319356, 1.339328, 1.365567");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.393073, 1.393558, 1.394100, 1.395201, 1.398448, 1.403861, 1.410971");
        }
      }
    }
    bus(A) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004807;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.166477, 0.167004, 0.167592, 0.168787, 0.172312, 0.178188, 0.185907", \
          "0.167059, 0.167586, 0.168174, 0.169369, 0.172894, 0.178770, 0.186489", \
          "0.167708, 0.168235, 0.168823, 0.170018, 0.173543, 0.179419, 0.187138", \
          "0.169029, 0.169556, 0.170143, 0.171339, 0.174864, 0.180739, 0.188458", \
          "0.172924, 0.173450, 0.174038, 0.175233, 0.178759, 0.184634, 0.192353", \
          "0.179415, 0.179941, 0.180529, 0.181724, 0.185250, 0.191125, 0.198844", \
          "0.187943, 0.188469, 0.189057, 0.190252, 0.193777, 0.199653, 0.207372" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.165684, 0.168666, 0.171992, 0.178760, 0.198717, 0.231980, 0.275681", \
          "0.166266, 0.169248, 0.172574, 0.179342, 0.199299, 0.232562, 0.276263", \
          "0.166915, 0.169897, 0.173223, 0.179991, 0.199948, 0.233211, 0.276912", \
          "0.168235, 0.171218, 0.174544, 0.181311, 0.201269, 0.234532, 0.278233", \
          "0.172130, 0.175112, 0.178439, 0.185206, 0.205164, 0.238427, 0.282127", \
          "0.178621, 0.181603, 0.184930, 0.191697, 0.211655, 0.244918, 0.288618", \
          "0.187149, 0.190131, 0.193458, 0.200225, 0.220183, 0.253446, 0.297146" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046473, 0.045946, 0.045359, 0.044164, 0.040638, 0.034763, 0.027044", \
          "0.046569, 0.046042, 0.045455, 0.044259, 0.040734, 0.034859, 0.027140", \
          "0.046676, 0.046149, 0.045562, 0.044366, 0.040841, 0.034966, 0.027247", \
          "0.046893, 0.046367, 0.045779, 0.044584, 0.041059, 0.035183, 0.027464", \
          "0.047535, 0.047008, 0.046420, 0.045225, 0.041700, 0.035824, 0.028105", \
          "0.048604, 0.048077, 0.047489, 0.046294, 0.042769, 0.036893, 0.029174", \
          "0.050008, 0.049481, 0.048894, 0.047698, 0.044173, 0.038298, 0.030579" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.062602, 0.059619, 0.056293, 0.049526, 0.029568, 0.000000, 0.000000", \
          "0.062697, 0.059715, 0.056389, 0.049622, 0.029664, 0.000678, 0.000678", \
          "0.062804, 0.059822, 0.056496, 0.049729, 0.029771, 0.001434, 0.001434", \
          "0.063022, 0.060040, 0.056713, 0.049946, 0.029988, 0.002972, 0.002972", \
          "0.063663, 0.060681, 0.057355, 0.050587, 0.030630, 0.007508, 0.007508", \
          "0.064732, 0.061750, 0.058424, 0.051656, 0.031698, 0.015068, 0.015068", \
          "0.066136, 0.063154, 0.059828, 0.053061, 0.033103, 0.025000, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.506655, 0.508049, 0.509605, 0.512770, 0.522105, 0.537663, 0.558102");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.526555, 0.527940, 0.529484, 0.532626, 0.541893, 0.557336, 0.577626");
        }
      }
    }
    bus(D) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002392;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.069731, 0.069292, 0.068804, 0.067809, 0.064876, 0.059988, 0.053567", \
          "0.070313, 0.069874, 0.069386, 0.068391, 0.065458, 0.060570, 0.054149", \
          "0.070962, 0.070523, 0.070035, 0.069040, 0.066107, 0.061220, 0.054798", \
          "0.072282, 0.071844, 0.071355, 0.070361, 0.067428, 0.062540, 0.056118", \
          "0.076177, 0.075739, 0.075250, 0.074255, 0.071323, 0.066435, 0.060013", \
          "0.082668, 0.082230, 0.081741, 0.080747, 0.077814, 0.072926, 0.066504", \
          "0.091196, 0.090758, 0.090269, 0.089274, 0.086342, 0.081454, 0.075032" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035448, 0.039170, 0.043322, 0.051767, 0.076675, 0.118189, 0.172729", \
          "0.036030, 0.039752, 0.043903, 0.052349, 0.077257, 0.118771, 0.173311", \
          "0.036679, 0.040401, 0.044553, 0.052998, 0.077907, 0.119420, 0.173960", \
          "0.038000, 0.041722, 0.045873, 0.054319, 0.079227, 0.120741, 0.175281", \
          "0.041895, 0.045616, 0.049768, 0.058214, 0.083122, 0.124635, 0.179175", \
          "0.048386, 0.052108, 0.056259, 0.064705, 0.089613, 0.131126, 0.185666", \
          "0.056914, 0.060635, 0.064787, 0.073233, 0.098141, 0.139654, 0.194194" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.047835, 0.048273, 0.048762, 0.049756, 0.052689, 0.057577, 0.063999", \
          "0.048609, 0.049010, 0.049458, 0.050369, 0.053056, 0.057534, 0.063417", \
          "0.049471, 0.049832, 0.050234, 0.051052, 0.053465, 0.057485, 0.062768", \
          "0.051227, 0.051504, 0.051813, 0.052442, 0.054296, 0.057387, 0.061447", \
          "0.056404, 0.056435, 0.056470, 0.056541, 0.056749, 0.057096, 0.057553", \
          "0.065033, 0.064654, 0.064232, 0.063372, 0.060837, 0.056612, 0.051062", \
          "0.076370, 0.075452, 0.074429, 0.072347, 0.066208, 0.055976, 0.042534" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.064215, 0.060493, 0.056342, 0.047896, 0.022988, 0.000000, 0.000000", \
          "0.064989, 0.061230, 0.057038, 0.048509, 0.023355, 0.000539, 0.000000", \
          "0.065852, 0.062052, 0.057814, 0.049192, 0.023763, 0.001139, 0.000000", \
          "0.067607, 0.063724, 0.059393, 0.050582, 0.024595, 0.002361, 0.000000", \
          "0.072785, 0.068656, 0.064050, 0.054681, 0.027048, 0.005966, 0.000000", \
          "0.081414, 0.076875, 0.071812, 0.061512, 0.031136, 0.011973, 0.000000", \
          "0.092750, 0.087673, 0.082009, 0.070487, 0.036507, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & (! \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.202619, 0.202801, 0.203004, 0.203417, 0.204635, 0.206664, 0.209331");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.196208, 0.196397, 0.196607, 0.197035, 0.198297, 0.200400, 0.203162");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & ( \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.045665, 0.045847, 0.046050, 0.046463, 0.047681, 0.049711, 0.052377");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050791, 0.050979, 0.051190, 0.051618, 0.052879, 0.054982, 0.057745");
        }
      }
    }
    bus(EMA) {
      bus_type : sram_512w_32b_120mhz_wwm_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003582;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.674057, 0.674061, 0.674066, 0.674075, 0.674719, 0.716232, 0.770772", \
          "0.674639, 0.674643, 0.674648, 0.674657, 0.675301, 0.716814, 0.771354", \
          "0.675289, 0.675293, 0.675297, 0.675306, 0.675950, 0.717463, 0.772003", \
          "0.676609, 0.676613, 0.676618, 0.676627, 0.677270, 0.718784, 0.773324", \
          "0.680504, 0.680508, 0.680512, 0.680521, 0.681165, 0.722678, 0.777219", \
          "0.686995, 0.686999, 0.687003, 0.687012, 0.687656, 0.729170, 0.783710", \
          "0.695523, 0.695527, 0.695531, 0.695540, 0.696184, 0.737697, 0.792238" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.674057, 0.674061, 0.674066, 0.674075, 0.674719, 0.716232, 0.770772", \
          "0.674639, 0.674643, 0.674648, 0.674657, 0.675301, 0.716814, 0.771354", \
          "0.675289, 0.675293, 0.675297, 0.675306, 0.675950, 0.717463, 0.772003", \
          "0.676609, 0.676613, 0.676618, 0.676627, 0.677270, 0.718784, 0.773324", \
          "0.680504, 0.680508, 0.680512, 0.680521, 0.681165, 0.722678, 0.777219", \
          "0.686995, 0.686999, 0.687003, 0.687012, 0.687656, 0.729170, 0.783710", \
          "0.695523, 0.695527, 0.695531, 0.695540, 0.696184, 0.737697, 0.792238" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.775007, 0.775011, 0.775015, 0.775024, 0.775668, 0.817181, 0.871722", \
          "0.775589, 0.775593, 0.775597, 0.775606, 0.776250, 0.817763, 0.872304", \
          "0.776238, 0.776242, 0.776246, 0.776255, 0.776899, 0.818413, 0.872953", \
          "0.777558, 0.777562, 0.777567, 0.777576, 0.778220, 0.819733, 0.874273", \
          "0.781453, 0.781457, 0.781462, 0.781471, 0.782114, 0.823628, 0.878168", \
          "0.787944, 0.787948, 0.787953, 0.787962, 0.788605, 0.830119, 0.884659", \
          "0.796472, 0.796476, 0.796481, 0.796490, 0.797133, 0.838647, 0.893187" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.775007, 0.775011, 0.775015, 0.775024, 0.775668, 0.817181, 0.871722", \
          "0.775589, 0.775593, 0.775597, 0.775606, 0.776250, 0.817763, 0.872304", \
          "0.776238, 0.776242, 0.776246, 0.776255, 0.776899, 0.818413, 0.872953", \
          "0.777558, 0.777562, 0.777567, 0.777576, 0.778220, 0.819733, 0.874273", \
          "0.781453, 0.781457, 0.781462, 0.781471, 0.782114, 0.823628, 0.878168", \
          "0.787944, 0.787948, 0.787953, 0.787962, 0.788605, 0.830119, 0.884659", \
          "0.796472, 0.796476, 0.796481, 0.796490, 0.797133, 0.838647, 0.893187" \
        );
        }
      }
    }
    pin(TEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005265;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.434246, 0.433628, 0.432939, 0.431536, 0.427399, 0.420505, 0.411446", \
          "0.434828, 0.434210, 0.433521, 0.432118, 0.427981, 0.421086, 0.412028", \
          "0.435478, 0.434859, 0.434170, 0.432767, 0.428630, 0.421736, 0.412677", \
          "0.436798, 0.436180, 0.435491, 0.434088, 0.429951, 0.423056, 0.413998", \
          "0.440693, 0.440075, 0.439385, 0.437982, 0.433846, 0.426951, 0.417893", \
          "0.447184, 0.446566, 0.445876, 0.444474, 0.440337, 0.433442, 0.424384", \
          "0.455712, 0.455094, 0.454404, 0.453001, 0.448865, 0.441970, 0.432912" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.405019, 0.411407, 0.418532, 0.433029, 0.475780, 0.547033, 0.640645", \
          "0.405601, 0.411989, 0.419114, 0.433610, 0.476362, 0.547615, 0.641227", \
          "0.406250, 0.412638, 0.419763, 0.434260, 0.477011, 0.548264, 0.641876", \
          "0.407570, 0.413959, 0.421084, 0.435580, 0.478332, 0.549585, 0.643197", \
          "0.411465, 0.417853, 0.424979, 0.439475, 0.482227, 0.553480, 0.647091", \
          "0.417956, 0.424344, 0.431470, 0.445966, 0.488718, 0.559971, 0.653582", \
          "0.426484, 0.432872, 0.439998, 0.454494, 0.497246, 0.568499, 0.662110" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN"; 
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.293264, 0.293716, 0.294220, 0.295245, 0.298269, 0.303310, 0.309932");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.476560, 0.477358, 0.478247, 0.480057, 0.485393, 0.494288, 0.505973");
        }
      }
    }
    pin(BEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003301;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.010002, 0.008775, 0.007405, 0.004619, 0.000000, 0.000000, 0.000000", \
          "0.010584, 0.009357, 0.007987, 0.005201, 0.000000, 0.000000, 0.000000", \
          "0.011233, 0.010006, 0.008636, 0.005850, 0.000000, 0.000000, 0.000000", \
          "0.012554, 0.011326, 0.009957, 0.007170, 0.000000, 0.000000, 0.000000", \
          "0.016449, 0.015221, 0.013851, 0.011065, 0.002848, 0.000000, 0.000000", \
          "0.022940, 0.021712, 0.020342, 0.017556, 0.009339, 0.000000, 0.000000", \
          "0.031468, 0.030240, 0.028870, 0.026084, 0.017867, 0.004172, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.053158, 0.056491, 0.060209, 0.067772, 0.090079, 0.127257, 0.176101", \
          "0.053740, 0.057073, 0.060791, 0.068354, 0.090661, 0.127839, 0.176683", \
          "0.054389, 0.057722, 0.061440, 0.069004, 0.091310, 0.128488, 0.177333", \
          "0.055709, 0.059043, 0.062760, 0.070324, 0.092631, 0.129809, 0.178653", \
          "0.059604, 0.062937, 0.066655, 0.074219, 0.096526, 0.133704, 0.182548", \
          "0.066095, 0.069428, 0.073146, 0.080710, 0.103017, 0.140195, 0.189039", \
          "0.074623, 0.077956, 0.081674, 0.089238, 0.111545, 0.148723, 0.197567" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.005590, 0.002257, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.005008, 0.001675, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.004359, 0.001026, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.003038, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.551480, 0.551674, 0.551890, 0.552330, 0.553627, 0.555790, 0.558630");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.657863, 0.658052, 0.658263, 0.658693, 0.659959, 0.662070, 0.664843");
        }
      }
    }
    pin(TCEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004342;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.088729, 0.088956, 0.089209, 0.089724, 0.091242, 0.093772, 0.097096", \
          "0.089989, 0.090234, 0.090507, 0.091064, 0.092705, 0.095440, 0.099034", \
          "0.091394, 0.091660, 0.091956, 0.092559, 0.094337, 0.097301, 0.101195", \
          "0.094253, 0.094560, 0.094903, 0.095600, 0.097658, 0.101087, 0.105592", \
          "0.102683, 0.103114, 0.103594, 0.104570, 0.107451, 0.112251, 0.118558", \
          "0.116734, 0.117370, 0.118078, 0.119520, 0.123772, 0.130859, 0.140169", \
          "0.135194, 0.136099, 0.137108, 0.139161, 0.145215, 0.155305, 0.168562" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.091853, 0.093527, 0.095395, 0.099194, 0.110398, 0.129071, 0.153603", \
          "0.093113, 0.094806, 0.096693, 0.100534, 0.111861, 0.130739, 0.155541", \
          "0.094518, 0.096231, 0.098142, 0.102029, 0.113493, 0.132600, 0.157702", \
          "0.097377, 0.099132, 0.101089, 0.105071, 0.116814, 0.136385, 0.162099", \
          "0.105807, 0.107685, 0.109779, 0.114040, 0.126606, 0.147550, 0.175065", \
          "0.119858, 0.121941, 0.124264, 0.128990, 0.142928, 0.166157, 0.196676", \
          "0.138319, 0.140671, 0.143294, 0.148631, 0.164371, 0.190604, 0.225069" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.068562, 0.066888, 0.065021, 0.061222, 0.050018, 0.031345, 0.006812", \
          "0.070014, 0.068339, 0.066472, 0.062673, 0.051469, 0.032796, 0.008264", \
          "0.071632, 0.069958, 0.068091, 0.064292, 0.053088, 0.034415, 0.009882", \
          "0.074926, 0.073252, 0.071385, 0.067586, 0.056382, 0.037709, 0.013176", \
          "0.084639, 0.082965, 0.081098, 0.077299, 0.066095, 0.047422, 0.022889", \
          "0.100828, 0.099154, 0.097287, 0.093488, 0.082284, 0.063611, 0.045203", \
          "0.122097, 0.120423, 0.118555, 0.114756, 0.103552, 0.084879, 0.075000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.071686, 0.071460, 0.071207, 0.070692, 0.069174, 0.066643, 0.063319", \
          "0.073138, 0.072911, 0.072658, 0.072143, 0.070625, 0.068095, 0.064771", \
          "0.074757, 0.074530, 0.074277, 0.073762, 0.072244, 0.069714, 0.066389", \
          "0.078050, 0.077823, 0.077570, 0.077056, 0.075538, 0.073007, 0.069683", \
          "0.087764, 0.087537, 0.087284, 0.086769, 0.085251, 0.082721, 0.079396", \
          "0.103952, 0.103726, 0.103473, 0.102958, 0.101440, 0.098909, 0.095585", \
          "0.125221, 0.124994, 0.124741, 0.124226, 0.122708, 0.120178, 0.116854" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.055202, 0.055573, 0.055987, 0.056828, 0.059310, 0.063446, 0.068880");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.039814, 0.040280, 0.040799, 0.041856, 0.044972, 0.050166, 0.056990");
        }
      }
    }
    bus(TWEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028080;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.076014, 0.076018, 0.076023, 0.076032, 0.076059, 0.076104, 0.076163", \
          "0.076596, 0.076600, 0.076605, 0.076614, 0.076641, 0.076686, 0.076745", \
          "0.077245, 0.077249, 0.077254, 0.077263, 0.077290, 0.077335, 0.077394", \
          "0.078566, 0.078570, 0.078574, 0.078584, 0.078611, 0.078655, 0.078715", \
          "0.082461, 0.082465, 0.082469, 0.082478, 0.082505, 0.082550, 0.082609", \
          "0.088952, 0.088956, 0.088960, 0.088969, 0.088996, 0.089041, 0.089100", \
          "0.097480, 0.097484, 0.097488, 0.097497, 0.097524, 0.097569, 0.097628" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.022582, 0.026329, 0.030508, 0.039010, 0.064083, 0.105872, 0.160774", \
          "0.023164, 0.026911, 0.031090, 0.039592, 0.064665, 0.106454, 0.161356", \
          "0.023814, 0.027560, 0.031739, 0.040241, 0.065314, 0.107103, 0.162005", \
          "0.025134, 0.028881, 0.033060, 0.041562, 0.066635, 0.108424, 0.163326", \
          "0.029029, 0.032775, 0.036954, 0.045456, 0.070530, 0.112319, 0.167221", \
          "0.035520, 0.039266, 0.043445, 0.051947, 0.077021, 0.118810, 0.173712", \
          "0.044048, 0.047794, 0.051973, 0.060475, 0.085549, 0.127338, 0.182240" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.044113, 0.044109, 0.044104, 0.044095, 0.044068, 0.044023, 0.043964", \
          "0.044886, 0.044846, 0.044800, 0.044708, 0.044435, 0.043980, 0.043382", \
          "0.045749, 0.045667, 0.045576, 0.045391, 0.044843, 0.043931, 0.042733", \
          "0.047505, 0.047340, 0.047155, 0.046781, 0.045675, 0.043833, 0.041412", \
          "0.052682, 0.052271, 0.051812, 0.050879, 0.048128, 0.043542, 0.037518", \
          "0.061311, 0.060490, 0.059574, 0.057711, 0.052216, 0.043058, 0.031027", \
          "0.072647, 0.071288, 0.069771, 0.066686, 0.057587, 0.042422, 0.022499" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.094871, 0.091125, 0.086946, 0.078444, 0.053370, 0.011581, 0.000000", \
          "0.095645, 0.091861, 0.087642, 0.079056, 0.053737, 0.011538, 0.000000", \
          "0.096508, 0.092683, 0.088418, 0.079739, 0.054146, 0.011490, 0.000000", \
          "0.098263, 0.094355, 0.089997, 0.081129, 0.054977, 0.011391, 0.000000", \
          "0.103441, 0.099287, 0.094654, 0.085228, 0.057430, 0.011101, 0.000000", \
          "0.112069, 0.107506, 0.102416, 0.092060, 0.061518, 0.011973, 0.000000", \
          "0.123406, 0.118304, 0.112613, 0.101035, 0.066889, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.115847, 0.117204, 0.118718, 0.121799, 0.130883, 0.146024, 0.165916");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.148733, 0.150431, 0.152325, 0.156178, 0.167540, 0.186478, 0.211358");
        }
      }
    }
    bus(TA) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004592;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.166477, 0.167004, 0.167592, 0.168787, 0.172312, 0.178188, 0.185907", \
          "0.167059, 0.167586, 0.168174, 0.169369, 0.172894, 0.178770, 0.186489", \
          "0.167708, 0.168235, 0.168823, 0.170018, 0.173543, 0.179419, 0.187138", \
          "0.169029, 0.169556, 0.170143, 0.171339, 0.174864, 0.180739, 0.188458", \
          "0.172924, 0.173450, 0.174038, 0.175233, 0.178759, 0.184634, 0.192353", \
          "0.179415, 0.179941, 0.180529, 0.181724, 0.185250, 0.191125, 0.198844", \
          "0.187943, 0.188469, 0.189057, 0.190252, 0.193777, 0.199653, 0.207372" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.165684, 0.168666, 0.171992, 0.178760, 0.198717, 0.231980, 0.275681", \
          "0.166266, 0.169248, 0.172574, 0.179342, 0.199299, 0.232562, 0.276263", \
          "0.166915, 0.169897, 0.173223, 0.179991, 0.199948, 0.233211, 0.276912", \
          "0.168235, 0.171218, 0.174544, 0.181311, 0.201269, 0.234532, 0.278233", \
          "0.172130, 0.175112, 0.178439, 0.185206, 0.205164, 0.238427, 0.282127", \
          "0.178621, 0.181603, 0.184930, 0.191697, 0.211655, 0.244918, 0.288618", \
          "0.187149, 0.190131, 0.193458, 0.200225, 0.220183, 0.253446, 0.297146" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.046473, 0.045946, 0.045359, 0.044164, 0.040638, 0.034763, 0.027044", \
          "0.046569, 0.046042, 0.045455, 0.044259, 0.040734, 0.034859, 0.027140", \
          "0.046676, 0.046149, 0.045562, 0.044366, 0.040841, 0.034966, 0.027247", \
          "0.046893, 0.046367, 0.045779, 0.044584, 0.041059, 0.035183, 0.027464", \
          "0.047535, 0.047008, 0.046420, 0.045225, 0.041700, 0.035824, 0.028105", \
          "0.048604, 0.048077, 0.047489, 0.046294, 0.042769, 0.036893, 0.029174", \
          "0.050008, 0.049481, 0.048894, 0.047698, 0.044173, 0.038298, 0.030579" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.062602, 0.059619, 0.056293, 0.049526, 0.029568, 0.000000, 0.000000", \
          "0.062697, 0.059715, 0.056389, 0.049622, 0.029664, 0.000678, 0.000678", \
          "0.062804, 0.059822, 0.056496, 0.049729, 0.029771, 0.001434, 0.001434", \
          "0.063022, 0.060040, 0.056713, 0.049946, 0.029988, 0.002972, 0.002972", \
          "0.063663, 0.060681, 0.057355, 0.050587, 0.030630, 0.007508, 0.007508", \
          "0.064732, 0.061750, 0.058424, 0.051656, 0.031698, 0.015068, 0.015068", \
          "0.066136, 0.063154, 0.059828, 0.053061, 0.033103, 0.025000, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.508345, 0.509718, 0.511250, 0.514366, 0.523555, 0.538871, 0.558992");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.522534, 0.523930, 0.525486, 0.528654, 0.537994, 0.553562, 0.574014");
        }
      }
    }
    bus(TD) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : TA;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002887;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.069731, 0.069292, 0.068804, 0.067809, 0.064876, 0.059988, 0.053567", \
          "0.070313, 0.069874, 0.069386, 0.068391, 0.065458, 0.060570, 0.054149", \
          "0.070962, 0.070523, 0.070035, 0.069040, 0.066107, 0.061220, 0.054798", \
          "0.072282, 0.071844, 0.071355, 0.070361, 0.067428, 0.062540, 0.056118", \
          "0.076177, 0.075739, 0.075250, 0.074255, 0.071323, 0.066435, 0.060013", \
          "0.082668, 0.082230, 0.081741, 0.080747, 0.077814, 0.072926, 0.066504", \
          "0.091196, 0.090758, 0.090269, 0.089274, 0.086342, 0.081454, 0.075032" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035448, 0.039170, 0.043322, 0.051767, 0.076675, 0.118189, 0.172729", \
          "0.036030, 0.039752, 0.043903, 0.052349, 0.077257, 0.118771, 0.173311", \
          "0.036679, 0.040401, 0.044553, 0.052998, 0.077907, 0.119420, 0.173960", \
          "0.038000, 0.041722, 0.045873, 0.054319, 0.079227, 0.120741, 0.175281", \
          "0.041895, 0.045616, 0.049768, 0.058214, 0.083122, 0.124635, 0.179175", \
          "0.048386, 0.052108, 0.056259, 0.064705, 0.089613, 0.131126, 0.185666", \
          "0.056914, 0.060635, 0.064787, 0.073233, 0.098141, 0.139654, 0.194194" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.047835, 0.048273, 0.048762, 0.049756, 0.052689, 0.057577, 0.063999", \
          "0.048609, 0.049010, 0.049458, 0.050369, 0.053056, 0.057534, 0.063417", \
          "0.049471, 0.049832, 0.050234, 0.051052, 0.053465, 0.057485, 0.062768", \
          "0.051227, 0.051504, 0.051813, 0.052442, 0.054296, 0.057387, 0.061447", \
          "0.056404, 0.056435, 0.056470, 0.056541, 0.056749, 0.057096, 0.057553", \
          "0.065033, 0.064654, 0.064232, 0.063372, 0.060837, 0.056612, 0.051062", \
          "0.076370, 0.075452, 0.074429, 0.072347, 0.066208, 0.055976, 0.042534" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.064215, 0.060493, 0.056342, 0.047896, 0.022988, 0.000000, 0.000000", \
          "0.064989, 0.061230, 0.057038, 0.048509, 0.023355, 0.000539, 0.000000", \
          "0.065852, 0.062052, 0.057814, 0.049192, 0.023763, 0.001139, 0.000000", \
          "0.067607, 0.063724, 0.059393, 0.050582, 0.024595, 0.002361, 0.000000", \
          "0.072785, 0.068656, 0.064050, 0.054681, 0.027048, 0.005966, 0.000000", \
          "0.081414, 0.076875, 0.071812, 0.061512, 0.031136, 0.011973, 0.000000", \
          "0.092750, 0.087673, 0.082009, 0.070487, 0.036507, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & (! \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.201035, 0.201134, 0.201245, 0.201470, 0.202133, 0.203237, 0.204689");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.196064, 0.196110, 0.196161, 0.196265, 0.196571, 0.197082, 0.197753");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & ( \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.044844, 0.044943, 0.045054, 0.045279, 0.045941, 0.047046, 0.048498");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050505, 0.050551, 0.050602, 0.050706, 0.051013, 0.051524, 0.052195");
        }
       }
    }
    bus(TQ) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007094;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.015172", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.015754", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.016403", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.017724", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.021618", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.028109", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.036637" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.111675, 0.113071, 0.114627, 0.117795, 0.127136, 0.142704, 0.163157", \
          "0.111093, 0.112489, 0.114045, 0.117213, 0.126554, 0.142122, 0.162575", \
          "0.110444, 0.111839, 0.113396, 0.116564, 0.125904, 0.141473, 0.161926", \
          "0.109123, 0.110519, 0.112076, 0.115243, 0.124584, 0.140152, 0.160605", \
          "0.105228, 0.106624, 0.108181, 0.111348, 0.120689, 0.136257, 0.156711", \
          "0.098737, 0.100133, 0.101690, 0.104857, 0.114198, 0.129766, 0.150220", \
          "0.090209, 0.091605, 0.093162, 0.096329, 0.105670, 0.121238, 0.141692" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.084259, 0.081321, 0.078044, 0.071378, 0.051718, 0.018950, 0.000000", \
          "0.083677, 0.080739, 0.077462, 0.070796, 0.051136, 0.018369, 0.000000", \
          "0.083028, 0.080090, 0.076813, 0.070147, 0.050487, 0.017719, 0.000000", \
          "0.081707, 0.078769, 0.075493, 0.068826, 0.049166, 0.016399, 0.000000", \
          "0.077812, 0.074875, 0.071598, 0.064932, 0.045271, 0.012504, 0.000000", \
          "0.071321, 0.068384, 0.065107, 0.058440, 0.038780, 0.006013, 0.000000", \
          "0.062793, 0.059856, 0.056579, 0.049913, 0.030252, 0.000000, 0.000000" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.008045;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.058697, 0.059012, 0.059363, 0.060077, 0.062183, 0.065694, 0.070306", \
          "0.059279, 0.059594, 0.059945, 0.060659, 0.062765, 0.066276, 0.070888", \
          "0.059928, 0.060243, 0.060594, 0.061308, 0.063414, 0.066925, 0.071537", \
          "0.061249, 0.061563, 0.061914, 0.062629, 0.064735, 0.068245, 0.072857", \
          "0.065143, 0.065458, 0.065809, 0.066523, 0.068630, 0.072140, 0.076752", \
          "0.071634, 0.071949, 0.072300, 0.073014, 0.075121, 0.078631, 0.083243", \
          "0.080162, 0.080477, 0.080828, 0.081542, 0.083649, 0.087159, 0.091771" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061927, 0.063691, 0.065658, 0.069660, 0.081462, 0.101133, 0.126976", \
          "0.062509, 0.064272, 0.066240, 0.070242, 0.082044, 0.101715, 0.127558", \
          "0.063158, 0.064922, 0.066889, 0.070891, 0.082693, 0.102364, 0.128207", \
          "0.064479, 0.066242, 0.068209, 0.072211, 0.084014, 0.103684, 0.129528", \
          "0.068373, 0.070137, 0.072104, 0.076106, 0.087908, 0.107579, 0.133422", \
          "0.074864, 0.076628, 0.078595, 0.082597, 0.094399, 0.114070, 0.139913", \
          "0.083392, 0.085156, 0.087123, 0.091125, 0.102927, 0.122598, 0.148441" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.109542, 0.107871, 0.106008, 0.102218, 0.091040, 0.072409, 0.047933", \
          "0.109637, 0.107967, 0.106104, 0.102314, 0.091136, 0.072505, 0.048029", \
          "0.109744, 0.108074, 0.106211, 0.102421, 0.091242, 0.072612, 0.048136", \
          "0.109962, 0.108291, 0.106428, 0.102638, 0.091460, 0.072830, 0.048353", \
          "0.110603, 0.108933, 0.107070, 0.103279, 0.092101, 0.073471, 0.048994", \
          "0.111672, 0.110002, 0.108139, 0.104348, 0.093170, 0.074540, 0.050063", \
          "0.113076, 0.111406, 0.109543, 0.105753, 0.094574, 0.075944, 0.051468" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.125056, 0.121936, 0.118457, 0.111379, 0.090505, 0.055714, 0.010007", \
          "0.125151, 0.122032, 0.118553, 0.111475, 0.090601, 0.055810, 0.010102", \
          "0.125258, 0.122139, 0.118660, 0.111582, 0.090708, 0.055917, 0.010209", \
          "0.125476, 0.122357, 0.118878, 0.111799, 0.090925, 0.056134, 0.010427", \
          "0.126117, 0.122998, 0.119519, 0.112441, 0.091566, 0.056776, 0.011068", \
          "0.127186, 0.124067, 0.120588, 0.113510, 0.092635, 0.057845, 0.015068", \
          "0.128590, 0.125471, 0.121992, 0.114914, 0.094040, 0.059249, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.937185, 3.938345, 3.939638, 3.942269, 3.950027, 3.962958, 3.979946");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("4.371204, 4.373213, 4.375453, 4.380011, 4.393452, 4.415854, 4.445286");
        }
      }
    }
    pin(TGWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.008021;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.076014, 0.076018, 0.076023, 0.076032, 0.076059, 0.076104, 0.076163", \
          "0.076596, 0.076600, 0.076605, 0.076614, 0.076641, 0.076686, 0.076745", \
          "0.077245, 0.077249, 0.077254, 0.077263, 0.077290, 0.077335, 0.077394", \
          "0.078566, 0.078570, 0.078574, 0.078584, 0.078611, 0.078655, 0.078715", \
          "0.082461, 0.082465, 0.082469, 0.082478, 0.082505, 0.082550, 0.082609", \
          "0.088952, 0.088956, 0.088960, 0.088969, 0.088996, 0.089041, 0.089100", \
          "0.097480, 0.097484, 0.097488, 0.097497, 0.097524, 0.097569, 0.097628" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.022582, 0.026329, 0.030508, 0.039010, 0.064083, 0.105872, 0.160774", \
          "0.023164, 0.026911, 0.031090, 0.039592, 0.064665, 0.106454, 0.161356", \
          "0.023814, 0.027560, 0.031739, 0.040241, 0.065314, 0.107103, 0.162005", \
          "0.025134, 0.028881, 0.033060, 0.041562, 0.066635, 0.108424, 0.163326", \
          "0.029029, 0.032775, 0.036954, 0.045456, 0.070530, 0.112319, 0.167221", \
          "0.035520, 0.039266, 0.043445, 0.051947, 0.077021, 0.118810, 0.173712", \
          "0.044048, 0.047794, 0.051973, 0.060475, 0.085549, 0.127338, 0.182240" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.044113, 0.044109, 0.044104, 0.044095, 0.044068, 0.044023, 0.043964", \
          "0.044886, 0.044846, 0.044800, 0.044708, 0.044435, 0.043980, 0.043382", \
          "0.045749, 0.045667, 0.045576, 0.045391, 0.044843, 0.043931, 0.042733", \
          "0.047505, 0.047340, 0.047155, 0.046781, 0.045675, 0.043833, 0.041412", \
          "0.052682, 0.052271, 0.051812, 0.050879, 0.048128, 0.043542, 0.037518", \
          "0.061311, 0.060490, 0.059574, 0.057711, 0.052216, 0.043058, 0.031027", \
          "0.072647, 0.071288, 0.069771, 0.066686, 0.057587, 0.042422, 0.022499" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.094871, 0.091125, 0.086946, 0.078444, 0.053370, 0.011581, 0.000000", \
          "0.095645, 0.091861, 0.087642, 0.079056, 0.053737, 0.011538, 0.000000", \
          "0.096508, 0.092683, 0.088418, 0.079739, 0.054146, 0.011490, 0.000000", \
          "0.098263, 0.094355, 0.089997, 0.081129, 0.054977, 0.011391, 0.000000", \
          "0.103441, 0.099287, 0.094654, 0.085228, 0.057430, 0.011101, 0.000000", \
          "0.112069, 0.107506, 0.102416, 0.092060, 0.061518, 0.011973, 0.000000", \
          "0.123406, 0.118304, 0.112613, 0.101035, 0.066889, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.225943, 0.227488, 0.229211, 0.232717, 0.243057, 0.260290, 0.282931");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.161069, 0.162991, 0.165136, 0.169498, 0.182363, 0.203805, 0.231976");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.004494;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.089602, 0.089275, 0.088911, 0.088169, 0.085981, 0.082334, 0.077543", \
          "0.090862, 0.090553, 0.090209, 0.089509, 0.087444, 0.084002, 0.079480", \
          "0.092267, 0.091979, 0.091658, 0.091004, 0.089076, 0.085863, 0.081642", \
          "0.095126, 0.094879, 0.094605, 0.094046, 0.092397, 0.089649, 0.086038", \
          "0.103556, 0.103433, 0.103295, 0.103015, 0.102190, 0.100813, 0.099005", \
          "0.117607, 0.117689, 0.117780, 0.117965, 0.118511, 0.119421, 0.120616", \
          "0.136068, 0.136418, 0.136810, 0.137606, 0.139954, 0.143867, 0.149008" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087757, 0.092029, 0.096793, 0.106487, 0.135074, 0.182720, 0.245316", \
          "0.089017, 0.093307, 0.098092, 0.107827, 0.136537, 0.184388, 0.247254", \
          "0.090422, 0.094733, 0.099541, 0.109322, 0.138170, 0.186249, 0.249415", \
          "0.093281, 0.097633, 0.102487, 0.112364, 0.141490, 0.190034, 0.253811", \
          "0.101711, 0.106187, 0.111178, 0.121333, 0.151283, 0.201199, 0.266778", \
          "0.115762, 0.120443, 0.125663, 0.136283, 0.167604, 0.219806, 0.288389", \
          "0.134222, 0.139172, 0.144693, 0.155924, 0.189047, 0.244253, 0.316781" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.069435, 0.067207, 0.064722, 0.059667, 0.044757, 0.019907, 0.000000", \
          "0.070887, 0.068659, 0.066174, 0.061118, 0.046208, 0.021358, 0.000000", \
          "0.072506, 0.070278, 0.067793, 0.062737, 0.047827, 0.022977, 0.000000", \
          "0.075799, 0.073571, 0.071086, 0.066031, 0.051121, 0.026270, 0.000000", \
          "0.085513, 0.083285, 0.080800, 0.075744, 0.060834, 0.035984, 0.003336", \
          "0.101701, 0.099473, 0.096988, 0.091933, 0.077023, 0.052173, 0.025650", \
          "0.122970, 0.120742, 0.118257, 0.113201, 0.098291, 0.073441, 0.055447" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.067590, 0.069961, 0.072605, 0.077985, 0.093850, 0.120292, 0.155032", \
          "0.069042, 0.071412, 0.074057, 0.079436, 0.095302, 0.121744, 0.156483", \
          "0.070661, 0.073031, 0.075676, 0.081055, 0.096920, 0.123363, 0.158102", \
          "0.073954, 0.076325, 0.078969, 0.084349, 0.100214, 0.126656, 0.161396", \
          "0.083667, 0.086038, 0.088682, 0.094062, 0.109927, 0.136370, 0.171109", \
          "0.099856, 0.102227, 0.104871, 0.110251, 0.126116, 0.152558, 0.187298", \
          "0.121125, 0.123496, 0.126140, 0.131520, 0.147385, 0.173827, 0.208567" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.775007, 0.775011, 0.775015, 0.775024, 0.775668, 0.817181, 0.871722", \
          "0.775589, 0.775593, 0.775597, 0.775606, 0.776250, 0.817763, 0.872304", \
          "0.776238, 0.776242, 0.776246, 0.776255, 0.776899, 0.818413, 0.872953", \
          "0.777558, 0.777562, 0.777567, 0.777576, 0.778220, 0.819733, 0.874273", \
          "0.781453, 0.781457, 0.781462, 0.781471, 0.782114, 0.823628, 0.878168", \
          "0.787944, 0.787948, 0.787953, 0.787962, 0.788605, 0.830119, 0.884659", \
          "0.796472, 0.796476, 0.796481, 0.796490, 0.797133, 0.838647, 0.893187" \
        );
        }
      }
    }
    pin(PEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006955;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
      related_pg_pin : "VDDPE";
      when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.017819, 0.017977, 0.018154, 0.018514, 0.019575, 0.021344, 0.023667");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.032921, 0.033073, 0.033242, 0.033585, 0.034598, 0.036287, 0.038505");
        }
      }
    }
    pin(TPEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001791;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343", \
          "0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343, 0.058343" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950", \
          "0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950, 0.043950" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.025527, 0.025594, 0.025668, 0.025819, 0.026264, 0.027006, 0.027982");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.008011, 0.008196, 0.008403, 0.008825, 0.010067, 0.012137, 0.014857");
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.156099;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.338938;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.152175;
    }
  }
}
