

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2'
================================================================
* Date:           Tue Jun 18 12:24:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.199 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      257|  10.000 ns|  1.285 us|    2|  257|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_638_2  |        0|      255|         1|          1|          1|  0 ~ 255|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      74|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       45|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       45|     110|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln639_fu_107_p2  |         +|   0|  0|  40|          33|           1|
    |j_3_fu_113_p2        |         +|   0|  0|  16|           9|           1|
    |icmp_ln638_fu_94_p2  |      icmp|   0|  0|  16|           9|           9|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  74|          52|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_fu_38                  |   9|          2|    9|         18|
    |p_fu_42                  |   9|          2|   33|         66|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_38                  |   9|   0|    9|          0|
    |p_fu_42                  |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2|  return value|
|sext_ln638         |   in|   32|     ap_none|                                      sext_ln638|        scalar|
|add_ln638          |   in|    9|     ap_none|                                       add_ln638|        scalar|
|huffsize_address0  |  out|    9|   ap_memory|                                        huffsize|         array|
|huffsize_ce0       |  out|    1|   ap_memory|                                        huffsize|         array|
|huffsize_we0       |  out|    1|   ap_memory|                                        huffsize|         array|
|huffsize_d0        |  out|    5|   ap_memory|                                        huffsize|         array|
|i                  |   in|    5|     ap_none|                                               i|        scalar|
+-------------------+-----+-----+------------+------------------------------------------------+--------------+

