verilog-compiler
================

From a Verilog file which represents a circuit this script verifies the syntax of the file and using the input states described on the wave in file it generates the respective output state. 

You can run this using:
```
python3 compiler.py [VERILOG FILE] [WAVE IN FILE]
```
