

# Xilinx Vivado Verilog Projects

This repository contains Verilog HDL projects implemented and verified using Xilinx Vivado. Each project is organized into its respective folder for clarity.

## Projects Included

1. ### [16-Bit RISC Processor](16-Bit-RISC-Processor/README.md)
   - Implements a 16-bit Reduced Instruction Set Computing (RISC) Processor.
   - Features: ALU, Control Unit, and Register File.
   - Tools: Xilinx Vivado, Verilog HDL.

2. ### [Traffic Light Controller](Traffic-Light-Controller/README.md)
   - A state machine-based traffic light controller.
   - Implements Mealy and Moore machines.
   - Tools: Xilinx Vivado, Verilog HDL.

3. ### [Sequence Detector Design](Sequence-Detector-Design/README.md)
   - A sequence detector implemented using Mealy and Moore state machines.
   - Detects specific bit patterns in input streams.
   - Tools: Xilinx Vivado, Verilog HDL.

## Tools Used
- Xilinx Vivado
- Verilog HDL
## License

This project is licensed under the MIT License - see the [LICENSE](./LICENSE) file for details.


## Author
**Harish Panga**  
Final-Year M.Tech in Communication Systems, IIT Roorkee
