DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
itemName "ALL"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
itemName "ALL"
)
]
instances [
(Instance
name "Udut"
duLibraryName "hsio"
duName "trigger_top"
elements [
]
mwi 0
uid 53,0
)
(Instance
name "Utst"
duLibraryName "hsio"
duName "trigger_top_tester"
elements [
]
mwi 0
uid 491,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 888,0
)
(Instance
name "Uticksgen"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
mwi 0
uid 1537,0
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top_tb"
)
(vvPair
variable "date"
value "07/07/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "trigger_top_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/07/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:13:51"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "trigger_top_tb"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/trigger_top_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:14:00"
)
(vvPair
variable "unit"
value "trigger_top_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 314,0
optionalChildren [
*1 (SaComponent
uid 53,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
)
xt "16000,18500,17000,19500"
st "clk"
blo "16000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
suid 19,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,19625,15000,20375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
)
xt "16000,19500,17000,20500"
st "rst"
blo "16000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 20,0
)
)
)
*4 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "16000,23500,17200,24500"
st "reg"
blo "16000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 12
suid 118,0
)
)
)
*5 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "16000,22500,22900,23500"
st "command : (15:0)"
blo "16000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "command"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 119,0
)
)
)
*6 (CptPort
uid 628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,36625,35750,37375"
)
tg (CPTG
uid 630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 631,0
va (VaSet
)
xt "25700,36500,34000,37500"
st "tb_bcount_o : (15:0)"
ju 2
blo "34000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_bcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 31
suid 127,0
)
)
)
*7 (CptPort
uid 632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,37625,35750,38375"
)
tg (CPTG
uid 634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 635,0
va (VaSet
)
xt "25900,37500,34000,38500"
st "tb_tcount_o : (15:0)"
ju 2
blo "34000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_tcount_o"
t "std_logic_vector"
b "(15 downto 0)"
o 33
suid 128,0
)
)
)
*8 (CptPort
uid 636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,19625,35750,20375"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 639,0
va (VaSet
)
xt "30700,19500,34000,20500"
st "trig80_o"
ju 2
blo "34000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trig80_o"
t "std_logic"
o 42
suid 129,0
)
)
)
*9 (CptPort
uid 755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,29625,35750,30375"
)
tg (CPTG
uid 757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 758,0
va (VaSet
)
xt "26400,29500,34000,30500"
st "bcid_l1a_o : (11:0)"
ju 2
blo "34000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bcid_l1a_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 19
suid 135,0
)
)
)
*10 (CptPort
uid 759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,28625,35750,29375"
)
tg (CPTG
uid 761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 762,0
va (VaSet
)
xt "28000,28500,34000,29500"
st "bcid_o : (11:0)"
ju 2
blo "34000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bcid_o"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 20
suid 134,0
)
)
)
*11 (CptPort
uid 767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
)
xt "16000,31500,20700,32500"
st "lemo_trig_i"
blo "16000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "lemo_trig_i"
t "std_logic"
o 8
suid 137,0
)
)
)
*12 (CptPort
uid 771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,20625,35750,21375"
)
tg (CPTG
uid 773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "30700,20500,34000,21500"
st "trig40_o"
ju 2
blo "34000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trig40_o"
t "std_logic"
o 41
suid 133,0
)
)
)
*13 (CptPort
uid 860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 863,0
va (VaSet
)
xt "16000,41500,18400,42500"
st "busy_i"
blo "16000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "busy_i"
t "std_logic"
o 1
suid 138,0
)
)
)
*14 (CptPort
uid 868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 871,0
va (VaSet
)
xt "16000,32500,21200,33500"
st "twin_open_i"
blo "16000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "twin_open_i"
t "std_logic"
o 18
suid 141,0
)
)
)
*15 (CptPort
uid 982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,40625,35750,41375"
)
tg (CPTG
uid 984,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 985,0
va (VaSet
)
xt "29500,40500,34000,41500"
st "busy_all_o"
ju 2
blo "34000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_all_o"
t "std_logic"
o 22
suid 147,0
)
)
)
*16 (CptPort
uid 990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,24625,35750,25375"
)
tg (CPTG
uid 992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 993,0
va (VaSet
)
xt "26900,24500,34000,25500"
st "outsigs_o : (15:0)"
ju 2
blo "34000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 29
suid 145,0
)
)
)
*17 (CptPort
uid 994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 997,0
va (VaSet
)
xt "16000,25500,22900,26500"
st "rawsigs_i : (15:0)"
blo "16000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 144,0
)
)
)
*18 (CptPort
uid 998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,34625,35750,35375"
)
tg (CPTG
uid 1000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1001,0
va (VaSet
)
xt "27000,34500,34000,35500"
st "tb_flags_o : (7:0)"
ju 2
blo "34000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tb_flags_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 32
suid 148,0
)
)
)
*19 (CptPort
uid 1002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,39625,35750,40375"
)
tg (CPTG
uid 1004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1005,0
va (VaSet
)
xt "24900,39500,34000,40500"
st "trg_all_mask_o : (15:0)"
ju 2
blo "34000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trg_all_mask_o"
t "std_logic_vector"
b "(15 downto 0)"
o 40
suid 146,0
)
)
)
*20 (CptPort
uid 1006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,21625,35750,22375"
)
tg (CPTG
uid 1008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1009,0
va (VaSet
)
xt "29500,21500,34000,22500"
st "trig_out_o"
ju 2
blo "34000,22300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "trig_out_o"
t "std_logic"
o 43
suid 149,0
)
)
)
*21 (CptPort
uid 1172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,48625,35750,49375"
)
tg (CPTG
uid 1174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1175,0
va (VaSet
)
xt "30500,48500,34000,49500"
st "bcr_all_o"
ju 2
blo "34000,49300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "bcr_all_o"
t "std_logic"
o 21
suid 166,0
)
)
)
*22 (CptPort
uid 1176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,50625,35750,51375"
)
tg (CPTG
uid 1178,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1179,0
va (VaSet
)
xt "29100,50500,34000,51500"
st "busy_ext_o"
ju 2
blo "34000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_ext_o"
t "std_logic"
o 23
suid 164,0
)
)
)
*23 (CptPort
uid 1180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,46625,35750,47375"
)
tg (CPTG
uid 1182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1183,0
va (VaSet
)
xt "27500,46500,34000,47500"
st "dbg_trig_ext_o"
ju 2
blo "34000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_trig_ext_o"
t "std_logic"
o 24
suid 158,0
)
)
)
*24 (CptPort
uid 1184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,47625,35750,48375"
)
tg (CPTG
uid 1186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1187,0
va (VaSet
)
xt "30600,47500,34000,48500"
st "ecr_all_o"
ju 2
blo "34000,48300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ecr_all_o"
t "std_logic"
o 25
suid 165,0
)
)
)
*25 (CptPort
uid 1188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,42625,35750,43375"
)
tg (CPTG
uid 1190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1191,0
va (VaSet
)
xt "27500,42500,34000,43500"
st "l0id_l1_o : (7:0)"
ju 2
blo "34000,43300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "l0id_l1_o"
t "std_logic_vector"
b "(7 downto 0)"
o 26
suid 163,0
)
)
)
*26 (CptPort
uid 1192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,43625,35750,44375"
)
tg (CPTG
uid 1194,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1195,0
va (VaSet
)
xt "28200,43500,34000,44500"
st "l0id_o : (31:0)"
ju 2
blo "34000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l0id_o"
t "std_logic_vector"
b "(31 downto 0)"
o 27
suid 156,0
)
)
)
*27 (CptPort
uid 1196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 1198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1199,0
va (VaSet
)
xt "16000,34500,20600,35500"
st "lemo_bcr_i"
blo "16000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "lemo_bcr_i"
t "std_logic"
o 6
suid 160,0
)
)
)
*28 (CptPort
uid 1200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 1202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1203,0
va (VaSet
)
xt "16000,35500,20500,36500"
st "lemo_ecr_i"
blo "16000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "lemo_ecr_i"
t "std_logic"
o 7
suid 153,0
)
)
)
*29 (CptPort
uid 1204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 1206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1207,0
va (VaSet
)
xt "16000,37500,21600,38500"
st "ocraw_start_i"
blo "16000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "ocraw_start_i"
t "std_logic"
o 10
suid 155,0
)
)
)
*30 (CptPort
uid 1208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,22625,35750,23375"
)
tg (CPTG
uid 1210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1211,0
va (VaSet
)
xt "30500,22500,34000,23500"
st "pretrig_o"
ju 2
blo "34000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pretrig_o"
t "std_logic"
o 30
suid 154,0
)
)
)
*31 (CptPort
uid 1505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,51625,35750,52375"
)
tg (CPTG
uid 1507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1508,0
va (VaSet
)
xt "26100,51500,34000,52500"
st "tdc_code_o : (19:0)"
ju 2
blo "34000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_code_o"
t "std_logic_vector"
b "(19 downto 0)"
o 35
suid 173,0
)
)
)
*32 (CptPort
uid 1509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,52625,35750,53375"
)
tg (CPTG
uid 1511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1512,0
va (VaSet
)
xt "24600,52500,34000,53500"
st "tdc_counter1_o : (31:0)"
ju 2
blo "34000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_counter1_o"
t "std_logic_vector"
b "(31 downto 0)"
o 36
suid 169,0
)
)
)
*33 (CptPort
uid 1513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,53625,35750,54375"
)
tg (CPTG
uid 1515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1516,0
va (VaSet
)
xt "24600,53500,34000,54500"
st "tdc_counter2_o : (31:0)"
ju 2
blo "34000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_counter2_o"
t "std_logic_vector"
b "(31 downto 0)"
o 37
suid 170,0
)
)
)
*34 (CptPort
uid 1521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,54625,35750,55375"
)
tg (CPTG
uid 1523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1524,0
va (VaSet
)
xt "29400,54500,34000,55500"
st "tlu_busy_o"
ju 2
blo "34000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_busy_o"
t "std_logic"
o 38
suid 179,0
)
)
)
*35 (CptPort
uid 1525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,55625,35750,56375"
)
tg (CPTG
uid 1527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1528,0
va (VaSet
)
xt "29800,55500,34000,56500"
st "tlu_tclk_o"
ju 2
blo "34000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_tclk_o"
t "std_logic"
o 39
suid 180,0
)
)
)
*36 (CptPort
uid 1529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,49625,15000,50375"
)
tg (CPTG
uid 1531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1532,0
va (VaSet
)
xt "16000,49500,19900,50500"
st "tlu_trig_i"
blo "16000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "tlu_trig_i"
t "std_logic"
o 16
suid 176,0
)
)
)
*37 (CptPort
uid 1805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1806,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,59625,35750,60375"
)
tg (CPTG
uid 1807,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1808,0
va (VaSet
)
xt "32400,59500,34000,60500"
st "lld_i"
ju 2
blo "34000,60300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "lld_i"
t "std_logic"
o 9
suid 184,0
)
)
)
*38 (CptPort
uid 1809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,58625,35750,59375"
)
tg (CPTG
uid 1811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1812,0
va (VaSet
)
xt "32200,58500,34000,59500"
st "lls_o"
ju 2
blo "34000,59300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 28
suid 185,0
)
)
)
*39 (CptPort
uid 1813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,20625,15000,21375"
)
tg (CPTG
uid 1815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1816,0
va (VaSet
)
xt "16000,20500,17400,21500"
st "s40"
blo "16000,21300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s40"
t "std_logic"
o 14
suid 183,0
)
)
)
*40 (CptPort
uid 1825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,52625,15000,53375"
)
tg (CPTG
uid 1827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1828,0
va (VaSet
)
xt "16000,52500,20700,53500"
st "tick : (34:0)"
blo "16000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tick"
t "std_logic_vector"
b "(34 downto 0)"
posAdd 0
o 15
suid 187,0
)
)
)
*41 (CptPort
uid 1829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,53625,15000,54375"
)
tg (CPTG
uid 1831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1832,0
va (VaSet
)
xt "16000,53500,20700,54500"
st "tog : (34:0)"
blo "16000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "tog"
t "std_logic_vector"
b "(34 downto 0)"
o 17
suid 188,0
)
)
)
*42 (CptPort
uid 2000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 2002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2003,0
va (VaSet
)
xt "16000,27500,18000,28500"
st "clk40"
blo "16000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 4
suid 189,0
)
)
)
*43 (CptPort
uid 2115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,46625,15000,47375"
)
tg (CPTG
uid 2117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2118,0
va (VaSet
)
xt "16000,46500,19400,47500"
st "clk160ps"
blo "16000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "clk160ps"
t "std_logic"
o 3
suid 191,0
)
)
)
*44 (CptPort
uid 2119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,60625,35750,61375"
)
tg (CPTG
uid 2121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2122,0
va (VaSet
)
xt "26300,60500,34000,61500"
st "tdc_calib_edge0_o"
ju 2
blo "34000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tdc_calib_edge0_o"
t "std_logic"
o 34
suid 190,0
)
)
)
]
shape (Rectangle
uid 54,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,18000,35000,62000"
)
oxt "15000,64000,46000,78000"
ttg (MlTextGroup
uid 55,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 56,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,18000,24550,19000"
st "hsio"
blo "22850,18800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 57,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,19000,27750,20000"
st "trigger_top"
blo "22850,19800"
tm "CptNameMgr"
)
*47 (Text
uid 58,0
va (VaSet
font "helvetica,8,1"
)
xt "22850,20000,24750,21000"
st "Udut"
blo "22850,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 59,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 60,0
text (MLText
uid 61,0
va (VaSet
font "clean,8,0"
)
xt "24000,-36000,24000,-36000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*48 (Net
uid 63,0
decl (Decl
n "bcid_l1a"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 1
suid 1,0
)
declText (MLText
uid 64,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,2600,82000,3800"
st "signal bcid_l1a     : std_logic_vector(11 DOWNTO 0)"
)
)
*49 (Net
uid 95,0
decl (Decl
n "clk"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 96,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,8600,69500,9800"
st "signal clk          : std_logic"
)
)
*50 (Net
uid 103,0
decl (Decl
n "rst"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 104,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,36200,69600,37400"
st "signal rst          : std_logic"
)
)
*51 (Net
uid 127,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 9
suid 9,0
)
declText (MLText
uid 128,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,33800,70300,36200"
st "-- registers
signal reg          : t_reg_bus"
)
)
*52 (Net
uid 135,0
decl (Decl
n "command"
t "slv16"
o 10
suid 10,0
)
declText (MLText
uid 136,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,12200,69800,13400"
st "signal command      : slv16"
)
)
*53 (Grouping
uid 249,0
optionalChildren [
*54 (CommentText
uid 251,0
shape (Rectangle
uid 252,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,0,28000,1000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 253,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,0,21100,1000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*55 (CommentText
uid 254,0
shape (Rectangle
uid 255,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,-4000,32000,-3000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 256,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,-4000,31100,-3000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*56 (CommentText
uid 257,0
shape (Rectangle
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,-2000,28000,-1000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 259,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,-2000,21100,-1000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*57 (CommentText
uid 260,0
shape (Rectangle
uid 261,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,-2000,11000,-1000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 262,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,-2000,8900,-1000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*58 (CommentText
uid 263,0
shape (Rectangle
uid 264,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,-3000,48000,1000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 265,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,-2800,37300,-1800"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*59 (CommentText
uid 266,0
shape (Rectangle
uid 267,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,-4000,48000,-3000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 268,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,-4000,33800,-3000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*60 (CommentText
uid 269,0
shape (Rectangle
uid 270,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,-4000,28000,-2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 271,0
va (VaSet
fg "32768,0,0"
)
xt "14050,-3500,20950,-2500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*61 (CommentText
uid 272,0
shape (Rectangle
uid 273,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,-1000,11000,0"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 274,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,-1000,9200,0"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*62 (CommentText
uid 275,0
shape (Rectangle
uid 276,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,0,11000,1000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 277,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,0,9900,1000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*63 (CommentText
uid 278,0
shape (Rectangle
uid 279,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,-1000,28000,0"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 280,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,-1000,21400,0"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 250,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "7000,-4000,48000,1000"
)
oxt "14000,66000,55000,71000"
)
*64 (SaComponent
uid 491,0
optionalChildren [
*65 (CptPort
uid 517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,22625,2750,23375"
)
tg (CPTG
uid 519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 520,0
va (VaSet
)
xt "-2500,22500,1000,23500"
st "command"
ju 2
blo "1000,23300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "command"
t "slv16"
posAdd 0
o 8
)
)
)
*66 (CptPort
uid 529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,23625,2750,24375"
)
tg (CPTG
uid 531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
)
xt "-200,23500,1000,24500"
st "reg"
ju 2
blo "1000,24300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg"
t "t_reg_bus"
preAdd 0
o 9
)
)
)
*67 (CptPort
uid 555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,18625,2750,19375"
)
tg (CPTG
uid 557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 558,0
va (VaSet
)
xt "-1000,18500,1000,19500"
st "clk_o"
ju 2
blo "1000,19300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk_o"
t "std_logic"
preAdd 0
o 14
suid 12,0
)
)
)
*68 (CptPort
uid 567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,19625,2750,20375"
)
tg (CPTG
uid 569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 570,0
va (VaSet
)
xt "-1000,19500,1000,20500"
st "rst_o"
ju 2
blo "1000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 15
suid 15,0
)
)
)
*69 (CptPort
uid 571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,20625,2750,21375"
)
tg (CPTG
uid 573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
)
xt "-2400,20500,1000,21500"
st "strobe40"
ju 2
blo "1000,21300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "strobe40"
t "std_logic"
posAdd 0
o 11
suid 16,0
)
)
)
*70 (CptPort
uid 775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,31625,2750,32375"
)
tg (CPTG
uid 777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 778,0
va (VaSet
)
xt "-2500,31500,1000,32500"
st "lemo_trig"
ju 2
blo "1000,32300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lemo_trig"
t "std_logic"
preAdd 0
o 3
suid 17,0
)
)
)
*71 (CptPort
uid 1232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,41625,2750,42375"
)
tg (CPTG
uid 1234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1235,0
va (VaSet
)
xt "-700,41500,1000,42500"
st "busy"
ju 2
blo "1000,42300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "busy"
t "std_logic"
o 6
suid 19,0
)
)
)
*72 (CptPort
uid 1236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,34625,2750,35375"
)
tg (CPTG
uid 1238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1239,0
va (VaSet
)
xt "-2400,34500,1000,35500"
st "lemo_bcr"
ju 2
blo "1000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lemo_bcr"
t "std_logic"
o 5
suid 20,0
)
)
)
*73 (CptPort
uid 1240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,35625,2750,36375"
)
tg (CPTG
uid 1242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1243,0
va (VaSet
)
xt "-2300,35500,1000,36500"
st "lemo_ecr"
ju 2
blo "1000,36300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lemo_ecr"
t "std_logic"
o 4
suid 21,0
)
)
)
*74 (CptPort
uid 1244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,37625,2750,38375"
)
tg (CPTG
uid 1246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1247,0
va (VaSet
)
xt "-3900,37500,1000,38500"
st "ocraw_start"
ju 2
blo "1000,38300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ocraw_start"
t "std_logic"
o 7
suid 22,0
)
)
)
*75 (CptPort
uid 1248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,25625,2750,26375"
)
tg (CPTG
uid 1250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1251,0
va (VaSet
)
xt "-1800,25500,1000,26500"
st "rawsigs"
ju 2
blo "1000,26300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 10
suid 23,0
)
)
)
*76 (CptPort
uid 1700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,42625,2750,43375"
)
tg (CPTG
uid 1702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1703,0
va (VaSet
)
xt "-1700,42500,1000,43500"
st "tlu_trig"
ju 2
blo "1000,43300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tlu_trig"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 24,0
)
)
)
*77 (CptPort
uid 1877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,45625,2750,46375"
)
tg (CPTG
uid 1879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1880,0
va (VaSet
)
xt "-3000,45500,1000,46500"
st "tdc_edge0"
ju 2
blo "1000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tdc_edge0"
t "std_logic"
prec "--bcid_l1a       : in     std_logic_vector (15 downto 0);
--com_abc_o      : in     std_logic;
--l1id           : in     slv16;
--l1r_abc_o      : in     std_logic;"
preAdd 0
o 1
suid 25,0
)
)
)
*78 (CptPort
uid 2004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,27625,2750,28375"
)
tg (CPTG
uid 2006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2007,0
va (VaSet
)
xt "-2000,27500,1000,28500"
st "clk40_o"
ju 2
blo "1000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 12
suid 27,0
)
)
)
*79 (CptPort
uid 2123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,46625,2750,47375"
)
tg (CPTG
uid 2125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2126,0
va (VaSet
)
xt "-2500,46500,1000,47500"
st "clk160_o"
ju 2
blo "1000,47300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 13
suid 28,0
)
)
)
]
shape (Rectangle
uid 492,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-8000,18000,2000,52000"
)
oxt "15000,6000,46000,20000"
ttg (MlTextGroup
uid 493,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 494,0
va (VaSet
font "helvetica,8,1"
)
xt "-7400,28000,-5700,29000"
st "hsio"
blo "-7400,28800"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 495,0
va (VaSet
font "helvetica,8,1"
)
xt "-7400,29000,400,30000"
st "trigger_top_tester"
blo "-7400,29800"
tm "CptNameMgr"
)
*82 (Text
uid 496,0
va (VaSet
font "helvetica,8,1"
)
xt "-7400,30000,-5700,31000"
st "Utst"
blo "-7400,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 497,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 498,0
text (MLText
uid 499,0
va (VaSet
font "clean,8,0"
)
xt "-38000,21000,-38000,21000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*83 (Net
uid 549,0
decl (Decl
n "strobe40"
t "std_logic"
o 7
suid 14,0
)
declText (MLText
uid 550,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,37400,71000,38600"
st "signal strobe40     : std_logic"
)
)
*84 (Net
uid 688,0
decl (Decl
n "tb_bcount"
t "std_logic_vector"
b "(15 downto 0)"
o 15
suid 23,0
)
declText (MLText
uid 689,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,38600,81700,39800"
st "signal tb_bcount    : std_logic_vector(15 downto 0)"
)
)
*85 (Net
uid 690,0
decl (Decl
n "tb_tcount"
t "std_logic_vector"
b "(15 downto 0)"
o 16
suid 24,0
)
declText (MLText
uid 691,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,41000,81500,42200"
st "signal tb_tcount    : std_logic_vector(15 downto 0)"
)
)
*86 (Net
uid 692,0
lang 2
decl (Decl
n "trig80"
t "std_logic"
o 17
suid 25,0
)
declText (MLText
uid 693,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,54200,70200,55400"
st "signal trig80       : std_logic"
)
)
*87 (Net
uid 779,0
decl (Decl
n "lemo_trig"
t "std_logic"
prec "--bcid_l1a       : in     std_logic_vector (15 downto 0);
--com_abc_o      : in     std_logic;
--l1id           : in     slv16;
--l1r_abc_o      : in     std_logic;"
preAdd 0
o 18
suid 29,0
)
declText (MLText
uid 780,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,20600,82400,26600"
st "--bcid_l1a       : in     std_logic_vector (15 downto 0);
--com_abc_o      : in     std_logic;
--l1id           : in     slv16;
--l1r_abc_o      : in     std_logic;
signal lemo_trig    : std_logic"
)
)
*88 (Net
uid 797,0
decl (Decl
n "bcid"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 19
suid 31,0
)
declText (MLText
uid 798,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,1400,81300,2600"
st "signal bcid         : std_logic_vector(11 DOWNTO 0)"
)
)
*89 (Net
uid 809,0
decl (Decl
n "trig40"
t "std_logic"
o 20
suid 33,0
)
declText (MLText
uid 810,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,53000,70200,54200"
st "signal trig40       : std_logic"
)
)
*90 (SaComponent
uid 888,0
optionalChildren [
*91 (CptPort
uid 897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1000,57625,-250,58375"
)
tg (CPTG
uid 899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 900,0
va (VaSet
)
xt "-2700,57500,-2000,58500"
st "hi"
ju 2
blo "-2000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*92 (CptPort
uid 901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1000,58625,-250,59375"
)
tg (CPTG
uid 903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 904,0
va (VaSet
)
xt "-2700,58500,-2000,59500"
st "lo"
ju 2
blo "-2000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 889,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-7000,57000,-1000,60000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 890,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 891,0
va (VaSet
font "helvetica,8,1"
)
xt "-5400,60000,-3700,61000"
st "utils"
blo "-5400,60800"
tm "BdLibraryNameMgr"
)
*94 (Text
uid 892,0
va (VaSet
font "helvetica,8,1"
)
xt "-5400,61000,-1800,62000"
st "m_power"
blo "-5400,61800"
tm "CptNameMgr"
)
*95 (Text
uid 893,0
va (VaSet
font "helvetica,8,1"
)
xt "-5400,62000,-1700,63000"
st "Umpower"
blo "-5400,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 894,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 895,0
text (MLText
uid 896,0
va (VaSet
font "clean,8,0"
)
xt "-4500,49000,-4500,49000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*96 (Net
uid 917,0
decl (Decl
n "HI"
t "std_logic"
o 23
suid 36,0
)
declText (MLText
uid 918,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,-1000,69700,200"
st "signal HI           : std_logic"
)
)
*97 (Net
uid 919,0
decl (Decl
n "LO"
t "std_logic"
o 24
suid 37,0
)
declText (MLText
uid 920,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,200,70000,1400"
st "signal LO           : std_logic"
)
)
*98 (Net
uid 1115,0
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 18
suid 39,0
)
declText (MLText
uid 1116,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,32600,81000,33800"
st "signal rawsigs      : std_logic_vector(15 downto 0)"
)
)
*99 (Net
uid 1252,0
lang 2
decl (Decl
n "busy"
t "std_logic"
o 19
suid 42,0
)
declText (MLText
uid 1253,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,5000,70100,6200"
st "signal busy         : std_logic"
)
)
*100 (Net
uid 1260,0
lang 2
decl (Decl
n "lemo_bcr"
t "std_logic"
o 20
suid 43,0
)
declText (MLText
uid 1261,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,18200,71000,19400"
st "signal lemo_bcr     : std_logic"
)
)
*101 (Net
uid 1268,0
lang 2
decl (Decl
n "lemo_ecr"
t "std_logic"
o 21
suid 44,0
)
declText (MLText
uid 1269,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,19400,70900,20600"
st "signal lemo_ecr     : std_logic"
)
)
*102 (Net
uid 1276,0
lang 2
decl (Decl
n "ocraw_start"
t "std_logic"
o 22
suid 45,0
)
declText (MLText
uid 1277,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,29000,71500,30200"
st "signal ocraw_start  : std_logic"
)
)
*103 (Net
uid 1300,0
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 47,0
)
declText (MLText
uid 1301,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,30200,81400,31400"
st "signal outsigs_o    : std_logic_vector(15 downto 0)"
)
)
*104 (Net
uid 1388,0
decl (Decl
n "tb_flags"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 23
suid 58,0
)
declText (MLText
uid 1389,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,39800,81400,41000"
st "signal tb_flags     : std_logic_vector(7 DOWNTO 0)"
)
)
*105 (Net
uid 1390,0
decl (Decl
n "busy_all"
t "std_logic"
o 21
suid 59,0
)
declText (MLText
uid 1391,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,6200,70400,7400"
st "signal busy_all     : std_logic"
)
)
*106 (Net
uid 1392,0
lang 2
decl (Decl
n "ecr_all"
t "std_logic"
o 29
suid 60,0
)
declText (MLText
uid 1393,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,14600,70000,15800"
st "signal ecr_all      : std_logic"
)
)
*107 (Net
uid 1394,0
lang 2
decl (Decl
n "l0id_l1"
t "std_logic_vector"
b "(7 downto 0)"
o 30
suid 61,0
)
declText (MLText
uid 1395,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,17000,79900,18200"
st "signal l0id_l1      : std_logic_vector(7 downto 0)"
)
)
*108 (Net
uid 1396,0
decl (Decl
n "l0id"
t "std_logic_vector"
b "(31 downto 0)"
o 31
suid 62,0
)
declText (MLText
uid 1397,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,15800,80000,17000"
st "signal l0id         : std_logic_vector(31 downto 0)"
)
)
*109 (Net
uid 1398,0
decl (Decl
n "pretrig"
t "std_logic"
o 32
suid 63,0
)
declText (MLText
uid 1399,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,31400,70200,32600"
st "signal pretrig      : std_logic"
)
)
*110 (Net
uid 1400,0
decl (Decl
n "busy_ext"
t "std_logic"
o 27
suid 64,0
)
declText (MLText
uid 1401,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,7400,71000,8600"
st "signal busy_ext     : std_logic"
)
)
*111 (Net
uid 1402,0
lang 2
decl (Decl
n "trig_out"
t "std_logic"
o 25
suid 65,0
)
declText (MLText
uid 1403,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,55400,70500,56600"
st "signal trig_out     : std_logic"
)
)
*112 (Net
uid 1404,0
lang 2
decl (Decl
n "bcr_all"
t "std_logic"
o 26
suid 66,0
)
declText (MLText
uid 1405,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,3800,70100,5000"
st "signal bcr_all      : std_logic"
)
)
*113 (Net
uid 1406,0
decl (Decl
n "trg_all_mask"
t "std_logic_vector"
b "(15 downto 0)"
o 24
suid 67,0
)
declText (MLText
uid 1407,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,51800,81800,53000"
st "signal trg_all_mask : std_logic_vector(15 downto 0)"
)
)
*114 (SaComponent
uid 1537,0
optionalChildren [
*115 (CptPort
uid 1546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14000,8625,14750,9375"
)
tg (CPTG
uid 1548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1549,0
va (VaSet
)
xt "3100,8500,13000,9500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "13000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*116 (CptPort
uid 1550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14000,9625,14750,10375"
)
tg (CPTG
uid 1552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1553,0
va (VaSet
)
xt "2000,9500,13000,10500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "13000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*117 (CptPort
uid 1554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,8625,-1000,9375"
)
tg (CPTG
uid 1556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1557,0
va (VaSet
)
xt "0,8500,1000,9500"
st "clk"
blo "0,9300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*118 (CptPort
uid 1558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,9625,-1000,10375"
)
tg (CPTG
uid 1560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1561,0
va (VaSet
)
xt "0,9500,1000,10500"
st "rst"
blo "0,10300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 1538,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,8000,14000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1539,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 1540,0
va (VaSet
font "helvetica,8,1"
)
xt "4550,11000,6250,12000"
st "utils"
blo "4550,11800"
tm "BdLibraryNameMgr"
)
*120 (Text
uid 1541,0
va (VaSet
font "helvetica,8,1"
)
xt "4550,12000,8450,13000"
st "ticks_gen"
blo "4550,12800"
tm "CptNameMgr"
)
*121 (Text
uid 1542,0
va (VaSet
font "helvetica,8,1"
)
xt "4550,13000,8550,14000"
st "Uticksgen"
blo "4550,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1543,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1544,0
text (MLText
uid 1545,0
va (VaSet
font "clean,8,0"
)
xt "2000,6400,17500,8000"
st "SIM_MODE = 1     ( integer )  
CLK_MHZ  = 80    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*122 (Net
uid 1590,0
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 33
suid 70,0
)
declText (MLText
uid 1591,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,45800,85400,47000"
st "signal tick         : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*123 (Net
uid 1592,0
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 32
suid 71,0
)
declText (MLText
uid 1593,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,50600,85700,51800"
st "signal tog          : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*124 (Net
uid 1678,0
decl (Decl
n "tlu_trig"
t "std_logic"
o 42
suid 84,0
)
declText (MLText
uid 1679,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,49400,70100,50600"
st "signal tlu_trig     : std_logic"
)
)
*125 (Net
uid 1849,0
lang 2
decl (Decl
n "lls"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 43
suid 87,0
)
declText (MLText
uid 1850,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,26600,67800,29000"
st "-- locallink tx interface
signal lls          : t_llsrc"
)
)
*126 (Net
uid 1851,0
decl (Decl
n "tlu_tclk"
t "std_logic"
o 38
suid 88,0
)
declText (MLText
uid 1852,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,48200,70100,49400"
st "signal tlu_tclk     : std_logic"
)
)
*127 (Net
uid 1853,0
decl (Decl
n "tlu_busy"
t "std_logic"
o 37
suid 89,0
)
declText (MLText
uid 1854,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,47000,70600,48200"
st "signal tlu_busy     : std_logic"
)
)
*128 (Net
uid 1855,0
decl (Decl
n "tdc_counter2"
t "std_logic_vector"
b "(31 downto 0)"
o 36
suid 90,0
)
declText (MLText
uid 1856,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,44600,82200,45800"
st "signal tdc_counter2 : std_logic_vector(31 downto 0)"
)
)
*129 (Net
uid 1857,0
decl (Decl
n "tdc_counter1"
t "std_logic_vector"
b "(31 downto 0)"
o 35
suid 91,0
)
declText (MLText
uid 1858,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,43400,82200,44600"
st "signal tdc_counter1 : std_logic_vector(31 downto 0)"
)
)
*130 (Net
uid 1859,0
decl (Decl
n "tdc_code"
t "std_logic_vector"
b "(19 downto 0)"
o 34
suid 92,0
)
declText (MLText
uid 1860,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,42200,81500,43400"
st "signal tdc_code     : std_logic_vector(19 downto 0)"
)
)
*131 (Net
uid 1873,0
decl (Decl
n "dbg_trig_ext"
t "std_logic"
o 28
suid 93,0
)
declText (MLText
uid 1874,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,13400,71700,14600"
st "signal dbg_trig_ext : std_logic"
)
)
*132 (Net
uid 2016,0
lang 2
decl (Decl
n "clk40"
t "std_logic"
o 42
suid 97,0
)
declText (MLText
uid 2017,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,11000,70100,12200"
st "signal clk40        : std_logic"
)
)
*133 (Net
uid 2135,0
lang 2
decl (Decl
n "clk160"
t "std_logic"
o 42
suid 99,0
)
declText (MLText
uid 2136,0
va (VaSet
font "helvetica,10,0"
)
xt "57000,9800,70400,11000"
st "signal clk160       : std_logic"
)
)
*134 (Wire
uid 65,0
shape (OrthoPolyLine
uid 66,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,30000,43000,30000"
pts [
"35750,30000"
"43000,30000"
]
)
start &9
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "37000,29000,40200,30000"
st "bcid_l1a"
blo "37000,29800"
tm "WireNameMgr"
)
)
on &48
)
*135 (Wire
uid 97,0
shape (OrthoPolyLine
uid 98,0
va (VaSet
vasetType 3
)
xt "2750,19000,14250,19000"
pts [
"2750,19000"
"14250,19000"
]
)
start &67
end &2
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102,0
va (VaSet
)
xt "4000,18000,5000,19000"
st "clk"
blo "4000,18800"
tm "WireNameMgr"
)
)
on &49
)
*136 (Wire
uid 105,0
shape (OrthoPolyLine
uid 106,0
va (VaSet
vasetType 3
)
xt "2750,20000,14250,20000"
pts [
"2750,20000"
"14250,20000"
]
)
start &68
end &3
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 110,0
va (VaSet
)
xt "4000,19000,5000,20000"
st "rst"
blo "4000,19800"
tm "WireNameMgr"
)
)
on &50
)
*137 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "2750,21000,14250,21000"
pts [
"2750,21000"
"14250,21000"
]
)
start &69
end &39
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
)
xt "4000,20000,7400,21000"
st "strobe40"
blo "4000,20800"
tm "WireNameMgr"
)
)
on &83
)
*138 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,24000,14250,24000"
pts [
"2750,24000"
"14250,24000"
]
)
start &66
end &4
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
)
xt "4000,23000,5200,24000"
st "reg"
blo "4000,23800"
tm "WireNameMgr"
)
)
on &51
)
*139 (Wire
uid 137,0
shape (OrthoPolyLine
uid 138,0
va (VaSet
vasetType 3
)
xt "2750,23000,14250,23000"
pts [
"2750,23000"
"14250,23000"
]
)
start &65
end &5
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "4000,22000,7500,23000"
st "command"
blo "4000,22800"
tm "WireNameMgr"
)
)
on &52
)
*140 (Wire
uid 666,0
shape (OrthoPolyLine
uid 667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,37000,43000,37000"
pts [
"35750,37000"
"43000,37000"
]
)
start &6
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 671,0
va (VaSet
)
xt "37000,36000,40900,37000"
st "tb_bcount"
blo "37000,36800"
tm "WireNameMgr"
)
)
on &84
)
*141 (Wire
uid 674,0
shape (OrthoPolyLine
uid 675,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,38000,43000,38000"
pts [
"35750,38000"
"43000,38000"
]
)
start &7
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
)
xt "37000,37000,40700,38000"
st "tb_tcount"
blo "37000,37800"
tm "WireNameMgr"
)
)
on &85
)
*142 (Wire
uid 682,0
shape (OrthoPolyLine
uid 683,0
va (VaSet
vasetType 3
)
xt "35750,20000,43000,20000"
pts [
"35750,20000"
"43000,20000"
]
)
start &8
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 687,0
va (VaSet
)
xt "37000,19000,39300,20000"
st "trig80"
blo "37000,19800"
tm "WireNameMgr"
)
)
on &86
)
*143 (Wire
uid 781,0
shape (OrthoPolyLine
uid 782,0
va (VaSet
vasetType 3
)
xt "2750,32000,14250,32000"
pts [
"2750,32000"
"14250,32000"
]
)
start &70
end &11
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 786,0
va (VaSet
)
xt "4000,31000,7500,32000"
st "lemo_trig"
blo "4000,31800"
tm "WireNameMgr"
)
)
on &87
)
*144 (Wire
uid 791,0
shape (OrthoPolyLine
uid 792,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,29000,43000,29000"
pts [
"35750,29000"
"43000,29000"
]
)
start &10
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
)
xt "37000,28000,38600,29000"
st "bcid"
blo "37000,28800"
tm "WireNameMgr"
)
)
on &88
)
*145 (Wire
uid 803,0
shape (OrthoPolyLine
uid 804,0
va (VaSet
vasetType 3
)
xt "35750,21000,43000,21000"
pts [
"35750,21000"
"43000,21000"
]
)
start &12
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 808,0
va (VaSet
)
xt "37000,20000,39300,21000"
st "trig40"
blo "37000,20800"
tm "WireNameMgr"
)
)
on &89
)
*146 (Wire
uid 882,0
shape (OrthoPolyLine
uid 883,0
va (VaSet
vasetType 3
)
xt "10000,33000,14250,33000"
pts [
"10000,33000"
"14250,33000"
]
)
end &14
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 887,0
va (VaSet
)
xt "11000,32000,11800,33000"
st "HI"
blo "11000,32800"
tm "WireNameMgr"
)
)
on &96
)
*147 (Wire
uid 905,0
shape (OrthoPolyLine
uid 906,0
va (VaSet
vasetType 3
)
xt "-250,58000,3000,58000"
pts [
"-250,58000"
"3000,58000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 910,0
va (VaSet
)
xt "1000,57000,1800,58000"
st "HI"
blo "1000,57800"
tm "WireNameMgr"
)
)
on &96
)
*148 (Wire
uid 911,0
shape (OrthoPolyLine
uid 912,0
va (VaSet
vasetType 3
)
xt "-250,59000,3000,59000"
pts [
"-250,59000"
"3000,59000"
]
)
start &92
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
)
xt "1000,58000,2100,59000"
st "LO"
blo "1000,58800"
tm "WireNameMgr"
)
)
on &97
)
*149 (Wire
uid 1012,0
shape (OrthoPolyLine
uid 1013,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,26000,14250,26000"
pts [
"2750,26000"
"14250,26000"
]
)
start &75
end &17
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1017,0
va (VaSet
)
xt "4000,25000,6800,26000"
st "rawsigs"
blo "4000,25800"
tm "WireNameMgr"
)
)
on &98
)
*150 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
)
xt "2750,42000,14250,42000"
pts [
"2750,42000"
"14250,42000"
]
)
start &71
end &13
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
)
xt "4000,41000,5700,42000"
st "busy"
blo "4000,41800"
tm "WireNameMgr"
)
)
on &99
)
*151 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
)
xt "2750,35000,14250,35000"
pts [
"2750,35000"
"14250,35000"
]
)
start &72
end &27
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
)
xt "4000,34000,7400,35000"
st "lemo_bcr"
blo "4000,34800"
tm "WireNameMgr"
)
)
on &100
)
*152 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
)
xt "2750,36000,14250,36000"
pts [
"2750,36000"
"14250,36000"
]
)
start &73
end &28
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1275,0
va (VaSet
)
xt "4000,35000,7300,36000"
st "lemo_ecr"
blo "4000,35800"
tm "WireNameMgr"
)
)
on &101
)
*153 (Wire
uid 1278,0
shape (OrthoPolyLine
uid 1279,0
va (VaSet
vasetType 3
)
xt "2750,38000,14250,38000"
pts [
"2750,38000"
"14250,38000"
]
)
start &74
end &29
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1283,0
va (VaSet
)
xt "8000,37000,12900,38000"
st "ocraw_start"
blo "8000,37800"
tm "WireNameMgr"
)
)
on &102
)
*154 (Wire
uid 1294,0
shape (OrthoPolyLine
uid 1295,0
va (VaSet
vasetType 3
)
xt "35750,41000,43000,41000"
pts [
"35750,41000"
"43000,41000"
]
)
start &15
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
)
xt "37000,40000,40000,41000"
st "busy_all"
blo "37000,40800"
tm "WireNameMgr"
)
)
on &105
)
*155 (Wire
uid 1302,0
shape (OrthoPolyLine
uid 1303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,25000,43000,25000"
pts [
"35750,25000"
"43000,25000"
]
)
start &16
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1307,0
va (VaSet
)
xt "37000,24000,40700,25000"
st "outsigs_o"
blo "37000,24800"
tm "WireNameMgr"
)
)
on &103
)
*156 (Wire
uid 1310,0
shape (OrthoPolyLine
uid 1311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,35000,43000,35000"
pts [
"35750,35000"
"43000,35000"
]
)
start &18
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1315,0
va (VaSet
)
xt "37000,34000,40100,35000"
st "tb_flags"
blo "37000,34800"
tm "WireNameMgr"
)
)
on &104
)
*157 (Wire
uid 1318,0
shape (OrthoPolyLine
uid 1319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,40000,43000,40000"
pts [
"35750,40000"
"43000,40000"
]
)
start &19
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1323,0
va (VaSet
)
xt "37000,39000,42200,40000"
st "trg_all_mask"
blo "37000,39800"
tm "WireNameMgr"
)
)
on &113
)
*158 (Wire
uid 1326,0
shape (OrthoPolyLine
uid 1327,0
va (VaSet
vasetType 3
)
xt "35750,22000,43000,22000"
pts [
"35750,22000"
"43000,22000"
]
)
start &20
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1331,0
va (VaSet
)
xt "37000,21000,40000,22000"
st "trig_out"
blo "37000,21800"
tm "WireNameMgr"
)
)
on &111
)
*159 (Wire
uid 1334,0
shape (OrthoPolyLine
uid 1335,0
va (VaSet
vasetType 3
)
xt "35750,49000,43000,49000"
pts [
"35750,49000"
"43000,49000"
]
)
start &21
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1339,0
va (VaSet
)
xt "37000,48000,39500,49000"
st "bcr_all"
blo "37000,48800"
tm "WireNameMgr"
)
)
on &112
)
*160 (Wire
uid 1342,0
shape (OrthoPolyLine
uid 1343,0
va (VaSet
vasetType 3
)
xt "35750,51000,43000,51000"
pts [
"35750,51000"
"43000,51000"
]
)
start &22
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1347,0
va (VaSet
)
xt "37000,50000,40400,51000"
st "busy_ext"
blo "37000,50800"
tm "WireNameMgr"
)
)
on &110
)
*161 (Wire
uid 1350,0
shape (OrthoPolyLine
uid 1351,0
va (VaSet
vasetType 3
)
xt "35750,47000,43000,47000"
pts [
"35750,47000"
"43000,47000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1355,0
va (VaSet
)
xt "37000,46000,42500,47000"
st "dbg_trig_ext"
blo "37000,46800"
tm "WireNameMgr"
)
)
on &131
)
*162 (Wire
uid 1358,0
shape (OrthoPolyLine
uid 1359,0
va (VaSet
vasetType 3
)
xt "35750,48000,43000,48000"
pts [
"35750,48000"
"43000,48000"
]
)
start &24
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1363,0
va (VaSet
)
xt "37000,47000,39400,48000"
st "ecr_all"
blo "37000,47800"
tm "WireNameMgr"
)
)
on &106
)
*163 (Wire
uid 1366,0
shape (OrthoPolyLine
uid 1367,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,43000,43000,43000"
pts [
"35750,43000"
"43000,43000"
]
)
start &25
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1371,0
va (VaSet
)
xt "37000,42000,39600,43000"
st "l0id_l1"
blo "37000,42800"
tm "WireNameMgr"
)
)
on &107
)
*164 (Wire
uid 1374,0
shape (OrthoPolyLine
uid 1375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,44000,43000,44000"
pts [
"35750,44000"
"43000,44000"
]
)
start &26
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1379,0
va (VaSet
)
xt "37000,43000,38400,44000"
st "l0id"
blo "37000,43800"
tm "WireNameMgr"
)
)
on &108
)
*165 (Wire
uid 1382,0
shape (OrthoPolyLine
uid 1383,0
va (VaSet
vasetType 3
)
xt "35750,23000,43000,23000"
pts [
"35750,23000"
"43000,23000"
]
)
start &30
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1387,0
va (VaSet
)
xt "37000,22000,39500,23000"
st "pretrig"
blo "37000,22800"
tm "WireNameMgr"
)
)
on &109
)
*166 (Wire
uid 1562,0
shape (OrthoPolyLine
uid 1563,0
va (VaSet
vasetType 3
)
xt "-5000,9000,-1750,9000"
pts [
"-5000,9000"
"-1750,9000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
)
xt "-4000,8000,-3000,9000"
st "clk"
blo "-4000,8800"
tm "WireNameMgr"
)
)
on &49
)
*167 (Wire
uid 1568,0
shape (OrthoPolyLine
uid 1569,0
va (VaSet
vasetType 3
)
xt "-5000,10000,-1750,10000"
pts [
"-5000,10000"
"-1750,10000"
]
)
end &118
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1573,0
va (VaSet
)
xt "-4000,9000,-3000,10000"
st "rst"
blo "-4000,9800"
tm "WireNameMgr"
)
)
on &50
)
*168 (Wire
uid 1574,0
shape (OrthoPolyLine
uid 1575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14750,10000,20000,10000"
pts [
"14750,10000"
"20000,10000"
]
)
start &116
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1579,0
va (VaSet
)
xt "16000,9000,17300,10000"
st "tog"
blo "16000,9800"
tm "WireNameMgr"
)
)
on &123
)
*169 (Wire
uid 1580,0
shape (OrthoPolyLine
uid 1581,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14750,9000,20000,9000"
pts [
"14750,9000"
"20000,9000"
]
)
start &115
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1585,0
va (VaSet
)
xt "16000,8000,17300,9000"
st "tick"
blo "16000,8800"
tm "WireNameMgr"
)
)
on &122
)
*170 (Wire
uid 1596,0
shape (OrthoPolyLine
uid 1597,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,52000,43000,52000"
pts [
"35750,52000"
"43000,52000"
]
)
start &31
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1601,0
va (VaSet
)
xt "37000,51000,40500,52000"
st "tdc_code"
blo "37000,51800"
tm "WireNameMgr"
)
)
on &130
)
*171 (Wire
uid 1604,0
shape (OrthoPolyLine
uid 1605,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,53000,43000,53000"
pts [
"35750,53000"
"43000,53000"
]
)
start &32
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1609,0
va (VaSet
)
xt "37000,52000,42500,53000"
st "tdc_counter1"
blo "37000,52800"
tm "WireNameMgr"
)
)
on &129
)
*172 (Wire
uid 1612,0
shape (OrthoPolyLine
uid 1613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35750,54000,43000,54000"
pts [
"35750,54000"
"43000,54000"
]
)
start &33
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1617,0
va (VaSet
)
xt "37000,53000,42500,54000"
st "tdc_counter2"
blo "37000,53800"
tm "WireNameMgr"
)
)
on &128
)
*173 (Wire
uid 1620,0
shape (OrthoPolyLine
uid 1621,0
va (VaSet
vasetType 3
)
xt "35750,55000,43000,55000"
pts [
"35750,55000"
"43000,55000"
]
)
start &34
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1625,0
va (VaSet
)
xt "37000,54000,40100,55000"
st "tlu_busy"
blo "37000,54800"
tm "WireNameMgr"
)
)
on &127
)
*174 (Wire
uid 1628,0
shape (OrthoPolyLine
uid 1629,0
va (VaSet
vasetType 3
)
xt "35750,56000,43000,56000"
pts [
"35750,56000"
"43000,56000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1633,0
va (VaSet
)
xt "37000,55000,39700,56000"
st "tlu_tclk"
blo "37000,55800"
tm "WireNameMgr"
)
)
on &126
)
*175 (Wire
uid 1652,0
shape (OrthoPolyLine
uid 1653,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,53000,14250,53000"
pts [
"9000,53000"
"14250,53000"
]
)
end &40
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1657,0
va (VaSet
)
xt "10000,52000,11300,53000"
st "tick"
blo "10000,52800"
tm "WireNameMgr"
)
)
on &122
)
*176 (Wire
uid 1660,0
shape (OrthoPolyLine
uid 1661,0
va (VaSet
vasetType 3
)
xt "5000,50000,14250,50000"
pts [
"5000,50000"
"14250,50000"
]
)
end &36
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1665,0
va (VaSet
)
xt "6000,49000,8700,50000"
st "tlu_trig"
blo "6000,49800"
tm "WireNameMgr"
)
)
on &124
)
*177 (Wire
uid 1668,0
shape (OrthoPolyLine
uid 1669,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,54000,14250,54000"
pts [
"9000,54000"
"14250,54000"
]
)
end &41
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1673,0
va (VaSet
)
xt "10000,53000,11300,54000"
st "tog"
blo "10000,53800"
tm "WireNameMgr"
)
)
on &123
)
*178 (Wire
uid 1704,0
shape (OrthoPolyLine
uid 1705,0
va (VaSet
vasetType 3
)
xt "2750,43000,8000,43000"
pts [
"2750,43000"
"8000,43000"
]
)
start &76
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1709,0
va (VaSet
)
xt "4000,42000,6700,43000"
st "tlu_trig"
blo "4000,42800"
tm "WireNameMgr"
)
)
on &124
)
*179 (Wire
uid 1835,0
shape (OrthoPolyLine
uid 1836,0
va (VaSet
vasetType 3
)
xt "35750,60000,40000,60000"
pts [
"40000,60000"
"35750,60000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1840,0
va (VaSet
)
xt "37000,59000,37800,60000"
st "HI"
blo "37000,59800"
tm "WireNameMgr"
)
)
on &96
)
*180 (Wire
uid 1843,0
shape (OrthoPolyLine
uid 1844,0
va (VaSet
vasetType 3
)
xt "35750,59000,40000,59000"
pts [
"35750,59000"
"40000,59000"
]
)
start &38
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1848,0
va (VaSet
)
xt "37000,58000,37800,59000"
st "lls"
blo "37000,58800"
tm "WireNameMgr"
)
)
on &125
)
*181 (Wire
uid 2010,0
shape (OrthoPolyLine
uid 2011,0
va (VaSet
vasetType 3
)
xt "2750,28000,14250,28000"
pts [
"2750,28000"
"14250,28000"
]
)
start &78
end &42
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2015,0
va (VaSet
)
xt "4000,27000,6000,28000"
st "clk40"
blo "4000,27800"
tm "WireNameMgr"
)
)
on &132
)
*182 (Wire
uid 2129,0
shape (OrthoPolyLine
uid 2130,0
va (VaSet
vasetType 3
)
xt "2750,47000,14250,47000"
pts [
"2750,47000"
"14250,47000"
]
)
start &79
end &43
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2134,0
va (VaSet
)
xt "4000,46000,6500,47000"
st "clk160"
blo "4000,46800"
tm "WireNameMgr"
)
)
on &133
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *183 (PackageList
uid 303,0
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
uid 304,0
va (VaSet
font "courier,8,1"
)
xt "-10000,-4900,-3500,-4000"
st "Package List"
blo "-10000,-4200"
)
*185 (MLText
uid 305,0
va (VaSet
)
xt "-10000,-4000,2900,4000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;
library utils;
use utils.pkg_types.ALL;
library hsio;
use hsio.pkg_hsio_globals.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 306,0
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 307,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*187 (Text
uid 308,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*188 (MLText
uid 309,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*189 (Text
uid 310,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*190 (MLText
uid 311,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*191 (Text
uid 312,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*192 (MLText
uid 313,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-37620,8149,66908,85885"
cachedDiagramExtent "-10000,-4900,85700,63000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2138,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "900,1000,3900,2000"
st "Panel0"
blo "900,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*193 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2350,3500,6350,4700"
st "<library>"
blo "2350,4500"
tm "BdLibraryNameMgr"
)
*194 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2350,4700,5950,5900"
st "<block>"
blo "2350,5700"
tm "BlkNameMgr"
)
*195 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2350,5900,4350,7100"
st "U_0"
blo "2350,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "2350,13500,2350,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*197 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*198 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*200 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*201 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*203 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*204 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*206 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*207 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
va (VaSet
)
xt "3250,4000,4650,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*209 (Text
va (VaSet
)
xt "3250,5000,3750,6000"
st "1"
blo "3250,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "-1650,-1200,14050,0"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*210 (Text
va (VaSet
font "helvetica,10,1"
)
xt "13800,20000,24000,21200"
st "Frame Declarations"
blo "13800,21000"
)
*211 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "13800,21200,13800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "-1000,-1200,8700,0"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
va (VaSet
font "helvetica,10,1"
)
xt "13800,20000,24000,21200"
st "Frame Declarations"
blo "13800,21000"
)
*213 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "13800,21200,13800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "55000,-4000,60500,-3000"
st "Declarations"
blo "55000,-3200"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "55000,-3000,57400,-2000"
st "Ports:"
blo "55000,-2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55000,-4000,58700,-3000"
st "Pre User:"
blo "55000,-3200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "55000,-4000,55000,-4000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "helvetica,8,1"
)
xt "55000,-2000,62200,-1000"
st "Diagram Signals:"
blo "55000,-1200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55000,-4000,59700,-3000"
st "Post User:"
blo "55000,-3200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "55000,-4000,55000,-4000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 99,0
usingSuid 1
emptyRow *214 (LEmptyRow
)
uid 316,0
optionalChildren [
*215 (RefLabelRowHdr
)
*216 (TitleRowHdr
)
*217 (FilterRowHdr
)
*218 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*219 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*220 (GroupColHdr
tm "GroupColHdrMgr"
)
*221 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*222 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*223 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*224 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*225 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*226 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bcid_l1a"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 1
suid 1,0
)
)
uid 281,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 5
suid 5,0
)
)
uid 289,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 6
suid 6,0
)
)
uid 291,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 297,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "command"
t "slv16"
o 10
suid 10,0
)
)
uid 299,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 7
suid 14,0
)
)
uid 579,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_bcount"
t "std_logic_vector"
b "(15 downto 0)"
o 15
suid 23,0
)
)
uid 700,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_tcount"
t "std_logic_vector"
b "(15 downto 0)"
o 16
suid 24,0
)
)
uid 702,0
)
*235 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trig80"
t "std_logic"
o 17
suid 25,0
)
)
uid 704,0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lemo_trig"
t "std_logic"
prec "--bcid_l1a       : in     std_logic_vector (15 downto 0);
--com_abc_o      : in     std_logic;
--l1id           : in     slv16;
--l1r_abc_o      : in     std_logic;"
preAdd 0
o 18
suid 29,0
)
)
uid 787,0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bcid"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 19
suid 31,0
)
)
uid 799,0
)
*238 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trig40"
t "std_logic"
o 20
suid 33,0
)
)
uid 811,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 23
suid 36,0
)
)
uid 921,0
)
*240 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 24
suid 37,0
)
)
uid 923,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 18
suid 39,0
)
)
uid 1117,0
)
*242 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "busy"
t "std_logic"
o 19
suid 42,0
)
)
uid 1284,0
)
*243 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "lemo_bcr"
t "std_logic"
o 20
suid 43,0
)
)
uid 1286,0
)
*244 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "lemo_ecr"
t "std_logic"
o 21
suid 44,0
)
)
uid 1288,0
)
*245 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ocraw_start"
t "std_logic"
o 22
suid 45,0
)
)
uid 1290,0
)
*246 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 47,0
)
)
uid 1408,0
)
*247 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tb_flags"
t "std_logic_vector"
b "(7 DOWNTO 0)"
posAdd 0
o 23
suid 58,0
)
)
uid 1412,0
)
*248 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_all"
t "std_logic"
o 21
suid 59,0
)
)
uid 1414,0
)
*249 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ecr_all"
t "std_logic"
o 29
suid 60,0
)
)
uid 1416,0
)
*250 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "l0id_l1"
t "std_logic_vector"
b "(7 downto 0)"
o 30
suid 61,0
)
)
uid 1418,0
)
*251 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l0id"
t "std_logic_vector"
b "(31 downto 0)"
o 31
suid 62,0
)
)
uid 1420,0
)
*252 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pretrig"
t "std_logic"
o 32
suid 63,0
)
)
uid 1422,0
)
*253 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_ext"
t "std_logic"
o 27
suid 64,0
)
)
uid 1424,0
)
*254 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "trig_out"
t "std_logic"
o 25
suid 65,0
)
)
uid 1426,0
)
*255 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "bcr_all"
t "std_logic"
o 26
suid 66,0
)
)
uid 1428,0
)
*256 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trg_all_mask"
t "std_logic_vector"
b "(15 downto 0)"
o 24
suid 67,0
)
)
uid 1430,0
)
*257 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 33
suid 70,0
)
)
uid 1680,0
)
*258 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 32
suid 71,0
)
)
uid 1682,0
)
*259 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_trig"
t "std_logic"
o 42
suid 84,0
)
)
uid 1698,0
)
*260 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "lls"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 43
suid 87,0
)
)
uid 1861,0
)
*261 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_tclk"
t "std_logic"
o 38
suid 88,0
)
)
uid 1863,0
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_busy"
t "std_logic"
o 37
suid 89,0
)
)
uid 1865,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdc_counter2"
t "std_logic_vector"
b "(31 downto 0)"
o 36
suid 90,0
)
)
uid 1867,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdc_counter1"
t "std_logic_vector"
b "(31 downto 0)"
o 35
suid 91,0
)
)
uid 1869,0
)
*265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdc_code"
t "std_logic_vector"
b "(19 downto 0)"
o 34
suid 92,0
)
)
uid 1871,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_trig_ext"
t "std_logic"
o 28
suid 93,0
)
)
uid 1875,0
)
*267 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk40"
t "std_logic"
o 42
suid 97,0
)
)
uid 2018,0
)
*268 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk160"
t "std_logic"
o 42
suid 99,0
)
)
uid 2137,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 329,0
optionalChildren [
*269 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *270 (MRCItem
litem &214
pos 42
dimension 20
)
uid 331,0
optionalChildren [
*271 (MRCItem
litem &215
pos 0
dimension 20
uid 332,0
)
*272 (MRCItem
litem &216
pos 1
dimension 23
uid 333,0
)
*273 (MRCItem
litem &217
pos 2
hidden 1
dimension 20
uid 334,0
)
*274 (MRCItem
litem &227
pos 0
dimension 20
uid 282,0
)
*275 (MRCItem
litem &228
pos 1
dimension 20
uid 290,0
)
*276 (MRCItem
litem &229
pos 2
dimension 20
uid 292,0
)
*277 (MRCItem
litem &230
pos 3
dimension 20
uid 298,0
)
*278 (MRCItem
litem &231
pos 4
dimension 20
uid 300,0
)
*279 (MRCItem
litem &232
pos 5
dimension 20
uid 580,0
)
*280 (MRCItem
litem &233
pos 6
dimension 20
uid 701,0
)
*281 (MRCItem
litem &234
pos 7
dimension 20
uid 703,0
)
*282 (MRCItem
litem &235
pos 8
dimension 20
uid 705,0
)
*283 (MRCItem
litem &236
pos 9
dimension 20
uid 788,0
)
*284 (MRCItem
litem &237
pos 10
dimension 20
uid 800,0
)
*285 (MRCItem
litem &238
pos 11
dimension 20
uid 812,0
)
*286 (MRCItem
litem &239
pos 12
dimension 20
uid 922,0
)
*287 (MRCItem
litem &240
pos 13
dimension 20
uid 924,0
)
*288 (MRCItem
litem &241
pos 14
dimension 20
uid 1118,0
)
*289 (MRCItem
litem &242
pos 15
dimension 20
uid 1285,0
)
*290 (MRCItem
litem &243
pos 16
dimension 20
uid 1287,0
)
*291 (MRCItem
litem &244
pos 17
dimension 20
uid 1289,0
)
*292 (MRCItem
litem &245
pos 18
dimension 20
uid 1291,0
)
*293 (MRCItem
litem &246
pos 19
dimension 20
uid 1409,0
)
*294 (MRCItem
litem &247
pos 20
dimension 20
uid 1413,0
)
*295 (MRCItem
litem &248
pos 21
dimension 20
uid 1415,0
)
*296 (MRCItem
litem &249
pos 22
dimension 20
uid 1417,0
)
*297 (MRCItem
litem &250
pos 23
dimension 20
uid 1419,0
)
*298 (MRCItem
litem &251
pos 24
dimension 20
uid 1421,0
)
*299 (MRCItem
litem &252
pos 25
dimension 20
uid 1423,0
)
*300 (MRCItem
litem &253
pos 26
dimension 20
uid 1425,0
)
*301 (MRCItem
litem &254
pos 27
dimension 20
uid 1427,0
)
*302 (MRCItem
litem &255
pos 28
dimension 20
uid 1429,0
)
*303 (MRCItem
litem &256
pos 29
dimension 20
uid 1431,0
)
*304 (MRCItem
litem &257
pos 30
dimension 20
uid 1681,0
)
*305 (MRCItem
litem &258
pos 31
dimension 20
uid 1683,0
)
*306 (MRCItem
litem &259
pos 32
dimension 20
uid 1699,0
)
*307 (MRCItem
litem &260
pos 33
dimension 20
uid 1862,0
)
*308 (MRCItem
litem &261
pos 34
dimension 20
uid 1864,0
)
*309 (MRCItem
litem &262
pos 35
dimension 20
uid 1866,0
)
*310 (MRCItem
litem &263
pos 36
dimension 20
uid 1868,0
)
*311 (MRCItem
litem &264
pos 37
dimension 20
uid 1870,0
)
*312 (MRCItem
litem &265
pos 38
dimension 20
uid 1872,0
)
*313 (MRCItem
litem &266
pos 39
dimension 20
uid 1876,0
)
*314 (MRCItem
litem &267
pos 40
dimension 20
uid 2019,0
)
*315 (MRCItem
litem &268
pos 41
dimension 20
uid 2138,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 335,0
optionalChildren [
*316 (MRCItem
litem &218
pos 0
dimension 20
uid 336,0
)
*317 (MRCItem
litem &220
pos 1
dimension 50
uid 337,0
)
*318 (MRCItem
litem &221
pos 2
dimension 100
uid 338,0
)
*319 (MRCItem
litem &222
pos 3
dimension 50
uid 339,0
)
*320 (MRCItem
litem &223
pos 4
dimension 100
uid 340,0
)
*321 (MRCItem
litem &224
pos 5
dimension 100
uid 341,0
)
*322 (MRCItem
litem &225
pos 6
dimension 50
uid 342,0
)
*323 (MRCItem
litem &226
pos 7
dimension 80
uid 343,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 330,0
vaOverrides [
]
)
]
)
uid 315,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *324 (LEmptyRow
)
uid 345,0
optionalChildren [
*325 (RefLabelRowHdr
)
*326 (TitleRowHdr
)
*327 (FilterRowHdr
)
*328 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*329 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*330 (GroupColHdr
tm "GroupColHdrMgr"
)
*331 (NameColHdr
tm "GenericNameColHdrMgr"
)
*332 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*333 (InitColHdr
tm "GenericValueColHdrMgr"
)
*334 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*335 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 357,0
optionalChildren [
*336 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *337 (MRCItem
litem &324
pos 0
dimension 20
)
uid 359,0
optionalChildren [
*338 (MRCItem
litem &325
pos 0
dimension 20
uid 360,0
)
*339 (MRCItem
litem &326
pos 1
dimension 23
uid 361,0
)
*340 (MRCItem
litem &327
pos 2
hidden 1
dimension 20
uid 362,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 363,0
optionalChildren [
*341 (MRCItem
litem &328
pos 0
dimension 20
uid 364,0
)
*342 (MRCItem
litem &330
pos 1
dimension 50
uid 365,0
)
*343 (MRCItem
litem &331
pos 2
dimension 100
uid 366,0
)
*344 (MRCItem
litem &332
pos 3
dimension 100
uid 367,0
)
*345 (MRCItem
litem &333
pos 4
dimension 50
uid 368,0
)
*346 (MRCItem
litem &334
pos 5
dimension 50
uid 369,0
)
*347 (MRCItem
litem &335
pos 6
dimension 80
uid 370,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 358,0
vaOverrides [
]
)
]
)
uid 344,0
type 1
)
activeModelName "BlockDiag"
)
