SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=
DATA_FILES=.\data;{%PROJECT_SEARCH_DATA_FILES};{%DESIGN_KIT_DATA_FILES}
DESIGN_KIT_DATA_FILES=
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS=
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}
DESIGN_KIT_VIA_CONFIG_PATH=
LAST_LIBRARY_SELECTED=PA_Impedance_Matching_Semester_Thesis_3_lib
SCHEM_FILE_OPEN_HISTORY_1=PA_Impedance_Matching_Semester_Thesis_3_lib:Step1A_Input_Matching_Base_FR4_Microstrip:Base_Design_Microstrip
SCHEM_FILE_OPEN_HISTORY_2=PA_Impedance_Matching_Semester_Thesis_3_lib:Step3A_Optimised_Input_Matching_basedonSparam_FR4_Microstrip:Optimised_Input_Matching_Microstrip
SCHEM_FILE_OPEN_HISTORY_3=PA_Impedance_Matching_Semester_Thesis_3_lib:Step3A_Optimised_Input_Matching_basedonSparam_FR4_Microstrip:schematic
SCHEM_FILE_OPEN_HISTORY_4=PA_Impedance_Matching_Semester_Thesis_3_lib:Step2_Preliminary_Test:schematic
SYMBOL_FILE_OPEN_HISTORY_1=PA_Impedance_Matching_Semester_Thesis_3_lib:Step1B_Output_Impedance_Z_opt:symbol
SYMBOL_FILE_OPEN_HISTORY_2=PA_Impedance_Matching_Semester_Thesis_3_lib:Step1A_Input_Impedance_Z_opt:symbol
