{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471784368947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471784368993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 15:59:28 2016 " "Processing started: Sun Aug 21 15:59:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471784368993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471784368993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclone3 -c cyclone3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone3 -c cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471784369000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1471784371431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclone3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cyclone3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone3 " "Found entity 1: cyclone3" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784372349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784372349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "C:/altera/kkk/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784372571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784372571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txtgen.v 1 1 " "Found 1 design units, including 1 entities, in source file txtgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 txtgen " "Found entity 1: txtgen" {  } { { "txtgen.v" "" { Text "C:/altera/kkk/txtgen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784372587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784372587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file myfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfifo " "Found entity 1: myfifo" {  } { { "myfifo.v" "" { Text "C:/altera/kkk/myfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784372603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784372603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file usb_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_recv " "Found entity 1: usb_recv" {  } { { "usb_recv.v" "" { Text "C:/altera/kkk/usb_recv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784372614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784372614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_fir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_fir " "Found entity 1: my_fir" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784372625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784372625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "C:/altera/kkk/lpm_mult0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784373996 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "C:/altera/kkk/lpm_mult0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784373996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784373996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult1-SYN " "Found design unit 1: lpm_mult1-SYN" {  } { { "lpm_mult1.vhd" "" { Text "C:/altera/kkk/lpm_mult1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374004 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult1 " "Found entity 1: lpm_mult1" {  } { { "lpm_mult1.vhd" "" { Text "C:/altera/kkk/lpm_mult1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/kkk/lpm_add_sub0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374012 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/altera/kkk/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_17-SYN " "Found design unit 1: lpm_add_17-SYN" {  } { { "lpm_add_17.vhd" "" { Text "C:/altera/kkk/lpm_add_17.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374020 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_17 " "Found entity 1: lpm_add_17" {  } { { "lpm_add_17.vhd" "" { Text "C:/altera/kkk/lpm_add_17.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_16-SYN " "Found design unit 1: lpm_add_16-SYN" {  } { { "lpm_add_16.vhd" "" { Text "C:/altera/kkk/lpm_add_16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374028 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_16 " "Found entity 1: lpm_add_16" {  } { { "lpm_add_16.vhd" "" { Text "C:/altera/kkk/lpm_add_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_18-SYN " "Found design unit 1: lpm_add_18-SYN" {  } { { "lpm_add_18.vhd" "" { Text "C:/altera/kkk/lpm_add_18.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374037 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_18 " "Found entity 1: lpm_add_18" {  } { { "lpm_add_18.vhd" "" { Text "C:/altera/kkk/lpm_add_18.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_19-SYN " "Found design unit 1: lpm_add_19-SYN" {  } { { "lpm_add_19.vhd" "" { Text "C:/altera/kkk/lpm_add_19.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374045 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_19 " "Found entity 1: lpm_add_19" {  } { { "lpm_add_19.vhd" "" { Text "C:/altera/kkk/lpm_add_19.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_sub128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_sub128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_sub128-SYN " "Found design unit 1: lpm_sub128-SYN" {  } { { "lpm_sub128.vhd" "" { Text "C:/altera/kkk/lpm_sub128.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374053 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_sub128 " "Found entity 1: lpm_sub128" {  } { { "lpm_sub128.vhd" "" { Text "C:/altera/kkk/lpm_sub128.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter-rtl " "Found design unit 1: fir_filter-rtl" {  } { { "fir_filter.vhd" "" { Text "C:/altera/kkk/fir_filter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374060 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "fir_filter.vhd" "" { Text "C:/altera/kkk/fir_filter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_filter/altera_avalon_sc_fifo.v" "" { Text "C:/altera/kkk/fir_filter/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_filter/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_filter) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_filter)" {  } { { "fir_filter/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374079 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_filter/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_filter/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_filter) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_filter)" {  } { { "fir_filter/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374095 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374104 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374113 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_filter/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374121 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_filter/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/altera/kkk/fir_filter/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_filter/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_filter) " "Found design unit 1: dspba_library_package (fir_filter)" {  } { { "fir_filter/dspba_library_package.vhd" "" { Text "C:/altera/kkk/fir_filter/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_filter/dspba_library.vhd" "" { Text "C:/altera/kkk/fir_filter/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374140 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_filter/dspba_library.vhd" "" { Text "C:/altera/kkk/fir_filter/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/fir_filter_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/fir_filter_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_0002_rtl-normal " "Found design unit 1: fir_filter_0002_rtl-normal" {  } { { "fir_filter/fir_filter_0002_rtl.vhd" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002_rtl.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374153 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_0002_rtl " "Found entity 1: fir_filter_0002_rtl" {  } { { "fir_filter/fir_filter_0002_rtl.vhd" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002_rtl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/fir_filter_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/fir_filter_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_0002_ast-struct " "Found design unit 1: fir_filter_0002_ast-struct" {  } { { "fir_filter/fir_filter_0002_ast.vhd" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374162 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_0002_ast " "Found entity 1: fir_filter_0002_ast" {  } { { "fir_filter/fir_filter_0002_ast.vhd" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter/fir_filter_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_filter/fir_filter_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_0002-syn " "Found design unit 1: fir_filter_0002-syn" {  } { { "fir_filter/fir_filter_0002.vhd" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374171 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_0002 " "Found entity 1: fir_filter_0002" {  } { { "fir_filter/fir_filter_0002.vhd" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784374171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784374171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyclone3 " "Elaborating entity \"cyclone3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1471784376723 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "FTDI_BD0 " "Pin \"FTDI_BD0\" not connected" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1824 -1656 -272 "FTDI_BD0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1471784376876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "FTDI_BD2 " "Pin \"FTDI_BD2\" not connected" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -248 -1824 -1656 -232 "FTDI_BD2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1471784376876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "FTDI_BD3 " "Pin \"FTDI_BD3\" not connected" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -224 -1824 -1656 -208 "FTDI_BD3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1471784376876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst5 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst5\"" {  } { { "cyclone3.bdf" "inst5" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -536 -1808 -1560 -384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst5\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "C:/altera/kkk/altpll0.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst5\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst5\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "C:/altera/kkk/altpll0.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784377864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst5\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784377891 ""}  } { { "altpll0.v" "" { Text "C:/altera/kkk/altpll0.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784377891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/altera/kkk/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784378424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784378424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fir_filter_verilog.v 1 1 " "Using design file fir_filter_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_verilog " "Found entity 1: fir_filter_verilog" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784378527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1471784378527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_verilog fir_filter_verilog:inst6 " "Elaborating entity \"fir_filter_verilog\" for hierarchy \"fir_filter_verilog:inst6\"" {  } { { "cyclone3.bdf" "inst6" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -312 -1480 -1320 -232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(42) " "Verilog HDL assignment warning at fir_filter_verilog.v(42): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(43) " "Verilog HDL assignment warning at fir_filter_verilog.v(43): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(44) " "Verilog HDL assignment warning at fir_filter_verilog.v(44): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(45) " "Verilog HDL assignment warning at fir_filter_verilog.v(45): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(46) " "Verilog HDL assignment warning at fir_filter_verilog.v(46): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(47) " "Verilog HDL assignment warning at fir_filter_verilog.v(47): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(48) " "Verilog HDL assignment warning at fir_filter_verilog.v(48): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(49) " "Verilog HDL assignment warning at fir_filter_verilog.v(49): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fir_filter_verilog.v(50) " "Verilog HDL assignment warning at fir_filter_verilog.v(50): truncated value with size 32 to match size of target (17)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 fir_filter_verilog.v(80) " "Verilog HDL assignment warning at fir_filter_verilog.v(80): truncated value with size 21 to match size of target (20)" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471784378534 "|cyclone3|fir_filter_verilog:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_sub128 lpm_sub128:inst2 " "Elaborating entity \"lpm_sub128\" for hierarchy \"lpm_sub128:inst2\"" {  } { { "cyclone3.bdf" "inst2" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -152 -1864 -1704 -56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub128.vhd" "LPM_ADD_SUB_component" { Text "C:/altera/kkk/lpm_sub128.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub128.vhd" "" { Text "C:/altera/kkk/lpm_sub128.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784378594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378594 ""}  } { { "lpm_sub128.vhd" "" { Text "C:/altera/kkk/lpm_sub128.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784378594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2qj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2qj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2qj " "Found entity 1: add_sub_2qj" {  } { { "db/add_sub_2qj.tdf" "" { Text "C:/altera/kkk/db/add_sub_2qj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784378801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784378801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2qj lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2qj:auto_generated " "Elaborating entity \"add_sub_2qj\" for hierarchy \"lpm_sub128:inst2\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2qj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fir my_fir:inst " "Elaborating entity \"my_fir\" for hierarchy \"my_fir:inst\"" {  } { { "cyclone3.bdf" "inst" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -192 -1480 -1336 -96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_param1.bdf 1 1 " "Using design file add_param1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_param1 " "Found entity 1: add_param1" {  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784378835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1471784378835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_param1 my_fir:inst\|add_param1:inst25 " "Elaborating entity \"add_param1\" for hierarchy \"my_fir:inst\|add_param1:inst25\"" {  } { { "my_fir.bdf" "inst25" { Schematic "C:/altera/kkk/my_fir.bdf" { { 1040 2040 2272 1136 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst " "Elaborating entity \"lpm_add_sub\" for hierarchy \"my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "inst" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst " "Elaborated megafunction instantiation \"my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784378853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst " "Instantiated megafunction \"my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378853 ""}  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784378853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e3f " "Found entity 1: add_sub_e3f" {  } { { "db/add_sub_e3f.tdf" "" { Text "C:/altera/kkk/db/add_sub_e3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784378988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784378988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e3f my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst\|add_sub_e3f:auto_generated " "Elaborating entity \"add_sub_e3f\" for hierarchy \"my_fir:inst\|add_param1:inst25\|lpm_add_sub:inst\|add_sub_e3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_param1 my_fir:inst\|add_param1:inst26 " "Elaborating entity \"add_param1\" for hierarchy \"my_fir:inst\|add_param1:inst26\"" {  } { { "my_fir.bdf" "inst26" { Schematic "C:/altera/kkk/my_fir.bdf" { { 864 2456 2688 960 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784378994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst " "Elaborating entity \"lpm_add_sub\" for hierarchy \"my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "inst" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst " "Elaborated megafunction instantiation \"my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784379002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst " "Instantiated megafunction \"my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379002 ""}  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784379002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3f " "Found entity 1: add_sub_m3f" {  } { { "db/add_sub_m3f.tdf" "" { Text "C:/altera/kkk/db/add_sub_m3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784379164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784379164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m3f my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst\|add_sub_m3f:auto_generated " "Elaborating entity \"add_sub_m3f\" for hierarchy \"my_fir:inst\|add_param1:inst26\|lpm_add_sub:inst\|add_sub_m3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_param1 my_fir:inst\|add_param1:inst23 " "Elaborating entity \"add_param1\" for hierarchy \"my_fir:inst\|add_param1:inst23\"" {  } { { "my_fir.bdf" "inst23" { Schematic "C:/altera/kkk/my_fir.bdf" { { 704 2456 2688 800 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst " "Elaborating entity \"lpm_add_sub\" for hierarchy \"my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "inst" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst " "Elaborated megafunction instantiation \"my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784379180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst " "Instantiated megafunction \"my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379180 ""}  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784379180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l3f " "Found entity 1: add_sub_l3f" {  } { { "db/add_sub_l3f.tdf" "" { Text "C:/altera/kkk/db/add_sub_l3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784379286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784379286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l3f my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst\|add_sub_l3f:auto_generated " "Elaborating entity \"add_sub_l3f\" for hierarchy \"my_fir:inst\|add_param1:inst23\|lpm_add_sub:inst\|add_sub_l3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_param1 my_fir:inst\|add_param1:inst14 " "Elaborating entity \"add_param1\" for hierarchy \"my_fir:inst\|add_param1:inst14\"" {  } { { "my_fir.bdf" "inst14" { Schematic "C:/altera/kkk/my_fir.bdf" { { 544 2456 2688 640 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst " "Elaborating entity \"lpm_add_sub\" for hierarchy \"my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "inst" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst " "Elaborated megafunction instantiation \"my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst\"" {  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784379301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst " "Instantiated megafunction \"my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379301 ""}  } { { "add_param1.bdf" "" { Schematic "C:/altera/kkk/add_param1.bdf" { { 280 544 704 448 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784379301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k3f " "Found entity 1: add_sub_k3f" {  } { { "db/add_sub_k3f.tdf" "" { Text "C:/altera/kkk/db/add_sub_k3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784379412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784379412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k3f my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst\|add_sub_k3f:auto_generated " "Elaborating entity \"add_sub_k3f\" for hierarchy \"my_fir:inst\|add_param1:inst14\|lpm_add_sub:inst\|add_sub_k3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult1 my_fir:inst\|lpm_mult1:mult9 " "Elaborating entity \"lpm_mult1\" for hierarchy \"my_fir:inst\|lpm_mult1:mult9\"" {  } { { "my_fir.bdf" "mult9" { Schematic "C:/altera/kkk/my_fir.bdf" { { 312 2272 2440 424 "mult9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.vhd" "lpm_mult_component" { Text "C:/altera/kkk/lpm_mult1.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult1.vhd" "" { Text "C:/altera/kkk/lpm_mult1.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379694 ""}  } { { "lpm_mult1.vhd" "" { Text "C:/altera/kkk/lpm_mult1.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784379694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_82p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_82p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_82p " "Found entity 1: mult_82p" {  } { { "db/mult_82p.tdf" "" { Text "C:/altera/kkk/db/mult_82p.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784379896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784379896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_82p my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component\|mult_82p:auto_generated " "Elaborating entity \"mult_82p\" for hierarchy \"my_fir:inst\|lpm_mult1:mult9\|lpm_mult:lpm_mult_component\|mult_82p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF my_fir:inst\|LPM_DFF:reg9 " "Elaborating entity \"LPM_DFF\" for hierarchy \"my_fir:inst\|LPM_DFF:reg9\"" {  } { { "my_fir.bdf" "reg9" { Schematic "C:/altera/kkk/my_fir.bdf" { { 104 2208 2384 280 "reg9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_DFF:reg9 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_DFF:reg9\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 104 2208 2384 280 "reg9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784379945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_DFF:reg9 " "Instantiated megafunction \"my_fir:inst\|LPM_DFF:reg9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784379945 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 104 2208 2384 280 "reg9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784379945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst18 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst18\"" {  } { { "my_fir.bdf" "inst18" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 2248 2360 488 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst18 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst18\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 2248 2360 488 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst18 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 10 " "Parameter \"LPM_CVALUE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380035 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 2248 2360 488 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst21 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst21\"" {  } { { "my_fir.bdf" "inst21" { Schematic "C:/altera/kkk/my_fir.bdf" { { 560 2296 2408 608 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst21 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst21\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 560 2296 2408 608 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst21 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380045 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 560 2296 2408 608 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst20 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst20\"" {  } { { "my_fir.bdf" "inst20" { Schematic "C:/altera/kkk/my_fir.bdf" { { 720 2296 2408 768 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst20 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst20\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 720 2296 2408 768 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst20 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380050 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 720 2296 2408 768 "inst20" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst27 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst27\"" {  } { { "my_fir.bdf" "inst27" { Schematic "C:/altera/kkk/my_fir.bdf" { { 880 2296 2408 928 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst27 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst27\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 880 2296 2408 928 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst27 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380056 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 880 2296 2408 928 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst17 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst17\"" {  } { { "my_fir.bdf" "inst17" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 2008 2120 488 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst17 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst17\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 2008 2120 488 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst17 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 30 " "Parameter \"LPM_CVALUE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380132 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 2008 2120 488 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst15 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst15\"" {  } { { "my_fir.bdf" "inst15" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1768 1880 488 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst15 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst15\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1768 1880 488 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst15 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 49 " "Parameter \"LPM_CVALUE\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380150 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1768 1880 488 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst13 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst13\"" {  } { { "my_fir.bdf" "inst13" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1528 1640 488 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst13 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst13\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1528 1640 488 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst13 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 69 " "Parameter \"LPM_CVALUE\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380177 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1528 1640 488 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT my_fir:inst\|LPM_CONSTANT:inst7 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"my_fir:inst\|LPM_CONSTANT:inst7\"" {  } { { "my_fir.bdf" "inst7" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1288 1400 488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fir:inst\|LPM_CONSTANT:inst7 " "Elaborated megafunction instantiation \"my_fir:inst\|LPM_CONSTANT:inst7\"" {  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1288 1400 488 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784380193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fir:inst\|LPM_CONSTANT:inst7 " "Instantiated megafunction \"my_fir:inst\|LPM_CONSTANT:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 74 " "Parameter \"LPM_CVALUE\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784380193 ""}  } { { "my_fir.bdf" "" { Schematic "C:/altera/kkk/my_fir.bdf" { { 440 1288 1400 488 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784380193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_an31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_an31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_an31 " "Found entity 1: sld_ela_trigger_flow_sel_an31" {  } { { "db/sld_ela_trigger_flow_sel_an31.tdf" "" { Text "C:/altera/kkk/db/sld_ela_trigger_flow_sel_an31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784381751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784381751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "C:/altera/kkk/db/sld_reserved_cyclone3_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784381796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784381796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hq14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hq14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hq14 " "Found entity 1: altsyncram_hq14" {  } { { "db/altsyncram_hq14.tdf" "" { Text "C:/altera/kkk/db/altsyncram_hq14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784382767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784382767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "C:/altera/kkk/db/mux_irc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784383279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784383279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/altera/kkk/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784383542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784383542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "C:/altera/kkk/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784383773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784383773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "C:/altera/kkk/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784383896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784383896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_78j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_78j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_78j " "Found entity 1: cntr_78j" {  } { { "db/cntr_78j.tdf" "" { Text "C:/altera/kkk/db/cntr_78j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784384033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784384033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "C:/altera/kkk/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784384180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784384180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/altera/kkk/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784384284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784384284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/altera/kkk/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784384422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784384422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/altera/kkk/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784384532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784384532 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784384724 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fir_filter_verilog:inst6\|summa15_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fir_filter_verilog:inst6\|summa15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1471784388918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1471784388918 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1471784388918 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784388918 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1471784388918 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter_verilog:inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter_verilog:inst6\|Mult0\"" {  } { { "fir_filter_verilog.v" "Mult0" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784388921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter_verilog:inst6\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter_verilog:inst6\|Mult1\"" {  } { { "fir_filter_verilog.v" "Mult1" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784388921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter_verilog:inst6\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter_verilog:inst6\|Mult2\"" {  } { { "fir_filter_verilog.v" "Mult2" { Text "C:/altera/kkk/fir_filter_verilog.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784388921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter_verilog:inst6\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter_verilog:inst6\|Mult3\"" {  } { { "fir_filter_verilog.v" "Mult3" { Text "C:/altera/kkk/fir_filter_verilog.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784388921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_filter_verilog:inst6\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_filter_verilog:inst6\|Mult4\"" {  } { { "fir_filter_verilog.v" "Mult4" { Text "C:/altera/kkk/fir_filter_verilog.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784388921 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1471784388921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter_verilog:inst6\|altshift_taps:summa15_rtl_0 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|altshift_taps:summa15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784389051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter_verilog:inst6\|altshift_taps:summa15_rtl_0 " "Instantiated megafunction \"fir_filter_verilog:inst6\|altshift_taps:summa15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784389051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_25m " "Found entity 1: shift_taps_25m" {  } { { "db/shift_taps_25m.tdf" "" { Text "C:/altera/kkk/db/shift_taps_25m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784389221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784389221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oj31 " "Found entity 1: altsyncram_oj31" {  } { { "db/altsyncram_oj31.tdf" "" { Text "C:/altera/kkk/db/altsyncram_oj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784389336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784389336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p2e " "Found entity 1: add_sub_p2e" {  } { { "db/add_sub_p2e.tdf" "" { Text "C:/altera/kkk/db/add_sub_p2e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784389444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784389444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnf " "Found entity 1: cntr_tnf" {  } { { "db/cntr_tnf.tdf" "" { Text "C:/altera/kkk/db/cntr_tnf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784389552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784389552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ffc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ffc " "Found entity 1: cmpr_ffc" {  } { { "db/cmpr_ffc.tdf" "" { Text "C:/altera/kkk/db/cmpr_ffc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784389656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784389656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter_verilog:inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\"" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter_verilog:inst6\|lpm_mult:Mult0 " "Instantiated megafunction \"fir_filter_verilog:inst6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389680 ""}  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784389680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult0\|multcore:mult_core fir_filter_verilog:inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fir_filter_verilog:inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter_verilog:inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784389821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "C:/altera/kkk/db/add_sub_2jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784389950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784389950 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult0\|altshift:external_latency_ffs fir_filter_verilog:inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 44 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter_verilog:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\"" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter_verilog:inst6\|lpm_mult:Mult1 " "Instantiated megafunction \"fir_filter_verilog:inst6\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390017 ""}  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784390017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult1\|multcore:mult_core fir_filter_verilog:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder fir_filter_verilog:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390030 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_filter_verilog:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3jh " "Found entity 1: add_sub_3jh" {  } { { "db/add_sub_3jh.tdf" "" { Text "C:/altera/kkk/db/add_sub_3jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471784390173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471784390173 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_filter_verilog:inst6\|lpm_mult:Mult1\|altshift:external_latency_ffs fir_filter_verilog:inst6\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_filter_verilog:inst6\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fir_filter_verilog:inst6\|lpm_mult:Mult2\"" {  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_filter_verilog:inst6\|lpm_mult:Mult2 " "Instantiated megafunction \"fir_filter_verilog:inst6\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471784390199 ""}  } { { "fir_filter_verilog.v" "" { Text "C:/altera/kkk/fir_filter_verilog.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471784390199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784394341 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1471784395758 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1471784395761 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1471784396048 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784396307 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1471784396988 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1471784396989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471784397068 "|cyclone3|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1471784397068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784397272 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_filter " "Ignored assignments for entity \"fir_filter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397678 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -sip fir_filter.sip -library lib_fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397678 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397678 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -sip fir_filter.sip -library lib_fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397678 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397678 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -sip fir_filter.sip -library lib_fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397678 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1471784397678 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_filter_0002 " "Ignored assignments for entity \"fir_filter_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397679 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784397679 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1471784397679 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 88 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 88 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1471784400512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1471784400687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784400687 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "40 " "Design contains 40 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[19\] " "Pin \"fir_out\[19\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[18\] " "Pin \"fir_out\[18\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[17\] " "Pin \"fir_out\[17\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[16\] " "Pin \"fir_out\[16\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[15\] " "Pin \"fir_out\[15\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[14\] " "Pin \"fir_out\[14\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[13\] " "Pin \"fir_out\[13\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[12\] " "Pin \"fir_out\[12\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[11\] " "Pin \"fir_out\[11\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[10\] " "Pin \"fir_out\[10\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[9\] " "Pin \"fir_out\[9\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[8\] " "Pin \"fir_out\[8\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[7\] " "Pin \"fir_out\[7\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[6\] " "Pin \"fir_out\[6\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[5\] " "Pin \"fir_out\[5\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[4\] " "Pin \"fir_out\[4\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[3\] " "Pin \"fir_out\[3\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[2\] " "Pin \"fir_out\[2\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[1\] " "Pin \"fir_out\[1\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "fir_out\[0\] " "Pin \"fir_out\[0\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1272 -1096 -272 "fir_out" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[19\] " "Pin \"result\[19\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[18\] " "Pin \"result\[18\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[17\] " "Pin \"result\[17\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[16\] " "Pin \"result\[16\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[15\] " "Pin \"result\[15\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[14\] " "Pin \"result\[14\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[13\] " "Pin \"result\[13\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[12\] " "Pin \"result\[12\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[11\] " "Pin \"result\[11\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[10\] " "Pin \"result\[10\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[9\] " "Pin \"result\[9\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[8\] " "Pin \"result\[8\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[7\] " "Pin \"result\[7\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[6\] " "Pin \"result\[6\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[5\] " "Pin \"result\[5\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[4\] " "Pin \"result\[4\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[3\] " "Pin \"result\[3\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[2\] " "Pin \"result\[2\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[1\] " "Pin \"result\[1\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[0\] " "Pin \"result\[0\]\" is virtual output pin" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -168 -1272 -1096 -152 "result" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1471784402587 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Quartus II" 0 -1 1471784402587 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDI_BD0 " "No output dependent on input pin \"FTDI_BD0\"" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -288 -1824 -1656 -272 "FTDI_BD0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784402903 "|cyclone3|FTDI_BD0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDI_BD2 " "No output dependent on input pin \"FTDI_BD2\"" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -248 -1824 -1656 -232 "FTDI_BD2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784402903 "|cyclone3|FTDI_BD2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDI_BD3 " "No output dependent on input pin \"FTDI_BD3\"" {  } { { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -224 -1824 -1656 -208 "FTDI_BD3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471784402903 "|cyclone3|FTDI_BD3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1471784402903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1741 " "Implemented 1741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1471784402911 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1471784402911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1643 " "Implemented 1643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1471784402911 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1471784402911 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1471784402911 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1471784402911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1471784402911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471784403081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 16:00:03 2016 " "Processing ended: Sun Aug 21 16:00:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471784403081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471784403081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471784403081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471784403081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471784408898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471784408902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 16:00:05 2016 " "Processing started: Sun Aug 21 16:00:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471784408902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1471784408902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cyclone3 -c cyclone3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cyclone3 -c cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1471784408903 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1471784409309 ""}
{ "Info" "0" "" "Project  = cyclone3" {  } {  } 0 0 "Project  = cyclone3" 0 0 "Fitter" 0 0 1471784409350 ""}
{ "Info" "0" "" "Revision = cyclone3" {  } {  } 0 0 "Revision = cyclone3" 0 0 "Fitter" 0 0 1471784409350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1471784409869 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyclone3 EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"cyclone3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1471784409988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1471784410070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1471784410070 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2000 0 0 " "Implementing clock multiplication of 1, clock division of 2000, and phase shift of 0 degrees (0 ps) for altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/altera/kkk/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/kkk/" { { 0 { 0 ""} 0 725 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1471784411146 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/altera/kkk/db/altpll0_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/kkk/" { { 0 { 0 ""} 0 725 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1471784411146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1471784411925 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1471784412090 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1471784413799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1471784413799 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1471784413799 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1471784413799 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1471784413941 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1471784413942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1471784413942 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1471784413942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1471784413987 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1471784414113 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471784417518 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471784417518 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471784417518 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1471784417518 ""}
{ "Info" "ISTA_SDC_FOUND" "fir_filter/fir_filter_0002.sdc " "Reading SDC File: 'fir_filter/fir_filter_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1471784417539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fir_filter_0002.sdc 3 clk port " "Ignored filter at fir_filter_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1471784417541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fir_filter_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at fir_filter_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"0.05 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"0.05 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471784417544 ""}  } { { "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1471784417544 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK100MHZ " "Node: CLK100MHZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1471784417553 "|cyclone3|CLK100MHZ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1471784417582 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1471784417582 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784417622 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784417622 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1471784417622 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1471784417623 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471784417635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471784417635 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471784417635 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1471784417635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471784417944 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/altera/kkk/db/altpll0_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst5|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/kkk/" { { 0 { 0 ""} 0 725 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471784417944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471784417944 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/kkk/" { { 0 { 0 ""} 0 2422 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471784417944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471784417945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/kkk/" { { 0 { 0 ""} 0 4261 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471784417945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/kkk/" { { 0 { 0 ""} 0 2956 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471784417945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1471784417945 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/kkk/" { { 0 { 0 ""} 0 3646 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471784417945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1471784418936 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471784418947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471784418949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471784418961 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471784418974 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1471784418997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1471784419176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1471784419188 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1471784419188 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1471784419188 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 clk\[0\] ADC_CLK~output " "PLL \"altpll0:inst5\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ADC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll.v" "" { Text "C:/altera/kkk/db/altpll0_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.v" "" { Text "C:/altera/kkk/altpll0.v" 90 0 0 } } { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -536 -1808 -1560 -384 "inst5" "" } } } } { "cyclone3.bdf" "" { Schematic "C:/altera/kkk/cyclone3.bdf" { { -480 -1496 -1320 -464 "ADC_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1471784419310 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ASDO " "Node \"ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FTDI_BD1 " "Node \"FTDI_BD1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTDI_BD1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[0\] " "Node \"IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[10\] " "Node \"IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[11\] " "Node \"IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[12\] " "Node \"IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[13\] " "Node \"IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[14\] " "Node \"IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[15\] " "Node \"IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[1\] " "Node \"IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[2\] " "Node \"IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[3\] " "Node \"IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[4\] " "Node \"IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[5\] " "Node \"IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[6\] " "Node \"IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[7\] " "Node \"IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[8\] " "Node \"IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO\[9\] " "Node \"IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0 " "Node \"KEY0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NCSO " "Node \"NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[0\] " "Node \"SDRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[10\] " "Node \"SDRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[11\] " "Node \"SDRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[1\] " "Node \"SDRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[2\] " "Node \"SDRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[3\] " "Node \"SDRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[4\] " "Node \"SDRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[5\] " "Node \"SDRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[6\] " "Node \"SDRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[7\] " "Node \"SDRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[8\] " "Node \"SDRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A\[9\] " "Node \"SDRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA0 " "Node \"SDRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA1 " "Node \"SDRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS " "Node \"SDRAM_CAS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[0\] " "Node \"SDRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[10\] " "Node \"SDRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[11\] " "Node \"SDRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[12\] " "Node \"SDRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[13\] " "Node \"SDRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[14\] " "Node \"SDRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[15\] " "Node \"SDRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[1\] " "Node \"SDRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[2\] " "Node \"SDRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[3\] " "Node \"SDRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[4\] " "Node \"SDRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[5\] " "Node \"SDRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[6\] " "Node \"SDRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[7\] " "Node \"SDRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[8\] " "Node \"SDRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ\[9\] " "Node \"SDRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_LDQM " "Node \"SDRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS " "Node \"SDRAM_RAS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_UDQM " "Node \"SDRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE " "Node \"SDRAM_WE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLUE\[0\] " "Node \"VGA_BLUE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLUE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLUE\[1\] " "Node \"VGA_BLUE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLUE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLUE\[2\] " "Node \"VGA_BLUE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLUE\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLUE\[3\] " "Node \"VGA_BLUE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLUE\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLUE\[4\] " "Node \"VGA_BLUE\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLUE\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GREEN\[0\] " "Node \"VGA_GREEN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GREEN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GREEN\[1\] " "Node \"VGA_GREEN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GREEN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GREEN\[2\] " "Node \"VGA_GREEN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GREEN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GREEN\[3\] " "Node \"VGA_GREEN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GREEN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GREEN\[4\] " "Node \"VGA_GREEN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GREEN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_GREEN\[5\] " "Node \"VGA_GREEN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_GREEN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[0\] " "Node \"VGA_RED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[1\] " "Node \"VGA_RED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[2\] " "Node \"VGA_RED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[3\] " "Node \"VGA_RED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_RED\[4\] " "Node \"VGA_RED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_RED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1471784419476 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1471784419476 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471784419486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1471784422367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471784423630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1471784423824 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1471784425253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471784425255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1471784425937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/altera/kkk/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1471784427964 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1471784427964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471784428252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1471784428258 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1471784428258 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1471784428258 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.15 " "Total time spent on timing analysis during the Fitter is 1.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1471784428539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471784428705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471784429771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471784429820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471784431017 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471784432193 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1471784432852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/kkk/cyclone3.fit.smsg " "Generated suppressed messages file C:/altera/kkk/cyclone3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1471784433696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471784435533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 16:00:35 2016 " "Processing ended: Sun Aug 21 16:00:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471784435533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471784435533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471784435533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1471784435533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1471784440259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471784440260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 16:00:39 2016 " "Processing started: Sun Aug 21 16:00:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471784440260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1471784440260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cyclone3 -c cyclone3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cyclone3 -c cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1471784440260 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1471784442726 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1471784442805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471784444224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 16:00:44 2016 " "Processing ended: Sun Aug 21 16:00:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471784444224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471784444224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471784444224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1471784444224 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1471784445073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1471784447978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471784447982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 16:00:46 2016 " "Processing started: Sun Aug 21 16:00:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471784447982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471784447982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cyclone3 -c cyclone3 " "Command: quartus_sta cyclone3 -c cyclone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471784447984 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1471784448369 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_filter " "Ignored assignments for entity \"fir_filter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -sip fir_filter.sip -library lib_fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -sip fir_filter.sip -library lib_fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -sip fir_filter.sip -library lib_fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter -sip fir_filter.sip -library lib_fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448624 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1471784448624 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_filter_0002 " "Ignored assignments for entity \"fir_filter_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_filter_0002 -qip fir_filter.qip -library fir_filter was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1471784448625 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1471784448625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1471784449106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1471784449200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1471784449200 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449634 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471784449634 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1471784449634 ""}
{ "Info" "ISTA_SDC_FOUND" "fir_filter/fir_filter_0002.sdc " "Reading SDC File: 'fir_filter/fir_filter_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1471784449655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fir_filter_0002.sdc 3 clk port " "Ignored filter at fir_filter_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1471784449657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fir_filter_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at fir_filter_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"0.05 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"0.05 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449661 ""}  } { { "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" "" { Text "C:/altera/kkk/fir_filter/fir_filter_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1471784449661 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK100MHZ " "Node: CLK100MHZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1471784449669 "|cyclone3|CLK100MHZ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449802 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449802 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784449805 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784449805 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1471784449805 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1471784449810 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1471784449828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.287 " "Worst-case setup slack is 43.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.287               0.000 altera_reserved_tck  " "   43.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784449932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784449955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.820 " "Worst-case recovery slack is 47.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.820               0.000 altera_reserved_tck  " "   47.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784449962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 altera_reserved_tck  " "    1.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784449971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784449977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784449977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1471784450286 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1471784450415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1471784451478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK100MHZ " "Node: CLK100MHZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1471784451712 "|cyclone3|CLK100MHZ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451721 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451721 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784451722 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784451722 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1471784451722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.766 " "Worst-case setup slack is 43.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.766               0.000 altera_reserved_tck  " "   43.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784451746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784451755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.108 " "Worst-case recovery slack is 48.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.108               0.000 altera_reserved_tck  " "   48.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784451762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.029 " "Worst-case removal slack is 1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 altera_reserved_tck  " "    1.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784451768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.299 " "Worst-case minimum pulse width slack is 49.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.299               0.000 altera_reserved_tck  " "   49.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784451773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784451773 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1471784451901 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK100MHZ " "Node: CLK100MHZ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1471784452131 "|cyclone3|CLK100MHZ"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452155 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452155 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784452157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1471784452157 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1471784452157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.270 " "Worst-case setup slack is 47.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.270               0.000 altera_reserved_tck  " "   47.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784452194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784452208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.233 " "Worst-case recovery slack is 49.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.233               0.000 altera_reserved_tck  " "   49.233               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784452226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784452243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.436 " "Worst-case minimum pulse width slack is 49.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436               0.000 altera_reserved_tck  " "   49.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471784452256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471784452256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1471784452771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1471784452771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471784452967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 16:00:52 2016 " "Processing ended: Sun Aug 21 16:00:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471784452967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471784452967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471784452967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471784452967 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 154 s " "Quartus II Full Compilation was successful. 0 errors, 154 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471784453804 ""}
