# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../single.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../single.srcs/sources_1/imports/single-cycle/ALU.v" \
"../../../../single.srcs/sources_1/imports/single-cycle/ALUControl.v" \
"../../../../single.srcs/sources_1/imports/single-cycle/Control.v" \
"../../../../single.srcs/sources_1/imports/single-cycle/DataMemory.v" \
"../../../../single.srcs/sources_1/new/EX_FORWARD.v" \
"../../../../single.srcs/sources_1/new/EX_MEM.v" \
"../../../../single.srcs/sources_1/new/HAZARD.v" \
"../../../../single.srcs/sources_1/new/ID_EX.v" \
"../../../../single.srcs/sources_1/new/ID_FORWARD.v" \
"../../../../single.srcs/sources_1/new/IF_ID.v" \
"../../../../single.srcs/sources_1/imports/single-cycle/InstructionMemory.v" \
"../../../../single.srcs/sources_1/new/MEM_WB.v" \
"../../../../single.srcs/sources_1/imports/single-cycle/RegisterFile.v" \
"../../../../single.srcs/sources_1/new/Zero.v" \
"../../../../single.srcs/sources_1/new/pipecpu.v" \
"../../../../single.srcs/sources_1/imports/single-cycle/test_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
