
---------- Begin Simulation Statistics ----------
final_tick                                63213808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677560                       # Number of bytes of host memory used
host_op_rate                                   199400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   548.80                       # Real time elapsed on the host
host_tick_rate                              115184535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063214                       # Number of seconds simulated
sim_ticks                                 63213808000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.264276                       # CPI: cycles per instruction
system.cpu.discardedOps                        734787                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10430186                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.790966                       # IPC: instructions per cycle
system.cpu.numCycles                        126427616                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       115997430                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           95                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       493682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       990085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            693                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20358087                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16295695                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142539                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8781598                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8691134                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.969846                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050582                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300038                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133933                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35757765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35757765                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35761087                       # number of overall hits
system.cpu.dcache.overall_hits::total        35761087                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       114240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       114279                       # number of overall misses
system.cpu.dcache.overall_misses::total        114279                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7674778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7674778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7674778500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7674778500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35872005                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35872005                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35875366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35875366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003185                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003185                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67181.184349                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67181.184349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67158.257423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67158.257423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87397                       # number of writebacks
system.cpu.dcache.writebacks::total             87397                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93618                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93657                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6525386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6525386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6527436000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6527436000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002610                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002610                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69702.263454                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69702.263454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69695.121561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69695.121561                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21546876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21546876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    823270500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    823270500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21572831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21572831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31719.148526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31719.148526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    729203000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    729203000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33215.040539                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33215.040539                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14210889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14210889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6851508000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6851508000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77606.705556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77606.705556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5796183500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5796183500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80879.988558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80879.988558                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2049500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2049500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011604                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011604                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 52551.282051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52551.282051                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.526254                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36032908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93658                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            384.728566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.526254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1001                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72200718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72200718                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48971533                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17061831                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9853020                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     30177801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30177801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30177801                       # number of overall hits
system.cpu.icache.overall_hits::total        30177801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       402749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         402749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       402749                       # number of overall misses
system.cpu.icache.overall_misses::total        402749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5287822500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5287822500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5287822500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5287822500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30580550                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30580550                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30580550                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30580550                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013170                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013170                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013170                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013170                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13129.324964                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13129.324964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13129.324964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13129.324964                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       402068                       # number of writebacks
system.cpu.icache.writebacks::total            402068                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       402749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       402749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       402749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       402749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4885073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4885073500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4885073500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4885073500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013170                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013170                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013170                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013170                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12129.324964                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12129.324964                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12129.324964                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12129.324964                       # average overall mshr miss latency
system.cpu.icache.replacements                 402068                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30177801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30177801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       402749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        402749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5287822500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5287822500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30580550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30580550                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13129.324964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13129.324964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       402749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       402749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4885073500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4885073500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013170                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12129.324964                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12129.324964                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           679.785451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30580550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            402749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.929549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   679.785451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.663853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          681                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          664                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61563849                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61563849                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  63213808000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               401945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15366                       # number of demand (read+write) hits
system.l2.demand_hits::total                   417311                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              401945                       # number of overall hits
system.l2.overall_hits::.cpu.data               15366                       # number of overall hits
system.l2.overall_hits::total                  417311                       # number of overall hits
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              78292                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data             78292                       # number of overall misses
system.l2.overall_misses::total                 79096                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60440000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6225692500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6286132500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60440000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6225692500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6286132500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           402749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               496407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          402749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              496407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.835935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.835935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75174.129353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79518.884433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79474.720593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75174.129353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79518.884433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79474.720593                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12654                       # number of writebacks
system.l2.writebacks::total                     12654                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         78290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        78290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52378500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5442656500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5495035000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52378500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5442656500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5495035000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.835914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.835914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65228.518057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69519.178695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69475.617311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65228.518057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69519.178695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69475.617311                       # average overall mshr miss latency
system.l2.replacements                          13558                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87397                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87397                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       401984                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           401984                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       401984                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       401984                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71612                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5688141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5688141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79430.004748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79430.004748                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4972021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4972021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69430.004748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69430.004748                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         401945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             401945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60440000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60440000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       402749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         402749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75174.129353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75174.129353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65228.518057                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65228.518057                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    537551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    537551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.303719                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303719                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80471.706587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80471.706587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    470635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    470635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.303628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.303628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70475.441749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70475.441749                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 52008.372172                       # Cycle average of tags in use
system.l2.tags.total_refs                      989987                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79094                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.516588                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.132398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       533.579372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     51474.660403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.785441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793585                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        58197                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7999014                       # Number of tag accesses
system.l2.tags.data_accesses                  7999014                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      8165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     78289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015490272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          452                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          452                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              187043                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12654                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79093                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12654                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4489                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 79093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                12654                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   69792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.960177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.133425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3004.987947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          451     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           452                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.012539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.162576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.22%      0.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              443     98.01%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      1.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           452                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2530976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               404928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   63213598000                       # Total gap between requests
system.mem_ctrls.avgGap                     688999.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2505248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       260544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 406493.467376621265                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 39631341.304418809712                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 4121631.147422727663                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          803                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        78290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        12654                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19533750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2231138750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 573312072500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24325.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28498.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  45306786.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2505280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2530976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       404928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       404928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          803                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        78290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          79093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        12654                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         12654                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       406493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     39631848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40038341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       406493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       406493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6405689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6405689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6405689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       406493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     39631848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46444030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                79092                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                8142                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          526                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          547                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               767697500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             395460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2250672500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9706.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28456.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               67268                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6915                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   427.794636                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   337.949441                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   278.211407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1296      9.93%      9.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1149      8.80%     18.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3574     27.39%     46.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3690     28.28%     74.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          896      6.87%     81.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          441      3.38%     84.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          133      1.02%     85.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          359      2.75%     88.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1512     11.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5061888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             521088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.075670                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                8.243262                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        47152560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        25058385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      281237460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      20926980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4989647520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14818004430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11795783040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   31977810375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.867490                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30538150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2110680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30564978000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        46031580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        24466365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      283479420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      21574260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4989647520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14561165850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12012068160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   31938433155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.244569                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31102610000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2110680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30000518000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12654                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71612                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7481                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       171051                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 171051                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2935904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2935904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79093                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           133609500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          262023500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            424743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       402068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        402749                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21994                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1207566                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       278926                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1486492                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     25754144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5793760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               31547904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           13558                       # Total snoops (count)
system.tol2bus.snoopTraffic                    404928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           509965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 509173     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    788      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             509965                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  63213808000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          739775000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         402749499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93658998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
