
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099fc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a08  08009b10  08009b10  00019b10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a518  0800a518  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a518  0800a518  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a518  0800a518  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a518  0800a518  0001a518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a51c  0800a51c  0001a51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800a520  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007cc  200001e8  0800a708  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009b4  0800a708  000209b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f1d8  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004086  00000000  00000000  0003f3e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012e0  00000000  00000000  00043470  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001110  00000000  00000000  00044750  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000197e9  00000000  00000000  00045860  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013c96  00000000  00000000  0005f049  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007ccdd  00000000  00000000  00072cdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ef9bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a7c  00000000  00000000  000efa38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009af4 	.word	0x08009af4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08009af4 	.word	0x08009af4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
 8000b6e:	4b23      	ldr	r3, [pc, #140]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b70:	4a23      	ldr	r2, [pc, #140]	; (8000c00 <MX_ADC1_Init+0x98>)
 8000b72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b74:	4b21      	ldr	r3, [pc, #132]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b7c:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b82:	4b1e      	ldr	r3, [pc, #120]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b88:	4b1c      	ldr	r3, [pc, #112]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b8a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b8e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b90:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000b96:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b98:	2202      	movs	r2, #2
 8000b9a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b9c:	4817      	ldr	r0, [pc, #92]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b9e:	f001 fcb1 	bl	8002504 <HAL_ADC_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d003      	beq.n	8000bb0 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000ba8:	2145      	movs	r1, #69	; 0x45
 8000baa:	4816      	ldr	r0, [pc, #88]	; (8000c04 <MX_ADC1_Init+0x9c>)
 8000bac:	f000 fefa 	bl	80019a4 <_Error_Handler>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_8;
 8000bb0:	2308      	movs	r3, #8
 8000bb2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	480e      	ldr	r0, [pc, #56]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000bc2:	f001 fe71 	bl	80028a8 <HAL_ADC_ConfigChannel>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d003      	beq.n	8000bd4 <MX_ADC1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000bcc:	214f      	movs	r1, #79	; 0x4f
 8000bce:	480d      	ldr	r0, [pc, #52]	; (8000c04 <MX_ADC1_Init+0x9c>)
 8000bd0:	f000 fee8 	bl	80019a4 <_Error_Handler>
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_7;
 8000bd4:	2307      	movs	r3, #7
 8000bd6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bdc:	1d3b      	adds	r3, r7, #4
 8000bde:	4619      	mov	r1, r3
 8000be0:	4806      	ldr	r0, [pc, #24]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000be2:	f001 fe61 	bl	80028a8 <HAL_ADC_ConfigChannel>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d003      	beq.n	8000bf4 <MX_ADC1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000bec:	2158      	movs	r1, #88	; 0x58
 8000bee:	4805      	ldr	r0, [pc, #20]	; (8000c04 <MX_ADC1_Init+0x9c>)
 8000bf0:	f000 fed8 	bl	80019a4 <_Error_Handler>
  }

}
 8000bf4:	bf00      	nop
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000664 	.word	0x20000664
 8000c00:	40012400 	.word	0x40012400
 8000c04:	08009b10 	.word	0x08009b10

08000c08 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a28      	ldr	r2, [pc, #160]	; (8000cb8 <HAL_ADC_MspInit+0xb0>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d149      	bne.n	8000cae <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c1a:	4b28      	ldr	r3, [pc, #160]	; (8000cbc <HAL_ADC_MspInit+0xb4>)
 8000c1c:	699b      	ldr	r3, [r3, #24]
 8000c1e:	4a27      	ldr	r2, [pc, #156]	; (8000cbc <HAL_ADC_MspInit+0xb4>)
 8000c20:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c24:	6193      	str	r3, [r2, #24]
 8000c26:	4b25      	ldr	r3, [pc, #148]	; (8000cbc <HAL_ADC_MspInit+0xb4>)
 8000c28:	699b      	ldr	r3, [r3, #24]
 8000c2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]

    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC1_Pin;
 8000c32:	2380      	movs	r3, #128	; 0x80
 8000c34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c36:	2303      	movs	r3, #3
 8000c38:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC1_GPIO_Port, &GPIO_InitStruct);
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	4619      	mov	r1, r3
 8000c40:	481f      	ldr	r0, [pc, #124]	; (8000cc0 <HAL_ADC_MspInit+0xb8>)
 8000c42:	f002 fbbd 	bl	80033c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC2_Pin;
 8000c46:	2301      	movs	r3, #1
 8000c48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ADC2_GPIO_Port, &GPIO_InitStruct);
 8000c4e:	f107 0310 	add.w	r3, r7, #16
 8000c52:	4619      	mov	r1, r3
 8000c54:	481b      	ldr	r0, [pc, #108]	; (8000cc4 <HAL_ADC_MspInit+0xbc>)
 8000c56:	f002 fbb3 	bl	80033c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c5c:	4a1b      	ldr	r2, [pc, #108]	; (8000ccc <HAL_ADC_MspInit+0xc4>)
 8000c5e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c60:	4b19      	ldr	r3, [pc, #100]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c66:	4b18      	ldr	r3, [pc, #96]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c6c:	4b16      	ldr	r3, [pc, #88]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c6e:	2280      	movs	r2, #128	; 0x80
 8000c70:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c72:	4b15      	ldr	r3, [pc, #84]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c78:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c7a:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c80:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c82:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c84:	2220      	movs	r2, #32
 8000c86:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c88:	4b0f      	ldr	r3, [pc, #60]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c8e:	480e      	ldr	r0, [pc, #56]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000c90:	f002 f926 	bl	8002ee0 <HAL_DMA_Init>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d003      	beq.n	8000ca2 <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8000c9a:	2181      	movs	r1, #129	; 0x81
 8000c9c:	480c      	ldr	r0, [pc, #48]	; (8000cd0 <HAL_ADC_MspInit+0xc8>)
 8000c9e:	f000 fe81 	bl	80019a4 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a08      	ldr	r2, [pc, #32]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000ca6:	621a      	str	r2, [r3, #32]
 8000ca8:	4a07      	ldr	r2, [pc, #28]	; (8000cc8 <HAL_ADC_MspInit+0xc0>)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cae:	bf00      	nop
 8000cb0:	3720      	adds	r7, #32
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40012400 	.word	0x40012400
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40010800 	.word	0x40010800
 8000cc4:	40010c00 	.word	0x40010c00
 8000cc8:	20000694 	.word	0x20000694
 8000ccc:	40020008 	.word	0x40020008
 8000cd0:	08009b10 	.word	0x08009b10

08000cd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <MX_DMA_Init+0x38>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	4a0b      	ldr	r2, [pc, #44]	; (8000d0c <MX_DMA_Init+0x38>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6153      	str	r3, [r2, #20]
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <MX_DMA_Init+0x38>)
 8000ce8:	695b      	ldr	r3, [r3, #20]
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	200b      	movs	r0, #11
 8000cf8:	f002 f893 	bl	8002e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cfc:	200b      	movs	r0, #11
 8000cfe:	f002 f8ac 	bl	8002e5a <HAL_NVIC_EnableIRQ>

}
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40021000 	.word	0x40021000

08000d10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b088      	sub	sp, #32
 8000d14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d16:	4b31      	ldr	r3, [pc, #196]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	4a30      	ldr	r2, [pc, #192]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d1c:	f043 0310 	orr.w	r3, r3, #16
 8000d20:	6193      	str	r3, [r2, #24]
 8000d22:	4b2e      	ldr	r3, [pc, #184]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	f003 0310 	and.w	r3, r3, #16
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2e:	4b2b      	ldr	r3, [pc, #172]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d30:	699b      	ldr	r3, [r3, #24]
 8000d32:	4a2a      	ldr	r2, [pc, #168]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d34:	f043 0304 	orr.w	r3, r3, #4
 8000d38:	6193      	str	r3, [r2, #24]
 8000d3a:	4b28      	ldr	r3, [pc, #160]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d3c:	699b      	ldr	r3, [r3, #24]
 8000d3e:	f003 0304 	and.w	r3, r3, #4
 8000d42:	60bb      	str	r3, [r7, #8]
 8000d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	4b25      	ldr	r3, [pc, #148]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	4a24      	ldr	r2, [pc, #144]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d4c:	f043 0308 	orr.w	r3, r3, #8
 8000d50:	6193      	str	r3, [r2, #24]
 8000d52:	4b22      	ldr	r3, [pc, #136]	; (8000ddc <MX_GPIO_Init+0xcc>)
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	f003 0308 	and.w	r3, r3, #8
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d64:	481e      	ldr	r0, [pc, #120]	; (8000de0 <MX_GPIO_Init+0xd0>)
 8000d66:	f002 fca0 	bl	80036aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUTPUT_M1_Pin|OUTPUT_M2_Pin, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000d70:	481c      	ldr	r0, [pc, #112]	; (8000de4 <MX_GPIO_Init+0xd4>)
 8000d72:	f002 fc9a 	bl	80036aa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2302      	movs	r3, #2
 8000d82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4815      	ldr	r0, [pc, #84]	; (8000de0 <MX_GPIO_Init+0xd0>)
 8000d8c:	f002 fb18 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = INPUT_B1_Pin|INPUT_B2_Pin|INPUT_B3_Pin|INPUT_B4_Pin;
 8000d90:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000d94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d96:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <MX_GPIO_Init+0xd8>)
 8000d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d9e:	f107 0310 	add.w	r3, r7, #16
 8000da2:	4619      	mov	r1, r3
 8000da4:	4811      	ldr	r0, [pc, #68]	; (8000dec <MX_GPIO_Init+0xdc>)
 8000da6:	f002 fb0b 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUTPUT_M1_Pin|OUTPUT_M2_Pin;
 8000daa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000dae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db0:	2301      	movs	r3, #1
 8000db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db4:	2302      	movs	r3, #2
 8000db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db8:	f107 0310 	add.w	r3, r7, #16
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4809      	ldr	r0, [pc, #36]	; (8000de4 <MX_GPIO_Init+0xd4>)
 8000dc0:	f002 fafe 	bl	80033c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	2028      	movs	r0, #40	; 0x28
 8000dca:	f002 f82a 	bl	8002e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000dce:	2028      	movs	r0, #40	; 0x28
 8000dd0:	f002 f843 	bl	8002e5a <HAL_NVIC_EnableIRQ>

}
 8000dd4:	bf00      	nop
 8000dd6:	3720      	adds	r7, #32
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40011000 	.word	0x40011000
 8000de4:	40010800 	.word	0x40010800
 8000de8:	10110000 	.word	0x10110000
 8000dec:	40010c00 	.word	0x40010c00

08000df0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000df4:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000df6:	4a14      	ldr	r2, [pc, #80]	; (8000e48 <MX_I2C1_Init+0x58>)
 8000df8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000dfa:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000dfc:	4a13      	ldr	r2, [pc, #76]	; (8000e4c <MX_I2C1_Init+0x5c>)
 8000dfe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e00:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e06:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e0c:	4b0d      	ldr	r3, [pc, #52]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e14:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e20:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e26:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e2c:	4805      	ldr	r0, [pc, #20]	; (8000e44 <MX_I2C1_Init+0x54>)
 8000e2e:	f002 fc6d 	bl	800370c <HAL_I2C_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d003      	beq.n	8000e40 <MX_I2C1_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000e38:	2142      	movs	r1, #66	; 0x42
 8000e3a:	4805      	ldr	r0, [pc, #20]	; (8000e50 <MX_I2C1_Init+0x60>)
 8000e3c:	f000 fdb2 	bl	80019a4 <_Error_Handler>
  }

}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	200006d8 	.word	0x200006d8
 8000e48:	40005400 	.word	0x40005400
 8000e4c:	000186a0 	.word	0x000186a0
 8000e50:	08009b24 	.word	0x08009b24

08000e54 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a0f      	ldr	r2, [pc, #60]	; (8000ea0 <HAL_I2C_MspInit+0x4c>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d117      	bne.n	8000e96 <HAL_I2C_MspInit+0x42>

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e66:	23c0      	movs	r3, #192	; 0xc0
 8000e68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e6a:	2312      	movs	r3, #18
 8000e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e72:	f107 0310 	add.w	r3, r7, #16
 8000e76:	4619      	mov	r1, r3
 8000e78:	480a      	ldr	r0, [pc, #40]	; (8000ea4 <HAL_I2C_MspInit+0x50>)
 8000e7a:	f002 faa1 	bl	80033c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <HAL_I2C_MspInit+0x54>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	4a09      	ldr	r2, [pc, #36]	; (8000ea8 <HAL_I2C_MspInit+0x54>)
 8000e84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e88:	61d3      	str	r3, [r2, #28]
 8000e8a:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <HAL_I2C_MspInit+0x54>)
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e96:	bf00      	nop
 8000e98:	3720      	adds	r7, #32
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40005400 	.word	0x40005400
 8000ea4:	40010c00 	.word	0x40010c00
 8000ea8:	40021000 	.word	0x40021000

08000eac <motor_control>:
/* Private function prototypes -----------------------------------------------*/

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void motor_control(int dir, int pwm) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
	if (dir >= 1) {
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	dd1e      	ble.n	8000efa <motor_control+0x4e>
		OUTPUT_1_State = 1;
 8000ebc:	4b32      	ldr	r3, [pc, #200]	; (8000f88 <motor_control+0xdc>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	601a      	str	r2, [r3, #0]
		OUTPUT_2_State = 0;
 8000ec2:	4b32      	ldr	r3, [pc, #200]	; (8000f8c <motor_control+0xe0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 1);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ece:	4830      	ldr	r0, [pc, #192]	; (8000f90 <motor_control+0xe4>)
 8000ed0:	f002 fbeb 	bl	80036aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eda:	482d      	ldr	r0, [pc, #180]	; (8000f90 <motor_control+0xe4>)
 8000edc:	f002 fbe5 	bl	80036aa <HAL_GPIO_WritePin>
		PWM1 = pwm;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	4a2c      	ldr	r2, [pc, #176]	; (8000f94 <motor_control+0xe8>)
 8000ee4:	6013      	str	r3, [r2, #0]
		PWM2 = 0;
 8000ee6:	4b2c      	ldr	r3, [pc, #176]	; (8000f98 <motor_control+0xec>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
		user_pwm_setvalue_1(pwm);
 8000eec:	6838      	ldr	r0, [r7, #0]
 8000eee:	f000 ff8f 	bl	8001e10 <user_pwm_setvalue_1>
		user_pwm_setvalue_2(0);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f000 ffaa 	bl	8001e4c <user_pwm_setvalue_2>
		HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
		HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
		user_pwm_setvalue_1(0);
		user_pwm_setvalue_2(0);
	}
}
 8000ef8:	e042      	b.n	8000f80 <motor_control+0xd4>
	} else if (dir <= -1) {
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	da1e      	bge.n	8000f3e <motor_control+0x92>
		OUTPUT_1_State = 0;
 8000f00:	4b21      	ldr	r3, [pc, #132]	; (8000f88 <motor_control+0xdc>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]
		OUTPUT_2_State = 1;
 8000f06:	4b21      	ldr	r3, [pc, #132]	; (8000f8c <motor_control+0xe0>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f12:	481f      	ldr	r0, [pc, #124]	; (8000f90 <motor_control+0xe4>)
 8000f14:	f002 fbc9 	bl	80036aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 1);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f1e:	481c      	ldr	r0, [pc, #112]	; (8000f90 <motor_control+0xe4>)
 8000f20:	f002 fbc3 	bl	80036aa <HAL_GPIO_WritePin>
		PWM1 = 0;
 8000f24:	4b1b      	ldr	r3, [pc, #108]	; (8000f94 <motor_control+0xe8>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
		PWM2 = pwm;
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	4a1a      	ldr	r2, [pc, #104]	; (8000f98 <motor_control+0xec>)
 8000f2e:	6013      	str	r3, [r2, #0]
		user_pwm_setvalue_1(0);
 8000f30:	2000      	movs	r0, #0
 8000f32:	f000 ff6d 	bl	8001e10 <user_pwm_setvalue_1>
		user_pwm_setvalue_2(pwm);
 8000f36:	6838      	ldr	r0, [r7, #0]
 8000f38:	f000 ff88 	bl	8001e4c <user_pwm_setvalue_2>
}
 8000f3c:	e020      	b.n	8000f80 <motor_control+0xd4>
	} else if (dir == 0) {
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d11d      	bne.n	8000f80 <motor_control+0xd4>
		OUTPUT_1_State = 0;
 8000f44:	4b10      	ldr	r3, [pc, #64]	; (8000f88 <motor_control+0xdc>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
		OUTPUT_2_State = 0;
 8000f4a:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <motor_control+0xe0>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
		PWM1 = 0;
 8000f50:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <motor_control+0xe8>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
		PWM2 = 0;
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <motor_control+0xec>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f62:	480b      	ldr	r0, [pc, #44]	; (8000f90 <motor_control+0xe4>)
 8000f64:	f002 fba1 	bl	80036aa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6e:	4808      	ldr	r0, [pc, #32]	; (8000f90 <motor_control+0xe4>)
 8000f70:	f002 fb9b 	bl	80036aa <HAL_GPIO_WritePin>
		user_pwm_setvalue_1(0);
 8000f74:	2000      	movs	r0, #0
 8000f76:	f000 ff4b 	bl	8001e10 <user_pwm_setvalue_1>
		user_pwm_setvalue_2(0);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 ff66 	bl	8001e4c <user_pwm_setvalue_2>
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000228 	.word	0x20000228
 8000f8c:	2000022c 	.word	0x2000022c
 8000f90:	40010800 	.word	0x40010800
 8000f94:	20000220 	.word	0x20000220
 8000f98:	20000224 	.word	0x20000224

08000f9c <motor_point>:
void motor_point(int pwm) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 0);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000faa:	4815      	ldr	r0, [pc, #84]	; (8001000 <motor_point+0x64>)
 8000fac:	f002 fb7d 	bl	80036aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 1);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb6:	4812      	ldr	r0, [pc, #72]	; (8001000 <motor_point+0x64>)
 8000fb8:	f002 fb77 	bl	80036aa <HAL_GPIO_WritePin>
	PWM1 = 0;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <motor_point+0x68>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
	PWM2 = pwm;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a10      	ldr	r2, [pc, #64]	; (8001008 <motor_point+0x6c>)
 8000fc6:	6013      	str	r3, [r2, #0]
	HAL_Delay(10);
 8000fc8:	200a      	movs	r0, #10
 8000fca:	f001 fa7d 	bl	80024c8 <HAL_Delay>
	HAL_GPIO_WritePin(OUTPUT_M1_GPIO_Port, OUTPUT_M1_Pin, 1);
 8000fce:	2201      	movs	r2, #1
 8000fd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fd4:	480a      	ldr	r0, [pc, #40]	; (8001000 <motor_point+0x64>)
 8000fd6:	f002 fb68 	bl	80036aa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT_M2_GPIO_Port, OUTPUT_M2_Pin, 0);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fe0:	4807      	ldr	r0, [pc, #28]	; (8001000 <motor_point+0x64>)
 8000fe2:	f002 fb62 	bl	80036aa <HAL_GPIO_WritePin>
	PWM1 = pwm;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a06      	ldr	r2, [pc, #24]	; (8001004 <motor_point+0x68>)
 8000fea:	6013      	str	r3, [r2, #0]
	PWM2 = 0;
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <motor_point+0x6c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 8000ff2:	200a      	movs	r0, #10
 8000ff4:	f001 fa68 	bl	80024c8 <HAL_Delay>
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40010800 	.word	0x40010800
 8001004:	20000220 	.word	0x20000220
 8001008:	20000224 	.word	0x20000224

0800100c <clean_button_flag>:

void clean_button_flag(void) {
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
	//Usart2DmaPrintf("clena\n");
	for (i = 0; i <= 5; i++) { //clean flag
 8001010:	4b0b      	ldr	r3, [pc, #44]	; (8001040 <clean_button_flag+0x34>)
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	e00a      	b.n	800102e <clean_button_flag+0x22>
		button_flag[i] = 0;
 8001018:	4b09      	ldr	r3, [pc, #36]	; (8001040 <clean_button_flag+0x34>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a09      	ldr	r2, [pc, #36]	; (8001044 <clean_button_flag+0x38>)
 800101e:	2100      	movs	r1, #0
 8001020:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i <= 5; i++) { //clean flag
 8001024:	4b06      	ldr	r3, [pc, #24]	; (8001040 <clean_button_flag+0x34>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	3301      	adds	r3, #1
 800102a:	4a05      	ldr	r2, [pc, #20]	; (8001040 <clean_button_flag+0x34>)
 800102c:	6013      	str	r3, [r2, #0]
 800102e:	4b04      	ldr	r3, [pc, #16]	; (8001040 <clean_button_flag+0x34>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b05      	cmp	r3, #5
 8001034:	ddf0      	ble.n	8001018 <clean_button_flag+0xc>
		//HAL_Delay(1);
	}
}
 8001036:	bf00      	nop
 8001038:	46bd      	mov	sp, r7
 800103a:	bc80      	pop	{r7}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000908 	.word	0x20000908
 8001044:	2000023c 	.word	0x2000023c

08001048 <read_ADC>:
int read_ADC() {
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
	int times = 50;
 800104e:	2332      	movs	r3, #50	; 0x32
 8001050:	607b      	str	r3, [r7, #4]
	for (i = 0, ad1 = 0, ad2 = 0; i < times;) {
 8001052:	4b25      	ldr	r3, [pc, #148]	; (80010e8 <read_ADC+0xa0>)
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	4b24      	ldr	r3, [pc, #144]	; (80010ec <read_ADC+0xa4>)
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	4b24      	ldr	r3, [pc, #144]	; (80010f0 <read_ADC+0xa8>)
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	e019      	b.n	800109a <read_ADC+0x52>
		ad1 += ADC_Value[i++];
 8001066:	4b20      	ldr	r3, [pc, #128]	; (80010e8 <read_ADC+0xa0>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	1c5a      	adds	r2, r3, #1
 800106c:	491e      	ldr	r1, [pc, #120]	; (80010e8 <read_ADC+0xa0>)
 800106e:	600a      	str	r2, [r1, #0]
 8001070:	4a20      	ldr	r2, [pc, #128]	; (80010f4 <read_ADC+0xac>)
 8001072:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001076:	4b1d      	ldr	r3, [pc, #116]	; (80010ec <read_ADC+0xa4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	4a1b      	ldr	r2, [pc, #108]	; (80010ec <read_ADC+0xa4>)
 800107e:	6013      	str	r3, [r2, #0]
		ad2 += ADC_Value[i++];
 8001080:	4b19      	ldr	r3, [pc, #100]	; (80010e8 <read_ADC+0xa0>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	4918      	ldr	r1, [pc, #96]	; (80010e8 <read_ADC+0xa0>)
 8001088:	600a      	str	r2, [r1, #0]
 800108a:	4a1a      	ldr	r2, [pc, #104]	; (80010f4 <read_ADC+0xac>)
 800108c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <read_ADC+0xa8>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4413      	add	r3, r2
 8001096:	4a16      	ldr	r2, [pc, #88]	; (80010f0 <read_ADC+0xa8>)
 8001098:	6013      	str	r3, [r2, #0]
	for (i = 0, ad1 = 0, ad2 = 0; i < times;) {
 800109a:	4b13      	ldr	r3, [pc, #76]	; (80010e8 <read_ADC+0xa0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	dce0      	bgt.n	8001066 <read_ADC+0x1e>
		//HAL_Delay(1);
	}

	real_adc1 = ad1 / (times / 2);
 80010a4:	4b11      	ldr	r3, [pc, #68]	; (80010ec <read_ADC+0xa4>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	0fd9      	lsrs	r1, r3, #31
 80010ac:	440b      	add	r3, r1
 80010ae:	105b      	asrs	r3, r3, #1
 80010b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b4:	4a10      	ldr	r2, [pc, #64]	; (80010f8 <read_ADC+0xb0>)
 80010b6:	6013      	str	r3, [r2, #0]
	real_adc2 = ad2 / (times / 2);
 80010b8:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <read_ADC+0xa8>)
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	0fd9      	lsrs	r1, r3, #31
 80010c0:	440b      	add	r3, r1
 80010c2:	105b      	asrs	r3, r3, #1
 80010c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c8:	4a0c      	ldr	r2, [pc, #48]	; (80010fc <read_ADC+0xb4>)
 80010ca:	6013      	str	r3, [r2, #0]
	//sensitivity = real_adc2;
	if (real_adc1 <= real_adc2) {
 80010cc:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <read_ADC+0xb0>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <read_ADC+0xb4>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d801      	bhi.n	80010dc <read_ADC+0x94>
		return 1;
 80010d8:	2301      	movs	r3, #1
 80010da:	e000      	b.n	80010de <read_ADC+0x96>
	} else {
		return 0;
 80010dc:	2300      	movs	r3, #0
	}
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr
 80010e8:	20000908 	.word	0x20000908
 80010ec:	20000904 	.word	0x20000904
 80010f0:	2000090c 	.word	0x2000090c
 80010f4:	20000774 	.word	0x20000774
 80010f8:	20000910 	.word	0x20000910
 80010fc:	20000770 	.word	0x20000770

08001100 <detection_load>:
//
//int time =0 ;
int detection_load(int times, uint32_t th) {
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
	if (times == 0) {
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d106      	bne.n	800111e <detection_load+0x1e>
		//keep_adc1 = real_adc1;
		maxLoad = 0;
 8001110:	4b15      	ldr	r3, [pc, #84]	; (8001168 <detection_load+0x68>)
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
		maxLoadCount = 0;
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <detection_load+0x6c>)
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	e01d      	b.n	800115a <detection_load+0x5a>
	} else {
		maxLoadCount++;
 800111e:	4b13      	ldr	r3, [pc, #76]	; (800116c <detection_load+0x6c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	3301      	adds	r3, #1
 8001124:	4a11      	ldr	r2, [pc, #68]	; (800116c <detection_load+0x6c>)
 8001126:	6013      	str	r3, [r2, #0]
		if (maxLoadCount < 3) {
 8001128:	4b10      	ldr	r3, [pc, #64]	; (800116c <detection_load+0x6c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b02      	cmp	r3, #2
 800112e:	dc0c      	bgt.n	800114a <detection_load+0x4a>
			if (real_adc1 > maxLoad) {
 8001130:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <detection_load+0x70>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <detection_load+0x68>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	429a      	cmp	r2, r3
 800113a:	d90e      	bls.n	800115a <detection_load+0x5a>
				maxLoad = real_adc1+th;
 800113c:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <detection_load+0x70>)
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	4413      	add	r3, r2
 8001144:	4a08      	ldr	r2, [pc, #32]	; (8001168 <detection_load+0x68>)
 8001146:	6013      	str	r3, [r2, #0]
 8001148:	e007      	b.n	800115a <detection_load+0x5a>
			}
		}else{
			if (real_adc1 > (maxLoad)) {
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <detection_load+0x70>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <detection_load+0x68>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	429a      	cmp	r2, r3
 8001154:	d901      	bls.n	800115a <detection_load+0x5a>
				//maxLoad = real_adc1;
				return 1;
 8001156:	2301      	movs	r3, #1
 8001158:	e000      	b.n	800115c <detection_load+0x5c>
			}
		}
	}
	return 0;
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	2000021c 	.word	0x2000021c
 800116c:	20000218 	.word	0x20000218
 8001170:	20000910 	.word	0x20000910

08001174 <Display>:

void Display(int mode) {
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b089      	sub	sp, #36	; 0x24
 8001178:	af04      	add	r7, sp, #16
 800117a:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(Black);
 800117c:	2000      	movs	r0, #0
 800117e:	f000 ff93 	bl	80020a8 <ssd1306_Fill>
	ssd1306_SetCursor(2, 0);
 8001182:	2100      	movs	r1, #0
 8001184:	2002      	movs	r0, #2
 8001186:	f001 f8e5 	bl	8002354 <ssd1306_SetCursor>
	int line_count = 1;
 800118a:	2301      	movs	r3, #1
 800118c:	60fb      	str	r3, [r7, #12]
	if (mode == 0) {
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	f040 80d4 	bne.w	800133e <Display+0x1ca>

		snprintf(buff, sizeof(buff), "%s,%s", __DATE__, __TIME__);
 8001196:	4b95      	ldr	r3, [pc, #596]	; (80013ec <Display+0x278>)
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	4b95      	ldr	r3, [pc, #596]	; (80013f0 <Display+0x27c>)
 800119c:	4a95      	ldr	r2, [pc, #596]	; (80013f4 <Display+0x280>)
 800119e:	2140      	movs	r1, #64	; 0x40
 80011a0:	4895      	ldr	r0, [pc, #596]	; (80013f8 <Display+0x284>)
 80011a2:	f005 fd8d 	bl	8006cc0 <sniprintf>
		ssd1306_WriteString(buff, Font_6x8, White);
 80011a6:	4a95      	ldr	r2, [pc, #596]	; (80013fc <Display+0x288>)
 80011a8:	2301      	movs	r3, #1
 80011aa:	ca06      	ldmia	r2, {r1, r2}
 80011ac:	4892      	ldr	r0, [pc, #584]	; (80013f8 <Display+0x284>)
 80011ae:	f001 f8ab 	bl	8002308 <ssd1306_WriteString>

		ssd1306_SetCursor(2, 8 * line_count++);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	60fa      	str	r2, [r7, #12]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4619      	mov	r1, r3
 80011c0:	2002      	movs	r0, #2
 80011c2:	f001 f8c7 	bl	8002354 <ssd1306_SetCursor>
		snprintf(buff, sizeof(buff), "steta:%d,%d", sysinfo_State, stage);
 80011c6:	4b8e      	ldr	r3, [pc, #568]	; (8001400 <Display+0x28c>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	4b8e      	ldr	r3, [pc, #568]	; (8001404 <Display+0x290>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	4613      	mov	r3, r2
 80011d2:	4a8d      	ldr	r2, [pc, #564]	; (8001408 <Display+0x294>)
 80011d4:	2140      	movs	r1, #64	; 0x40
 80011d6:	4888      	ldr	r0, [pc, #544]	; (80013f8 <Display+0x284>)
 80011d8:	f005 fd72 	bl	8006cc0 <sniprintf>
		ssd1306_WriteString(buff, Font_6x8, White);
 80011dc:	4a87      	ldr	r2, [pc, #540]	; (80013fc <Display+0x288>)
 80011de:	2301      	movs	r3, #1
 80011e0:	ca06      	ldmia	r2, {r1, r2}
 80011e2:	4885      	ldr	r0, [pc, #532]	; (80013f8 <Display+0x284>)
 80011e4:	f001 f890 	bl	8002308 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "[B0]:%d,KA1:%d", real_adc1, keep_adc1);
 80011e8:	4b88      	ldr	r3, [pc, #544]	; (800140c <Display+0x298>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b88      	ldr	r3, [pc, #544]	; (8001410 <Display+0x29c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	4613      	mov	r3, r2
 80011f4:	4a87      	ldr	r2, [pc, #540]	; (8001414 <Display+0x2a0>)
 80011f6:	2140      	movs	r1, #64	; 0x40
 80011f8:	487f      	ldr	r0, [pc, #508]	; (80013f8 <Display+0x284>)
 80011fa:	f005 fd61 	bl	8006cc0 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	1c5a      	adds	r2, r3, #1
 8001202:	60fa      	str	r2, [r7, #12]
 8001204:	b2db      	uxtb	r3, r3
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	b2db      	uxtb	r3, r3
 800120a:	4619      	mov	r1, r3
 800120c:	2002      	movs	r0, #2
 800120e:	f001 f8a1 	bl	8002354 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001212:	4a7a      	ldr	r2, [pc, #488]	; (80013fc <Display+0x288>)
 8001214:	2301      	movs	r3, #1
 8001216:	ca06      	ldmia	r2, {r1, r2}
 8001218:	4877      	ldr	r0, [pc, #476]	; (80013f8 <Display+0x284>)
 800121a:	f001 f875 	bl	8002308 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "mLoad:%d count:%d", maxLoad,
 800121e:	4b7e      	ldr	r3, [pc, #504]	; (8001418 <Display+0x2a4>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	4b7e      	ldr	r3, [pc, #504]	; (800141c <Display+0x2a8>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	4613      	mov	r3, r2
 800122a:	4a7d      	ldr	r2, [pc, #500]	; (8001420 <Display+0x2ac>)
 800122c:	2140      	movs	r1, #64	; 0x40
 800122e:	4872      	ldr	r0, [pc, #456]	; (80013f8 <Display+0x284>)
 8001230:	f005 fd46 	bl	8006cc0 <sniprintf>
				maxLoadCount);
		ssd1306_SetCursor(2, 8 * line_count++);
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	1c5a      	adds	r2, r3, #1
 8001238:	60fa      	str	r2, [r7, #12]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	b2db      	uxtb	r3, r3
 8001240:	4619      	mov	r1, r3
 8001242:	2002      	movs	r0, #2
 8001244:	f001 f886 	bl	8002354 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 8001248:	4a6c      	ldr	r2, [pc, #432]	; (80013fc <Display+0x288>)
 800124a:	2301      	movs	r3, #1
 800124c:	ca06      	ldmia	r2, {r1, r2}
 800124e:	486a      	ldr	r0, [pc, #424]	; (80013f8 <Display+0x284>)
 8001250:	f001 f85a 	bl	8002308 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "PWM1:%d, GPIO1:%d", PWM1, OUTPUT_1_State);
 8001254:	4b73      	ldr	r3, [pc, #460]	; (8001424 <Display+0x2b0>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4b73      	ldr	r3, [pc, #460]	; (8001428 <Display+0x2b4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	4613      	mov	r3, r2
 8001260:	4a72      	ldr	r2, [pc, #456]	; (800142c <Display+0x2b8>)
 8001262:	2140      	movs	r1, #64	; 0x40
 8001264:	4864      	ldr	r0, [pc, #400]	; (80013f8 <Display+0x284>)
 8001266:	f005 fd2b 	bl	8006cc0 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	60fa      	str	r2, [r7, #12]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	4619      	mov	r1, r3
 8001278:	2002      	movs	r0, #2
 800127a:	f001 f86b 	bl	8002354 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 800127e:	4a5f      	ldr	r2, [pc, #380]	; (80013fc <Display+0x288>)
 8001280:	2301      	movs	r3, #1
 8001282:	ca06      	ldmia	r2, {r1, r2}
 8001284:	485c      	ldr	r0, [pc, #368]	; (80013f8 <Display+0x284>)
 8001286:	f001 f83f 	bl	8002308 <ssd1306_WriteString>


		snprintf(buff, sizeof(buff), "PWM2:%d, GPIO2:%d", PWM2, OUTPUT_2_State);
 800128a:	4b69      	ldr	r3, [pc, #420]	; (8001430 <Display+0x2bc>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	4b69      	ldr	r3, [pc, #420]	; (8001434 <Display+0x2c0>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	4613      	mov	r3, r2
 8001296:	4a68      	ldr	r2, [pc, #416]	; (8001438 <Display+0x2c4>)
 8001298:	2140      	movs	r1, #64	; 0x40
 800129a:	4857      	ldr	r0, [pc, #348]	; (80013f8 <Display+0x284>)
 800129c:	f005 fd10 	bl	8006cc0 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	1c5a      	adds	r2, r3, #1
 80012a4:	60fa      	str	r2, [r7, #12]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	4619      	mov	r1, r3
 80012ae:	2002      	movs	r0, #2
 80012b0:	f001 f850 	bl	8002354 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 80012b4:	4a51      	ldr	r2, [pc, #324]	; (80013fc <Display+0x288>)
 80012b6:	2301      	movs	r3, #1
 80012b8:	ca06      	ldmia	r2, {r1, r2}
 80012ba:	484f      	ldr	r0, [pc, #316]	; (80013f8 <Display+0x284>)
 80012bc:	f001 f824 	bl	8002308 <ssd1306_WriteString>



		snprintf(buff, sizeof(buff), "button[%d]:%d,%d,%d,%d", button_State,
 80012c0:	4b5e      	ldr	r3, [pc, #376]	; (800143c <Display+0x2c8>)
 80012c2:	681c      	ldr	r4, [r3, #0]
 80012c4:	4b5e      	ldr	r3, [pc, #376]	; (8001440 <Display+0x2cc>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	4a5d      	ldr	r2, [pc, #372]	; (8001440 <Display+0x2cc>)
 80012ca:	6892      	ldr	r2, [r2, #8]
 80012cc:	495c      	ldr	r1, [pc, #368]	; (8001440 <Display+0x2cc>)
 80012ce:	68c9      	ldr	r1, [r1, #12]
 80012d0:	485b      	ldr	r0, [pc, #364]	; (8001440 <Display+0x2cc>)
 80012d2:	6900      	ldr	r0, [r0, #16]
 80012d4:	9003      	str	r0, [sp, #12]
 80012d6:	9102      	str	r1, [sp, #8]
 80012d8:	9201      	str	r2, [sp, #4]
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	4623      	mov	r3, r4
 80012de:	4a59      	ldr	r2, [pc, #356]	; (8001444 <Display+0x2d0>)
 80012e0:	2140      	movs	r1, #64	; 0x40
 80012e2:	4845      	ldr	r0, [pc, #276]	; (80013f8 <Display+0x284>)
 80012e4:	f005 fcec 	bl	8006cc0 <sniprintf>
				button_flag[1], button_flag[2], button_flag[3], button_flag[4]);
		ssd1306_SetCursor(2, 8 * line_count++);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	60fa      	str	r2, [r7, #12]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4619      	mov	r1, r3
 80012f6:	2002      	movs	r0, #2
 80012f8:	f001 f82c 	bl	8002354 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 80012fc:	4a3f      	ldr	r2, [pc, #252]	; (80013fc <Display+0x288>)
 80012fe:	2301      	movs	r3, #1
 8001300:	ca06      	ldmia	r2, {r1, r2}
 8001302:	483d      	ldr	r0, [pc, #244]	; (80013f8 <Display+0x284>)
 8001304:	f001 f800 	bl	8002308 <ssd1306_WriteString>

		//snprintf(buff, sizeof(buff), "time:%d,%d", end, start);
		//ssd1306_SetCursor(2, 8*7);
		//ssd1306_WriteString(buff, Font_6x8, White);
		if (end > start) {
 8001308:	4b4f      	ldr	r3, [pc, #316]	; (8001448 <Display+0x2d4>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4b4f      	ldr	r3, [pc, #316]	; (800144c <Display+0x2d8>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	d965      	bls.n	80013e0 <Display+0x26c>
			snprintf(buff, sizeof(buff), "time:%d", end - start);
 8001314:	4b4c      	ldr	r3, [pc, #304]	; (8001448 <Display+0x2d4>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b4c      	ldr	r3, [pc, #304]	; (800144c <Display+0x2d8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	4a4c      	ldr	r2, [pc, #304]	; (8001450 <Display+0x2dc>)
 8001320:	2140      	movs	r1, #64	; 0x40
 8001322:	4835      	ldr	r0, [pc, #212]	; (80013f8 <Display+0x284>)
 8001324:	f005 fccc 	bl	8006cc0 <sniprintf>
			ssd1306_SetCursor(2, 8 * 7);
 8001328:	2138      	movs	r1, #56	; 0x38
 800132a:	2002      	movs	r0, #2
 800132c:	f001 f812 	bl	8002354 <ssd1306_SetCursor>
			ssd1306_WriteString(buff, Font_6x8, White);
 8001330:	4a32      	ldr	r2, [pc, #200]	; (80013fc <Display+0x288>)
 8001332:	2301      	movs	r3, #1
 8001334:	ca06      	ldmia	r2, {r1, r2}
 8001336:	4830      	ldr	r0, [pc, #192]	; (80013f8 <Display+0x284>)
 8001338:	f000 ffe6 	bl	8002308 <ssd1306_WriteString>
 800133c:	e050      	b.n	80013e0 <Display+0x26c>
		}
	} else if (mode == 1) {		//setting mode
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d14d      	bne.n	80013e0 <Display+0x26c>
		snprintf(buff, sizeof(buff), "Setting mode.");
 8001344:	4a2c      	ldr	r2, [pc, #176]	; (80013f8 <Display+0x284>)
 8001346:	4b43      	ldr	r3, [pc, #268]	; (8001454 <Display+0x2e0>)
 8001348:	4614      	mov	r4, r2
 800134a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800134c:	6020      	str	r0, [r4, #0]
 800134e:	6061      	str	r1, [r4, #4]
 8001350:	60a2      	str	r2, [r4, #8]
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	81a3      	strh	r3, [r4, #12]
		ssd1306_WriteString(buff, Font_6x8, White);
 8001356:	4a29      	ldr	r2, [pc, #164]	; (80013fc <Display+0x288>)
 8001358:	2301      	movs	r3, #1
 800135a:	ca06      	ldmia	r2, {r1, r2}
 800135c:	4826      	ldr	r0, [pc, #152]	; (80013f8 <Display+0x284>)
 800135e:	f000 ffd3 	bl	8002308 <ssd1306_WriteString>

		ssd1306_SetCursor(2, 8 * line_count++);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	1c5a      	adds	r2, r3, #1
 8001366:	60fa      	str	r2, [r7, #12]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	b2db      	uxtb	r3, r3
 800136e:	4619      	mov	r1, r3
 8001370:	2002      	movs	r0, #2
 8001372:	f000 ffef 	bl	8002354 <ssd1306_SetCursor>
		snprintf(buff, sizeof(buff), "button[%d]:%d,%d,%d,%d", button_State,
 8001376:	4b31      	ldr	r3, [pc, #196]	; (800143c <Display+0x2c8>)
 8001378:	681c      	ldr	r4, [r3, #0]
 800137a:	4b31      	ldr	r3, [pc, #196]	; (8001440 <Display+0x2cc>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	4a30      	ldr	r2, [pc, #192]	; (8001440 <Display+0x2cc>)
 8001380:	6892      	ldr	r2, [r2, #8]
 8001382:	492f      	ldr	r1, [pc, #188]	; (8001440 <Display+0x2cc>)
 8001384:	68c9      	ldr	r1, [r1, #12]
 8001386:	482e      	ldr	r0, [pc, #184]	; (8001440 <Display+0x2cc>)
 8001388:	6900      	ldr	r0, [r0, #16]
 800138a:	9003      	str	r0, [sp, #12]
 800138c:	9102      	str	r1, [sp, #8]
 800138e:	9201      	str	r2, [sp, #4]
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	4623      	mov	r3, r4
 8001394:	4a2b      	ldr	r2, [pc, #172]	; (8001444 <Display+0x2d0>)
 8001396:	2140      	movs	r1, #64	; 0x40
 8001398:	4817      	ldr	r0, [pc, #92]	; (80013f8 <Display+0x284>)
 800139a:	f005 fc91 	bl	8006cc0 <sniprintf>
				button_flag[1], button_flag[2], button_flag[3], button_flag[4]);
		ssd1306_WriteString(buff, Font_6x8, White);
 800139e:	4a17      	ldr	r2, [pc, #92]	; (80013fc <Display+0x288>)
 80013a0:	2301      	movs	r3, #1
 80013a2:	ca06      	ldmia	r2, {r1, r2}
 80013a4:	4814      	ldr	r0, [pc, #80]	; (80013f8 <Display+0x284>)
 80013a6:	f000 ffaf 	bl	8002308 <ssd1306_WriteString>

		snprintf(buff, sizeof(buff), "[B0]:%d,KA1:%d", real_adc1, keep_adc1);
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <Display+0x298>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	4b18      	ldr	r3, [pc, #96]	; (8001410 <Display+0x29c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	4613      	mov	r3, r2
 80013b6:	4a17      	ldr	r2, [pc, #92]	; (8001414 <Display+0x2a0>)
 80013b8:	2140      	movs	r1, #64	; 0x40
 80013ba:	480f      	ldr	r0, [pc, #60]	; (80013f8 <Display+0x284>)
 80013bc:	f005 fc80 	bl	8006cc0 <sniprintf>
		ssd1306_SetCursor(2, 8 * line_count++);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	1c5a      	adds	r2, r3, #1
 80013c4:	60fa      	str	r2, [r7, #12]
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	00db      	lsls	r3, r3, #3
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	4619      	mov	r1, r3
 80013ce:	2002      	movs	r0, #2
 80013d0:	f000 ffc0 	bl	8002354 <ssd1306_SetCursor>
		ssd1306_WriteString(buff, Font_6x8, White);
 80013d4:	4a09      	ldr	r2, [pc, #36]	; (80013fc <Display+0x288>)
 80013d6:	2301      	movs	r3, #1
 80013d8:	ca06      	ldmia	r2, {r1, r2}
 80013da:	4807      	ldr	r0, [pc, #28]	; (80013f8 <Display+0x284>)
 80013dc:	f000 ff94 	bl	8002308 <ssd1306_WriteString>

	}
	ssd1306_UpdateScreen();
 80013e0:	f000 fe84 	bl	80020ec <ssd1306_UpdateScreen>

}
 80013e4:	bf00      	nop
 80013e6:	3714      	adds	r7, #20
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd90      	pop	{r4, r7, pc}
 80013ec:	08009b4c 	.word	0x08009b4c
 80013f0:	08009b38 	.word	0x08009b38
 80013f4:	08009b44 	.word	0x08009b44
 80013f8:	20000730 	.word	0x20000730
 80013fc:	20000010 	.word	0x20000010
 8001400:	20000230 	.word	0x20000230
 8001404:	20000204 	.word	0x20000204
 8001408:	08009b58 	.word	0x08009b58
 800140c:	20000910 	.word	0x20000910
 8001410:	20000914 	.word	0x20000914
 8001414:	08009b64 	.word	0x08009b64
 8001418:	2000021c 	.word	0x2000021c
 800141c:	20000218 	.word	0x20000218
 8001420:	08009b74 	.word	0x08009b74
 8001424:	20000220 	.word	0x20000220
 8001428:	20000228 	.word	0x20000228
 800142c:	08009b88 	.word	0x08009b88
 8001430:	20000224 	.word	0x20000224
 8001434:	2000022c 	.word	0x2000022c
 8001438:	08009b9c 	.word	0x08009b9c
 800143c:	20000234 	.word	0x20000234
 8001440:	2000023c 	.word	0x2000023c
 8001444:	08009bb0 	.word	0x08009bb0
 8001448:	20000210 	.word	0x20000210
 800144c:	2000020c 	.word	0x2000020c
 8001450:	08009bc8 	.word	0x08009bc8
 8001454:	08009bd0 	.word	0x08009bd0

08001458 <read_GPIO>:
	if (!i) {
		str[i++] = '0';
	}
	str[i] = 0;
}
int read_GPIO(int th) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	int state = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	60fb      	str	r3, [r7, #12]
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_SET) {
 8001464:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001468:	482a      	ldr	r0, [pc, #168]	; (8001514 <read_GPIO+0xbc>)
 800146a:	f002 f907 	bl	800367c <HAL_GPIO_ReadPin>
 800146e:	4603      	mov	r3, r0
 8001470:	2b01      	cmp	r3, #1
 8001472:	d104      	bne.n	800147e <read_GPIO+0x26>
		button_flag[1]++;
 8001474:	4b28      	ldr	r3, [pc, #160]	; (8001518 <read_GPIO+0xc0>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	3301      	adds	r3, #1
 800147a:	4a27      	ldr	r2, [pc, #156]	; (8001518 <read_GPIO+0xc0>)
 800147c:	6053      	str	r3, [r2, #4]
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 800147e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001482:	4824      	ldr	r0, [pc, #144]	; (8001514 <read_GPIO+0xbc>)
 8001484:	f002 f8fa 	bl	800367c <HAL_GPIO_ReadPin>
 8001488:	4603      	mov	r3, r0
 800148a:	2b01      	cmp	r3, #1
 800148c:	d104      	bne.n	8001498 <read_GPIO+0x40>
		button_flag[2]++;
 800148e:	4b22      	ldr	r3, [pc, #136]	; (8001518 <read_GPIO+0xc0>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	3301      	adds	r3, #1
 8001494:	4a20      	ldr	r2, [pc, #128]	; (8001518 <read_GPIO+0xc0>)
 8001496:	6093      	str	r3, [r2, #8]
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_SET) {
 8001498:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800149c:	481d      	ldr	r0, [pc, #116]	; (8001514 <read_GPIO+0xbc>)
 800149e:	f002 f8ed 	bl	800367c <HAL_GPIO_ReadPin>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d104      	bne.n	80014b2 <read_GPIO+0x5a>
		button_flag[3]++;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <read_GPIO+0xc0>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	3301      	adds	r3, #1
 80014ae:	4a1a      	ldr	r2, [pc, #104]	; (8001518 <read_GPIO+0xc0>)
 80014b0:	60d3      	str	r3, [r2, #12]
	}
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_SET) {
 80014b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014b6:	4817      	ldr	r0, [pc, #92]	; (8001514 <read_GPIO+0xbc>)
 80014b8:	f002 f8e0 	bl	800367c <HAL_GPIO_ReadPin>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d104      	bne.n	80014cc <read_GPIO+0x74>
		button_flag[4]++;
 80014c2:	4b15      	ldr	r3, [pc, #84]	; (8001518 <read_GPIO+0xc0>)
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	3301      	adds	r3, #1
 80014c8:	4a13      	ldr	r2, [pc, #76]	; (8001518 <read_GPIO+0xc0>)
 80014ca:	6113      	str	r3, [r2, #16]
	}

	if (button_flag[1] >= th)
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <read_GPIO+0xc0>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	dc01      	bgt.n	80014da <read_GPIO+0x82>
		state = 1;
 80014d6:	2301      	movs	r3, #1
 80014d8:	60fb      	str	r3, [r7, #12]
	if (button_flag[2] >= th)
 80014da:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <read_GPIO+0xc0>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	dc02      	bgt.n	80014ea <read_GPIO+0x92>
		state = state + 2;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	3302      	adds	r3, #2
 80014e8:	60fb      	str	r3, [r7, #12]
	if (button_flag[3] >= th)
 80014ea:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <read_GPIO+0xc0>)
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	dc02      	bgt.n	80014fa <read_GPIO+0xa2>
		state = state + 4;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	3304      	adds	r3, #4
 80014f8:	60fb      	str	r3, [r7, #12]
	if (button_flag[4] >= th)
 80014fa:	4b07      	ldr	r3, [pc, #28]	; (8001518 <read_GPIO+0xc0>)
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	429a      	cmp	r2, r3
 8001502:	dc02      	bgt.n	800150a <read_GPIO+0xb2>
		state = state + 8;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	3308      	adds	r3, #8
 8001508:	60fb      	str	r3, [r7, #12]

	return state;
 800150a:	68fb      	ldr	r3, [r7, #12]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3710      	adds	r7, #16
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40010c00 	.word	0x40010c00
 8001518:	2000023c 	.word	0x2000023c

0800151c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	80fb      	strh	r3, [r7, #6]
	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
	 button_flag[4]++;
	 break;
	 }
	 */
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <main>:
/* USER CODE END 0 */

int main(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001534:	f000 ff7e 	bl	8002434 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001538:	f000 f9cc 	bl	80018d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800153c:	f7ff fbe8 	bl	8000d10 <MX_GPIO_Init>
	MX_DMA_Init();
 8001540:	f7ff fbc8 	bl	8000cd4 <MX_DMA_Init>
	MX_I2C1_Init();
 8001544:	f7ff fc54 	bl	8000df0 <MX_I2C1_Init>
	MX_ADC1_Init();
 8001548:	f7ff fb0e 	bl	8000b68 <MX_ADC1_Init>
	MX_TIM2_Init();
 800154c:	f000 fbba 	bl	8001cc4 <MX_TIM2_Init>
	MX_RTC_Init();
 8001550:	f000 fa2e 	bl	80019b0 <MX_RTC_Init>
	MX_USART2_UART_Init();
 8001554:	f000 fc98 	bl	8001e88 <MX_USART2_UART_Init>

	/* USER CODE BEGIN 2 */
	//ssd1306_Reset();
	ssd1306_Init();
 8001558:	f000 fd3c 	bl	8001fd4 <ssd1306_Init>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_Value, 100);
 800155c:	2264      	movs	r2, #100	; 0x64
 800155e:	499a      	ldr	r1, [pc, #616]	; (80017c8 <main+0x298>)
 8001560:	489a      	ldr	r0, [pc, #616]	; (80017cc <main+0x29c>)
 8001562:	f001 f8a7 	bl	80026b4 <HAL_ADC_Start_DMA>
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
	motor_control(0, 0);
 8001566:	2100      	movs	r1, #0
 8001568:	2000      	movs	r0, #0
 800156a:	f7ff fc9f 	bl	8000eac <motor_control>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		//
		start = HAL_GetTick();
 800156e:	f000 ffa1 	bl	80024b4 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	4b96      	ldr	r3, [pc, #600]	; (80017d0 <main+0x2a0>)
 8001576:	601a      	str	r2, [r3, #0]
		if (start < end) {	//
 8001578:	4b95      	ldr	r3, [pc, #596]	; (80017d0 <main+0x2a0>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4b95      	ldr	r3, [pc, #596]	; (80017d4 <main+0x2a4>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	f080 8133 	bcs.w	80017ec <main+0x2bc>
			if (dir_flag == 1) {
 8001586:	4b94      	ldr	r3, [pc, #592]	; (80017d8 <main+0x2a8>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b01      	cmp	r3, #1
 800158c:	f040 8086 	bne.w	800169c <main+0x16c>
				if (start < end - 4000) {
 8001590:	4b90      	ldr	r3, [pc, #576]	; (80017d4 <main+0x2a4>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f5a3 627a 	sub.w	r2, r3, #4000	; 0xfa0
 8001598:	4b8d      	ldr	r3, [pc, #564]	; (80017d0 <main+0x2a0>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	429a      	cmp	r2, r3
 800159e:	d924      	bls.n	80015ea <main+0xba>
					stage = 1;
 80015a0:	4b8e      	ldr	r3, [pc, #568]	; (80017dc <main+0x2ac>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	601a      	str	r2, [r3, #0]
					if (stage != last_stage) {
 80015a6:	4b8d      	ldr	r3, [pc, #564]	; (80017dc <main+0x2ac>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	4b8d      	ldr	r3, [pc, #564]	; (80017e0 <main+0x2b0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d009      	beq.n	80015c6 <main+0x96>
						last_stage = stage;
 80015b2:	4b8a      	ldr	r3, [pc, #552]	; (80017dc <main+0x2ac>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a8a      	ldr	r2, [pc, #552]	; (80017e0 <main+0x2b0>)
 80015b8:	6013      	str	r3, [r2, #0]
						detection_load(0, sensitivity);
 80015ba:	4b8a      	ldr	r3, [pc, #552]	; (80017e4 <main+0x2b4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4619      	mov	r1, r3
 80015c0:	2000      	movs	r0, #0
 80015c2:	f7ff fd9d 	bl	8001100 <detection_load>
					}
					if (detection_load(1, sensitivity)) {
 80015c6:	4b87      	ldr	r3, [pc, #540]	; (80017e4 <main+0x2b4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4619      	mov	r1, r3
 80015cc:	2001      	movs	r0, #1
 80015ce:	f7ff fd97 	bl	8001100 <detection_load>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <main+0xae>
						sysinfo_State = 1;
 80015d8:	4b83      	ldr	r3, [pc, #524]	; (80017e8 <main+0x2b8>)
 80015da:	2201      	movs	r2, #1
 80015dc:	601a      	str	r2, [r3, #0]
					}
					motor_control(1, 1000);
 80015de:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015e2:	2001      	movs	r0, #1
 80015e4:	f7ff fc62 	bl	8000eac <motor_control>
 80015e8:	e0e4      	b.n	80017b4 <main+0x284>
				} else if (start < end - 2000) {
 80015ea:	4b7a      	ldr	r3, [pc, #488]	; (80017d4 <main+0x2a4>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f5a3 62fa 	sub.w	r2, r3, #2000	; 0x7d0
 80015f2:	4b77      	ldr	r3, [pc, #476]	; (80017d0 <main+0x2a0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d924      	bls.n	8001644 <main+0x114>
					stage = 2;
 80015fa:	4b78      	ldr	r3, [pc, #480]	; (80017dc <main+0x2ac>)
 80015fc:	2202      	movs	r2, #2
 80015fe:	601a      	str	r2, [r3, #0]
					if (stage != last_stage) {
 8001600:	4b76      	ldr	r3, [pc, #472]	; (80017dc <main+0x2ac>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4b76      	ldr	r3, [pc, #472]	; (80017e0 <main+0x2b0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d009      	beq.n	8001620 <main+0xf0>
						last_stage = stage;
 800160c:	4b73      	ldr	r3, [pc, #460]	; (80017dc <main+0x2ac>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a73      	ldr	r2, [pc, #460]	; (80017e0 <main+0x2b0>)
 8001612:	6013      	str	r3, [r2, #0]
						detection_load(0, sensitivity);
 8001614:	4b73      	ldr	r3, [pc, #460]	; (80017e4 <main+0x2b4>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4619      	mov	r1, r3
 800161a:	2000      	movs	r0, #0
 800161c:	f7ff fd70 	bl	8001100 <detection_load>
					}
					if (detection_load(1, sensitivity)) {
 8001620:	4b70      	ldr	r3, [pc, #448]	; (80017e4 <main+0x2b4>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	2001      	movs	r0, #1
 8001628:	f7ff fd6a 	bl	8001100 <detection_load>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <main+0x108>
						sysinfo_State = 1;
 8001632:	4b6d      	ldr	r3, [pc, #436]	; (80017e8 <main+0x2b8>)
 8001634:	2201      	movs	r2, #1
 8001636:	601a      	str	r2, [r3, #0]
					}
					motor_control(1, 4000);
 8001638:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800163c:	2001      	movs	r0, #1
 800163e:	f7ff fc35 	bl	8000eac <motor_control>
 8001642:	e0b7      	b.n	80017b4 <main+0x284>
				} else if (start < end) {
 8001644:	4b62      	ldr	r3, [pc, #392]	; (80017d0 <main+0x2a0>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	4b62      	ldr	r3, [pc, #392]	; (80017d4 <main+0x2a4>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	f080 80b1 	bcs.w	80017b4 <main+0x284>
					stage = 3;
 8001652:	4b62      	ldr	r3, [pc, #392]	; (80017dc <main+0x2ac>)
 8001654:	2203      	movs	r2, #3
 8001656:	601a      	str	r2, [r3, #0]
					if (stage != last_stage) {
 8001658:	4b60      	ldr	r3, [pc, #384]	; (80017dc <main+0x2ac>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b60      	ldr	r3, [pc, #384]	; (80017e0 <main+0x2b0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	429a      	cmp	r2, r3
 8001662:	d009      	beq.n	8001678 <main+0x148>
						last_stage = stage;
 8001664:	4b5d      	ldr	r3, [pc, #372]	; (80017dc <main+0x2ac>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a5d      	ldr	r2, [pc, #372]	; (80017e0 <main+0x2b0>)
 800166a:	6013      	str	r3, [r2, #0]
						detection_load(0, sensitivity);
 800166c:	4b5d      	ldr	r3, [pc, #372]	; (80017e4 <main+0x2b4>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4619      	mov	r1, r3
 8001672:	2000      	movs	r0, #0
 8001674:	f7ff fd44 	bl	8001100 <detection_load>
					}
					if (detection_load(1, sensitivity)) {
 8001678:	4b5a      	ldr	r3, [pc, #360]	; (80017e4 <main+0x2b4>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4619      	mov	r1, r3
 800167e:	2001      	movs	r0, #1
 8001680:	f7ff fd3e 	bl	8001100 <detection_load>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d002      	beq.n	8001690 <main+0x160>
						sysinfo_State = 1;
 800168a:	4b57      	ldr	r3, [pc, #348]	; (80017e8 <main+0x2b8>)
 800168c:	2201      	movs	r2, #1
 800168e:	601a      	str	r2, [r3, #0]
					}
					motor_control(1, 1000);
 8001690:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001694:	2001      	movs	r0, #1
 8001696:	f7ff fc09 	bl	8000eac <motor_control>
 800169a:	e08b      	b.n	80017b4 <main+0x284>
				}
			} else if (dir_flag == 4) {
 800169c:	4b4e      	ldr	r3, [pc, #312]	; (80017d8 <main+0x2a8>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b04      	cmp	r3, #4
 80016a2:	f040 8087 	bne.w	80017b4 <main+0x284>
				if (start < end - 4000) {
 80016a6:	4b4b      	ldr	r3, [pc, #300]	; (80017d4 <main+0x2a4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f5a3 627a 	sub.w	r2, r3, #4000	; 0xfa0
 80016ae:	4b48      	ldr	r3, [pc, #288]	; (80017d0 <main+0x2a0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d925      	bls.n	8001702 <main+0x1d2>
					stage = 1;
 80016b6:	4b49      	ldr	r3, [pc, #292]	; (80017dc <main+0x2ac>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	601a      	str	r2, [r3, #0]
					if (stage != last_stage) {
 80016bc:	4b47      	ldr	r3, [pc, #284]	; (80017dc <main+0x2ac>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b47      	ldr	r3, [pc, #284]	; (80017e0 <main+0x2b0>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d009      	beq.n	80016dc <main+0x1ac>
						last_stage = stage;
 80016c8:	4b44      	ldr	r3, [pc, #272]	; (80017dc <main+0x2ac>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a44      	ldr	r2, [pc, #272]	; (80017e0 <main+0x2b0>)
 80016ce:	6013      	str	r3, [r2, #0]
						detection_load(0, sensitivity);
 80016d0:	4b44      	ldr	r3, [pc, #272]	; (80017e4 <main+0x2b4>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4619      	mov	r1, r3
 80016d6:	2000      	movs	r0, #0
 80016d8:	f7ff fd12 	bl	8001100 <detection_load>
					}
					if (detection_load(1, sensitivity)) {
 80016dc:	4b41      	ldr	r3, [pc, #260]	; (80017e4 <main+0x2b4>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4619      	mov	r1, r3
 80016e2:	2001      	movs	r0, #1
 80016e4:	f7ff fd0c 	bl	8001100 <detection_load>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d002      	beq.n	80016f4 <main+0x1c4>
						sysinfo_State = 1;
 80016ee:	4b3e      	ldr	r3, [pc, #248]	; (80017e8 <main+0x2b8>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	601a      	str	r2, [r3, #0]
					}
					motor_control(-1, 1000);
 80016f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016fc:	f7ff fbd6 	bl	8000eac <motor_control>
 8001700:	e058      	b.n	80017b4 <main+0x284>
				} else if (start < end - 2000) {
 8001702:	4b34      	ldr	r3, [pc, #208]	; (80017d4 <main+0x2a4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f5a3 62fa 	sub.w	r2, r3, #2000	; 0x7d0
 800170a:	4b31      	ldr	r3, [pc, #196]	; (80017d0 <main+0x2a0>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d925      	bls.n	800175e <main+0x22e>
					stage = 2;
 8001712:	4b32      	ldr	r3, [pc, #200]	; (80017dc <main+0x2ac>)
 8001714:	2202      	movs	r2, #2
 8001716:	601a      	str	r2, [r3, #0]
					if (stage != last_stage) {
 8001718:	4b30      	ldr	r3, [pc, #192]	; (80017dc <main+0x2ac>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b30      	ldr	r3, [pc, #192]	; (80017e0 <main+0x2b0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	429a      	cmp	r2, r3
 8001722:	d009      	beq.n	8001738 <main+0x208>
						last_stage = stage;
 8001724:	4b2d      	ldr	r3, [pc, #180]	; (80017dc <main+0x2ac>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a2d      	ldr	r2, [pc, #180]	; (80017e0 <main+0x2b0>)
 800172a:	6013      	str	r3, [r2, #0]
						detection_load(0, sensitivity);
 800172c:	4b2d      	ldr	r3, [pc, #180]	; (80017e4 <main+0x2b4>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4619      	mov	r1, r3
 8001732:	2000      	movs	r0, #0
 8001734:	f7ff fce4 	bl	8001100 <detection_load>
					}
					if (detection_load(1, sensitivity)) {
 8001738:	4b2a      	ldr	r3, [pc, #168]	; (80017e4 <main+0x2b4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4619      	mov	r1, r3
 800173e:	2001      	movs	r0, #1
 8001740:	f7ff fcde 	bl	8001100 <detection_load>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d002      	beq.n	8001750 <main+0x220>
						sysinfo_State = 1;
 800174a:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <main+0x2b8>)
 800174c:	2201      	movs	r2, #1
 800174e:	601a      	str	r2, [r3, #0]
					}
					motor_control(-1, 4000);
 8001750:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001758:	f7ff fba8 	bl	8000eac <motor_control>
 800175c:	e02a      	b.n	80017b4 <main+0x284>
				} else if (start < end) {
 800175e:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <main+0x2a0>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <main+0x2a4>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d224      	bcs.n	80017b4 <main+0x284>
					stage = 3;
 800176a:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <main+0x2ac>)
 800176c:	2203      	movs	r2, #3
 800176e:	601a      	str	r2, [r3, #0]
					if (stage != last_stage) {
 8001770:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <main+0x2ac>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b1a      	ldr	r3, [pc, #104]	; (80017e0 <main+0x2b0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d009      	beq.n	8001790 <main+0x260>
						last_stage = stage;
 800177c:	4b17      	ldr	r3, [pc, #92]	; (80017dc <main+0x2ac>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a17      	ldr	r2, [pc, #92]	; (80017e0 <main+0x2b0>)
 8001782:	6013      	str	r3, [r2, #0]
						detection_load(0, sensitivity);
 8001784:	4b17      	ldr	r3, [pc, #92]	; (80017e4 <main+0x2b4>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4619      	mov	r1, r3
 800178a:	2000      	movs	r0, #0
 800178c:	f7ff fcb8 	bl	8001100 <detection_load>
					}
					if (detection_load(1, sensitivity)) {
 8001790:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <main+0x2b4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4619      	mov	r1, r3
 8001796:	2001      	movs	r0, #1
 8001798:	f7ff fcb2 	bl	8001100 <detection_load>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d002      	beq.n	80017a8 <main+0x278>
						sysinfo_State = 1;
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <main+0x2b8>)
 80017a4:	2201      	movs	r2, #1
 80017a6:	601a      	str	r2, [r3, #0]
					}
					motor_control(-1, 1000);
 80017a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80017ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017b0:	f7ff fb7c 	bl	8000eac <motor_control>
				}
			}
			if (sysinfo_State == 1)
 80017b4:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <main+0x2b8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d125      	bne.n	8001808 <main+0x2d8>
				end = start;	//
 80017bc:	4b04      	ldr	r3, [pc, #16]	; (80017d0 <main+0x2a0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <main+0x2a4>)
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	e020      	b.n	8001808 <main+0x2d8>
 80017c6:	bf00      	nop
 80017c8:	20000774 	.word	0x20000774
 80017cc:	20000664 	.word	0x20000664
 80017d0:	2000020c 	.word	0x2000020c
 80017d4:	20000210 	.word	0x20000210
 80017d8:	20000238 	.word	0x20000238
 80017dc:	20000204 	.word	0x20000204
 80017e0:	20000208 	.word	0x20000208
 80017e4:	20000004 	.word	0x20000004
 80017e8:	20000230 	.word	0x20000230
		} else {	//
			stage = 0;
 80017ec:	4b30      	ldr	r3, [pc, #192]	; (80018b0 <main+0x380>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
			sysinfo_State = 0;
 80017f2:	4b30      	ldr	r3, [pc, #192]	; (80018b4 <main+0x384>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
			detection_load(0, 50);
 80017f8:	2132      	movs	r1, #50	; 0x32
 80017fa:	2000      	movs	r0, #0
 80017fc:	f7ff fc80 	bl	8001100 <detection_load>
			motor_control(0, 0);
 8001800:	2100      	movs	r1, #0
 8001802:	2000      	movs	r0, #0
 8001804:	f7ff fb52 	bl	8000eac <motor_control>
		}

		//1
		//sysinfo_State = read_ADC();
		read_ADC();
 8001808:	f7ff fc1e 	bl	8001048 <read_ADC>

		//
		button_State = read_GPIO(1);
 800180c:	2001      	movs	r0, #1
 800180e:	f7ff fe23 	bl	8001458 <read_GPIO>
 8001812:	4603      	mov	r3, r0
 8001814:	461a      	mov	r2, r3
 8001816:	4b28      	ldr	r3, [pc, #160]	; (80018b8 <main+0x388>)
 8001818:	601a      	str	r2, [r3, #0]
		if (button_State == 1) {
 800181a:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <main+0x388>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d10a      	bne.n	8001838 <main+0x308>
			end = start + runtime;
 8001822:	4b26      	ldr	r3, [pc, #152]	; (80018bc <main+0x38c>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <main+0x390>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4413      	add	r3, r2
 800182c:	4a25      	ldr	r2, [pc, #148]	; (80018c4 <main+0x394>)
 800182e:	6013      	str	r3, [r2, #0]
			dir_flag = 1;
 8001830:	4b25      	ldr	r3, [pc, #148]	; (80018c8 <main+0x398>)
 8001832:	2201      	movs	r2, #1
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	e02e      	b.n	8001896 <main+0x366>
		} else if (button_State == 4) {
 8001838:	4b1f      	ldr	r3, [pc, #124]	; (80018b8 <main+0x388>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b04      	cmp	r3, #4
 800183e:	d10a      	bne.n	8001856 <main+0x326>
			end = start + runtime;
 8001840:	4b1e      	ldr	r3, [pc, #120]	; (80018bc <main+0x38c>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <main+0x390>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4413      	add	r3, r2
 800184a:	4a1e      	ldr	r2, [pc, #120]	; (80018c4 <main+0x394>)
 800184c:	6013      	str	r3, [r2, #0]
			dir_flag = 4;
 800184e:	4b1e      	ldr	r3, [pc, #120]	; (80018c8 <main+0x398>)
 8001850:	2204      	movs	r2, #4
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	e01f      	b.n	8001896 <main+0x366>
		} else if (button_State == 2) {
 8001856:	4b18      	ldr	r3, [pc, #96]	; (80018b8 <main+0x388>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d108      	bne.n	8001870 <main+0x340>
			end = start;
 800185e:	4b17      	ldr	r3, [pc, #92]	; (80018bc <main+0x38c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a18      	ldr	r2, [pc, #96]	; (80018c4 <main+0x394>)
 8001864:	6013      	str	r3, [r2, #0]
			motor_control(0, 0);
 8001866:	2100      	movs	r1, #0
 8001868:	2000      	movs	r0, #0
 800186a:	f7ff fb1f 	bl	8000eac <motor_control>
 800186e:	e012      	b.n	8001896 <main+0x366>
		} else if (button_State == 5) {
 8001870:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <main+0x388>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b05      	cmp	r3, #5
 8001876:	d107      	bne.n	8001888 <main+0x358>
			motor_point(4000);
 8001878:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 800187c:	f7ff fb8e 	bl	8000f9c <motor_point>
			settingMode = 1;
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <main+0x39c>)
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	e006      	b.n	8001896 <main+0x366>
		} else if (button_State == 8) {
 8001888:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <main+0x388>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b08      	cmp	r3, #8
 800188e:	d102      	bne.n	8001896 <main+0x366>
			settingMode = 0;
 8001890:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <main+0x39c>)
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
		}

		//LCD
		if (i2c_working == 1)
 8001896:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <main+0x3a0>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d104      	bne.n	80018a8 <main+0x378>
			Display(settingMode);
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <main+0x39c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fc66 	bl	8001174 <Display>

		//LED PC13
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);

		//button flag
		clean_button_flag();
 80018a8:	f7ff fbb0 	bl	800100c <clean_button_flag>
		start = HAL_GetTick();
 80018ac:	e65f      	b.n	800156e <main+0x3e>
 80018ae:	bf00      	nop
 80018b0:	20000204 	.word	0x20000204
 80018b4:	20000230 	.word	0x20000230
 80018b8:	20000234 	.word	0x20000234
 80018bc:	2000020c 	.word	0x2000020c
 80018c0:	20000000 	.word	0x20000000
 80018c4:	20000210 	.word	0x20000210
 80018c8:	20000238 	.word	0x20000238
 80018cc:	20000214 	.word	0x20000214
 80018d0:	20000008 	.word	0x20000008

080018d4 <SystemClock_Config>:

}

/** System Clock Configuration
 */
void SystemClock_Config(void) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b094      	sub	sp, #80	; 0x50
 80018d8:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 80018da:	230a      	movs	r3, #10
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018de:	2301      	movs	r3, #1
 80018e0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = 16;
 80018e2:	2310      	movs	r3, #16
 80018e4:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80018e6:	2301      	movs	r3, #1
 80018e8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ea:	2302      	movs	r3, #2
 80018ec:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80018ee:	2300      	movs	r3, #0
 80018f0:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80018f2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80018f6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80018f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018fc:	4618      	mov	r0, r3
 80018fe:	f002 faef 	bl	8003ee0 <HAL_RCC_OscConfig>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d004      	beq.n	8001912 <SystemClock_Config+0x3e>
		_Error_Handler(__FILE__, __LINE__);
 8001908:	f240 11fd 	movw	r1, #509	; 0x1fd
 800190c:	4823      	ldr	r0, [pc, #140]	; (800199c <SystemClock_Config+0xc8>)
 800190e:	f000 f849 	bl	80019a4 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001912:	230f      	movs	r3, #15
 8001914:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001916:	2302      	movs	r3, #2
 8001918:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800191e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001922:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8001924:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001928:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	2102      	movs	r1, #2
 8001930:	4618      	mov	r0, r3
 8001932:	f002 fd39 	bl	80043a8 <HAL_RCC_ClockConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d004      	beq.n	8001946 <SystemClock_Config+0x72>
		_Error_Handler(__FILE__, __LINE__);
 800193c:	f240 210a 	movw	r1, #522	; 0x20a
 8001940:	4816      	ldr	r0, [pc, #88]	; (800199c <SystemClock_Config+0xc8>)
 8001942:	f000 f82f 	bl	80019a4 <_Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_ADC;
 8001946:	2303      	movs	r3, #3
 8001948:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800194a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800194e:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001950:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001954:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001956:	1d3b      	adds	r3, r7, #4
 8001958:	4618      	mov	r0, r3
 800195a:	f002 fecb 	bl	80046f4 <HAL_RCCEx_PeriphCLKConfig>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d004      	beq.n	800196e <SystemClock_Config+0x9a>
		_Error_Handler(__FILE__, __LINE__);
 8001964:	f240 2111 	movw	r1, #529	; 0x211
 8001968:	480c      	ldr	r0, [pc, #48]	; (800199c <SystemClock_Config+0xc8>)
 800196a:	f000 f81b 	bl	80019a4 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 800196e:	f002 fe71 	bl	8004654 <HAL_RCC_GetHCLKFreq>
 8001972:	4602      	mov	r2, r0
 8001974:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <SystemClock_Config+0xcc>)
 8001976:	fba3 2302 	umull	r2, r3, r3, r2
 800197a:	099b      	lsrs	r3, r3, #6
 800197c:	4618      	mov	r0, r3
 800197e:	f001 fa7a 	bl	8002e76 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001982:	2004      	movs	r0, #4
 8001984:	f001 fa84 	bl	8002e90 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001988:	2200      	movs	r2, #0
 800198a:	2100      	movs	r1, #0
 800198c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001990:	f001 fa47 	bl	8002e22 <HAL_NVIC_SetPriority>
}
 8001994:	bf00      	nop
 8001996:	3750      	adds	r7, #80	; 0x50
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	08009be0 	.word	0x08009be0
 80019a0:	10624dd3 	.word	0x10624dd3

080019a4 <_Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 80019ae:	e7fe      	b.n	80019ae <_Error_Handler+0xa>

080019b0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef DateToUpdate;

    /**Initialize RTC Only
    */
  hrtc.Instance = RTC;
 80019b6:	4b27      	ldr	r3, [pc, #156]	; (8001a54 <MX_RTC_Init+0xa4>)
 80019b8:	4a27      	ldr	r2, [pc, #156]	; (8001a58 <MX_RTC_Init+0xa8>)
 80019ba:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80019bc:	4b25      	ldr	r3, [pc, #148]	; (8001a54 <MX_RTC_Init+0xa4>)
 80019be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019c2:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_CALIBCLOCK;
 80019c4:	4b23      	ldr	r3, [pc, #140]	; (8001a54 <MX_RTC_Init+0xa4>)
 80019c6:	2280      	movs	r2, #128	; 0x80
 80019c8:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80019ca:	4822      	ldr	r0, [pc, #136]	; (8001a54 <MX_RTC_Init+0xa4>)
 80019cc:	f003 f808 	bl	80049e0 <HAL_RTC_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d003      	beq.n	80019de <MX_RTC_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80019d6:	213e      	movs	r1, #62	; 0x3e
 80019d8:	4820      	ldr	r0, [pc, #128]	; (8001a5c <MX_RTC_Init+0xac>)
 80019da:	f7ff ffe3 	bl	80019a4 <_Error_Handler>
  }

    /**Initialize RTC and set the Time and Date
    */
  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2){
 80019de:	2101      	movs	r1, #1
 80019e0:	481c      	ldr	r0, [pc, #112]	; (8001a54 <MX_RTC_Init+0xa4>)
 80019e2:	f003 fba5 	bl	8005130 <HAL_RTCEx_BKUPRead>
 80019e6:	4602      	mov	r2, r0
 80019e8:	f243 23f2 	movw	r3, #13042	; 0x32f2
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d02d      	beq.n	8001a4c <MX_RTC_Init+0x9c>
  sTime.Hours = 0x1;
 80019f0:	2301      	movs	r3, #1
 80019f2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	2201      	movs	r2, #1
 8001a00:	4619      	mov	r1, r3
 8001a02:	4814      	ldr	r0, [pc, #80]	; (8001a54 <MX_RTC_Init+0xa4>)
 8001a04:	f003 f882 	bl	8004b0c <HAL_RTC_SetTime>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d003      	beq.n	8001a16 <MX_RTC_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001a0e:	214a      	movs	r1, #74	; 0x4a
 8001a10:	4812      	ldr	r0, [pc, #72]	; (8001a5c <MX_RTC_Init+0xac>)
 8001a12:	f7ff ffc7 	bl	80019a4 <_Error_Handler>
  }

  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001a16:	2301      	movs	r3, #1
 8001a18:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001a26:	463b      	mov	r3, r7
 8001a28:	2201      	movs	r2, #1
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4809      	ldr	r0, [pc, #36]	; (8001a54 <MX_RTC_Init+0xa4>)
 8001a2e:	f003 f905 	bl	8004c3c <HAL_RTC_SetDate>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <MX_RTC_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001a38:	2154      	movs	r1, #84	; 0x54
 8001a3a:	4808      	ldr	r0, [pc, #32]	; (8001a5c <MX_RTC_Init+0xac>)
 8001a3c:	f7ff ffb2 	bl	80019a4 <_Error_Handler>
  }

    HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1,0x32F2);
 8001a40:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001a44:	2101      	movs	r1, #1
 8001a46:	4803      	ldr	r0, [pc, #12]	; (8001a54 <MX_RTC_Init+0xa4>)
 8001a48:	f003 fb58 	bl	80050fc <HAL_RTCEx_BKUPWrite>
  }

}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000918 	.word	0x20000918
 8001a58:	40002800 	.word	0x40002800
 8001a5c:	08009bf4 	.word	0x08009bf4

08001a60 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0b      	ldr	r2, [pc, #44]	; (8001a9c <HAL_RTC_MspInit+0x3c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d110      	bne.n	8001a94 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001a72:	f002 fa29 	bl	8003ec8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001a76:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <HAL_RTC_MspInit+0x40>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	4a09      	ldr	r2, [pc, #36]	; (8001aa0 <HAL_RTC_MspInit+0x40>)
 8001a7c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001a80:	61d3      	str	r3, [r2, #28]
 8001a82:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <HAL_RTC_MspInit+0x40>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a8e:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <HAL_RTC_MspInit+0x44>)
 8001a90:	2201      	movs	r2, #1
 8001a92:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40002800 	.word	0x40002800
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	4242043c 	.word	0x4242043c

08001aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001aae:	4b24      	ldr	r3, [pc, #144]	; (8001b40 <HAL_MspInit+0x98>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	4a23      	ldr	r2, [pc, #140]	; (8001b40 <HAL_MspInit+0x98>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6193      	str	r3, [r2, #24]
 8001aba:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <HAL_MspInit+0x98>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac6:	2003      	movs	r0, #3
 8001ac8:	f001 f9a0 	bl	8002e0c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2100      	movs	r1, #0
 8001ad0:	f06f 000b 	mvn.w	r0, #11
 8001ad4:	f001 f9a5 	bl	8002e22 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2100      	movs	r1, #0
 8001adc:	f06f 000a 	mvn.w	r0, #10
 8001ae0:	f001 f99f 	bl	8002e22 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	f06f 0009 	mvn.w	r0, #9
 8001aec:	f001 f999 	bl	8002e22 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2100      	movs	r1, #0
 8001af4:	f06f 0004 	mvn.w	r0, #4
 8001af8:	f001 f993 	bl	8002e22 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2100      	movs	r1, #0
 8001b00:	f06f 0003 	mvn.w	r0, #3
 8001b04:	f001 f98d 	bl	8002e22 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	f06f 0001 	mvn.w	r0, #1
 8001b10:	f001 f987 	bl	8002e22 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2100      	movs	r1, #0
 8001b18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b1c:	f001 f981 	bl	8002e22 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b20:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <HAL_MspInit+0x9c>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	4a07      	ldr	r2, [pc, #28]	; (8001b44 <HAL_MspInit+0x9c>)
 8001b26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b2a:	6053      	str	r3, [r2, #4]
 8001b2c:	4b05      	ldr	r3, [pc, #20]	; (8001b44 <HAL_MspInit+0x9c>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	4a04      	ldr	r2, [pc, #16]	; (8001b44 <HAL_MspInit+0x9c>)
 8001b32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b36:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40021000 	.word	0x40021000
 8001b44:	40010000 	.word	0x40010000

08001b48 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <HardFault_Handler+0x4>

08001b5a <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b5e:	e7fe      	b.n	8001b5e <MemManage_Handler+0x4>

08001b60 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <BusFault_Handler+0x4>

08001b66 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b6a:	e7fe      	b.n	8001b6a <UsageFault_Handler+0x4>

08001b6c <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr

08001b84 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b94:	f000 fc80 	bl	8002498 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001b98:	f001 f996 	bl	8002ec8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ba4:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <DMA1_Channel1_IRQHandler+0x10>)
 8001ba6:	f001 fad7 	bl	8003158 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000694 	.word	0x20000694

08001bb4 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bb8:	4802      	ldr	r0, [pc, #8]	; (8001bc4 <USART2_IRQHandler+0x10>)
 8001bba:	f003 fea9 	bl	8005910 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	2000096c 	.word	0x2000096c

08001bc8 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001bcc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001bd0:	f001 fd84 	bl	80036dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001bd4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bd8:	f001 fd80 	bl	80036dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001bdc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001be0:	f001 fd7c 	bl	80036dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001be4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001be8:	f001 fd78 	bl	80036dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf8:	4a14      	ldr	r2, [pc, #80]	; (8001c4c <_sbrk+0x5c>)
 8001bfa:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <_sbrk+0x60>)
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c04:	4b13      	ldr	r3, [pc, #76]	; (8001c54 <_sbrk+0x64>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d102      	bne.n	8001c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c0c:	4b11      	ldr	r3, [pc, #68]	; (8001c54 <_sbrk+0x64>)
 8001c0e:	4a12      	ldr	r2, [pc, #72]	; (8001c58 <_sbrk+0x68>)
 8001c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c12:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <_sbrk+0x64>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4413      	add	r3, r2
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d207      	bcs.n	8001c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c20:	f004 f9c4 	bl	8005fac <__errno>
 8001c24:	4602      	mov	r2, r0
 8001c26:	230c      	movs	r3, #12
 8001c28:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c2e:	e009      	b.n	8001c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <_sbrk+0x64>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c36:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <_sbrk+0x64>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	4a05      	ldr	r2, [pc, #20]	; (8001c54 <_sbrk+0x64>)
 8001c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c42:	68fb      	ldr	r3, [r7, #12]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3718      	adds	r7, #24
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20005000 	.word	0x20005000
 8001c50:	00000400 	.word	0x00000400
 8001c54:	20000250 	.word	0x20000250
 8001c58:	200009b8 	.word	0x200009b8

08001c5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001c60:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <SystemInit+0x5c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a14      	ldr	r2, [pc, #80]	; (8001cb8 <SystemInit+0x5c>)
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001c6c:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <SystemInit+0x5c>)
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	4911      	ldr	r1, [pc, #68]	; (8001cb8 <SystemInit+0x5c>)
 8001c72:	4b12      	ldr	r3, [pc, #72]	; (8001cbc <SystemInit+0x60>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <SystemInit+0x5c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a0e      	ldr	r2, [pc, #56]	; (8001cb8 <SystemInit+0x5c>)
 8001c7e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c86:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c88:	4b0b      	ldr	r3, [pc, #44]	; (8001cb8 <SystemInit+0x5c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a0a      	ldr	r2, [pc, #40]	; (8001cb8 <SystemInit+0x5c>)
 8001c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c92:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001c94:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <SystemInit+0x5c>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	4a07      	ldr	r2, [pc, #28]	; (8001cb8 <SystemInit+0x5c>)
 8001c9a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001c9e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <SystemInit+0x5c>)
 8001ca2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001ca6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ca8:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <SystemInit+0x64>)
 8001caa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cae:	609a      	str	r2, [r3, #8]
#endif 
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	f8ff0000 	.word	0xf8ff0000
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	; 0x28
 8001cc8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8001cca:	4b2c      	ldr	r3, [pc, #176]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001ccc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd8:	4b28      	ldr	r3, [pc, #160]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001cde:	4b27      	ldr	r3, [pc, #156]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001ce0:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ce4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce6:	4b25      	ldr	r3, [pc, #148]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cec:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001cf2:	4822      	ldr	r0, [pc, #136]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001cf4:	f003 fa38 	bl	8005168 <HAL_TIM_PWM_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <MX_TIM2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001cfe:	213f      	movs	r1, #63	; 0x3f
 8001d00:	481f      	ldr	r0, [pc, #124]	; (8001d80 <MX_TIM2_Init+0xbc>)
 8001d02:	f7ff fe4f 	bl	80019a4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d06:	2300      	movs	r3, #0
 8001d08:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d0e:	f107 0320 	add.w	r3, r7, #32
 8001d12:	4619      	mov	r1, r3
 8001d14:	4819      	ldr	r0, [pc, #100]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001d16:	f003 fd69 	bl	80057ec <HAL_TIMEx_MasterConfigSynchronization>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <MX_TIM2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d20:	2146      	movs	r1, #70	; 0x46
 8001d22:	4817      	ldr	r0, [pc, #92]	; (8001d80 <MX_TIM2_Init+0xbc>)
 8001d24:	f7ff fe3e 	bl	80019a4 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d28:	2360      	movs	r3, #96	; 0x60
 8001d2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d30:	2300      	movs	r3, #0
 8001d32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d38:	1d3b      	adds	r3, r7, #4
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	480f      	ldr	r0, [pc, #60]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001d40:	f003 fa66 	bl	8005210 <HAL_TIM_PWM_ConfigChannel>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <MX_TIM2_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d4a:	214f      	movs	r1, #79	; 0x4f
 8001d4c:	480c      	ldr	r0, [pc, #48]	; (8001d80 <MX_TIM2_Init+0xbc>)
 8001d4e:	f7ff fe29 	bl	80019a4 <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d52:	1d3b      	adds	r3, r7, #4
 8001d54:	220c      	movs	r2, #12
 8001d56:	4619      	mov	r1, r3
 8001d58:	4808      	ldr	r0, [pc, #32]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001d5a:	f003 fa59 	bl	8005210 <HAL_TIM_PWM_ConfigChannel>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <MX_TIM2_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d64:	2154      	movs	r1, #84	; 0x54
 8001d66:	4806      	ldr	r0, [pc, #24]	; (8001d80 <MX_TIM2_Init+0xbc>)
 8001d68:	f7ff fe1c 	bl	80019a4 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8001d6c:	4803      	ldr	r0, [pc, #12]	; (8001d7c <MX_TIM2_Init+0xb8>)
 8001d6e:	f000 f825 	bl	8001dbc <HAL_TIM_MspPostInit>

}
 8001d72:	bf00      	nop
 8001d74:	3728      	adds	r7, #40	; 0x28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	2000092c 	.word	0x2000092c
 8001d80:	08009c08 	.word	0x08009c08

08001d84 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d94:	d10b      	bne.n	8001dae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <HAL_TIM_PWM_MspInit+0x34>)
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	4a07      	ldr	r2, [pc, #28]	; (8001db8 <HAL_TIM_PWM_MspInit+0x34>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	61d3      	str	r3, [r2, #28]
 8001da2:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <HAL_TIM_PWM_MspInit+0x34>)
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001dae:	bf00      	nop
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr
 8001db8:	40021000 	.word	0x40021000

08001dbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dcc:	d118      	bne.n	8001e00 <HAL_TIM_MspPostInit+0x44>

    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_M1_Pin|PWM_M2_Pin;
 8001dce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001dd2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ddc:	f107 0308 	add.w	r3, r7, #8
 8001de0:	4619      	mov	r1, r3
 8001de2:	4809      	ldr	r0, [pc, #36]	; (8001e08 <HAL_TIM_MspPostInit+0x4c>)
 8001de4:	f001 faec 	bl	80033c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <HAL_TIM_MspPostInit+0x50>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	4a07      	ldr	r2, [pc, #28]	; (8001e0c <HAL_TIM_MspPostInit+0x50>)
 8001dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001df2:	6053      	str	r3, [r2, #4]
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <HAL_TIM_MspPostInit+0x50>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	4a04      	ldr	r2, [pc, #16]	; (8001e0c <HAL_TIM_MspPostInit+0x50>)
 8001dfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dfe:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e00:	bf00      	nop
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40010c00 	.word	0x40010c00
 8001e0c:	40010000 	.word	0x40010000

08001e10 <user_pwm_setvalue_1>:

/* USER CODE BEGIN 1 */


void user_pwm_setvalue_1(uint16_t value)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	; 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e1a:	2360      	movs	r3, #96	; 0x60
 8001e1c:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	2208      	movs	r2, #8
 8001e30:	4619      	mov	r1, r3
 8001e32:	4805      	ldr	r0, [pc, #20]	; (8001e48 <user_pwm_setvalue_1+0x38>)
 8001e34:	f003 f9ec 	bl	8005210 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001e38:	2108      	movs	r1, #8
 8001e3a:	4803      	ldr	r0, [pc, #12]	; (8001e48 <user_pwm_setvalue_1+0x38>)
 8001e3c:	f003 f9c0 	bl	80051c0 <HAL_TIM_PWM_Start>
    //HAL_TIM_MspPostInit(&htim2);
}
 8001e40:	bf00      	nop
 8001e42:	3728      	adds	r7, #40	; 0x28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	2000092c 	.word	0x2000092c

08001e4c <user_pwm_setvalue_2>:
void user_pwm_setvalue_2(uint16_t value)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08a      	sub	sp, #40	; 0x28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e56:	2360      	movs	r3, #96	; 0x60
 8001e58:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 8001e5a:	88fb      	ldrh	r3, [r7, #6]
 8001e5c:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8001e66:	f107 030c 	add.w	r3, r7, #12
 8001e6a:	220c      	movs	r2, #12
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4805      	ldr	r0, [pc, #20]	; (8001e84 <user_pwm_setvalue_2+0x38>)
 8001e70:	f003 f9ce 	bl	8005210 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001e74:	210c      	movs	r1, #12
 8001e76:	4803      	ldr	r0, [pc, #12]	; (8001e84 <user_pwm_setvalue_2+0x38>)
 8001e78:	f003 f9a2 	bl	80051c0 <HAL_TIM_PWM_Start>
   // HAL_TIM_MspPostInit(&htim2);
}
 8001e7c:	bf00      	nop
 8001e7e:	3728      	adds	r7, #40	; 0x28
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	2000092c 	.word	0x2000092c

08001e88 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001e8c:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001e8e:	4a13      	ldr	r2, [pc, #76]	; (8001edc <MX_USART2_UART_Init+0x54>)
 8001e90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e92:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001e94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ea0:	4b0d      	ldr	r3, [pc, #52]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ea6:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001eac:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001eae:	220c      	movs	r2, #12
 8001eb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb8:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ebe:	4806      	ldr	r0, [pc, #24]	; (8001ed8 <MX_USART2_UART_Init+0x50>)
 8001ec0:	f003 fcd8 	bl	8005874 <HAL_UART_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <MX_USART2_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001eca:	2142      	movs	r1, #66	; 0x42
 8001ecc:	4804      	ldr	r0, [pc, #16]	; (8001ee0 <MX_USART2_UART_Init+0x58>)
 8001ece:	f7ff fd69 	bl	80019a4 <_Error_Handler>
  }

}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	2000096c 	.word	0x2000096c
 8001edc:	40004400 	.word	0x40004400
 8001ee0:	08009c1c 	.word	0x08009c1c

08001ee4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b088      	sub	sp, #32
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a19      	ldr	r2, [pc, #100]	; (8001f58 <HAL_UART_MspInit+0x74>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d12b      	bne.n	8001f4e <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ef6:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <HAL_UART_MspInit+0x78>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	4a18      	ldr	r2, [pc, #96]	; (8001f5c <HAL_UART_MspInit+0x78>)
 8001efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f00:	61d3      	str	r3, [r2, #28]
 8001f02:	4b16      	ldr	r3, [pc, #88]	; (8001f5c <HAL_UART_MspInit+0x78>)
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f0e:	2304      	movs	r3, #4
 8001f10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f12:	2302      	movs	r3, #2
 8001f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f16:	2303      	movs	r3, #3
 8001f18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1a:	f107 0310 	add.w	r3, r7, #16
 8001f1e:	4619      	mov	r1, r3
 8001f20:	480f      	ldr	r0, [pc, #60]	; (8001f60 <HAL_UART_MspInit+0x7c>)
 8001f22:	f001 fa4d 	bl	80033c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f26:	2308      	movs	r3, #8
 8001f28:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f32:	f107 0310 	add.w	r3, r7, #16
 8001f36:	4619      	mov	r1, r3
 8001f38:	4809      	ldr	r0, [pc, #36]	; (8001f60 <HAL_UART_MspInit+0x7c>)
 8001f3a:	f001 fa41 	bl	80033c0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2026      	movs	r0, #38	; 0x26
 8001f44:	f000 ff6d 	bl	8002e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f48:	2026      	movs	r0, #38	; 0x26
 8001f4a:	f000 ff86 	bl	8002e5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f4e:	bf00      	nop
 8001f50:	3720      	adds	r7, #32
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40004400 	.word	0x40004400
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	40010800 	.word	0x40010800

08001f64 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <ssd1306_WriteCommand>:


// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af04      	add	r7, sp, #16
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f7e:	9302      	str	r3, [sp, #8]
 8001f80:	2301      	movs	r3, #1
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	1dfb      	adds	r3, r7, #7
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	2301      	movs	r3, #1
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2178      	movs	r1, #120	; 0x78
 8001f8e:	4803      	ldr	r0, [pc, #12]	; (8001f9c <ssd1306_WriteCommand+0x2c>)
 8001f90:	f001 fc9c 	bl	80038cc <HAL_I2C_Mem_Write>
}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	200006d8 	.word	0x200006d8

08001fa0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af04      	add	r7, sp, #16
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fb2:	9202      	str	r2, [sp, #8]
 8001fb4:	9301      	str	r3, [sp, #4]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	2301      	movs	r3, #1
 8001fbc:	2240      	movs	r2, #64	; 0x40
 8001fbe:	2178      	movs	r1, #120	; 0x78
 8001fc0:	4803      	ldr	r0, [pc, #12]	; (8001fd0 <ssd1306_WriteData+0x30>)
 8001fc2:	f001 fc83 	bl	80038cc <HAL_I2C_Mem_Write>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200006d8 	.word	0x200006d8

08001fd4 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001fd8:	f7ff ffc4 	bl	8001f64 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001fdc:	2064      	movs	r0, #100	; 0x64
 8001fde:	f000 fa73 	bl	80024c8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f000 f9e2 	bl	80023ac <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001fe8:	2020      	movs	r0, #32
 8001fea:	f7ff ffc1 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001fee:	2000      	movs	r0, #0
 8001ff0:	f7ff ffbe 	bl	8001f70 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001ff4:	20b0      	movs	r0, #176	; 0xb0
 8001ff6:	f7ff ffbb 	bl	8001f70 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001ffa:	20c8      	movs	r0, #200	; 0xc8
 8001ffc:	f7ff ffb8 	bl	8001f70 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002000:	2000      	movs	r0, #0
 8002002:	f7ff ffb5 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002006:	2010      	movs	r0, #16
 8002008:	f7ff ffb2 	bl	8001f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800200c:	2040      	movs	r0, #64	; 0x40
 800200e:	f7ff ffaf 	bl	8001f70 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002012:	20ff      	movs	r0, #255	; 0xff
 8002014:	f000 f9b6 	bl	8002384 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002018:	20a1      	movs	r0, #161	; 0xa1
 800201a:	f7ff ffa9 	bl	8001f70 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800201e:	20a6      	movs	r0, #166	; 0xa6
 8002020:	f7ff ffa6 	bl	8001f70 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002024:	20a8      	movs	r0, #168	; 0xa8
 8002026:	f7ff ffa3 	bl	8001f70 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800202a:	203f      	movs	r0, #63	; 0x3f
 800202c:	f7ff ffa0 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002030:	20a4      	movs	r0, #164	; 0xa4
 8002032:	f7ff ff9d 	bl	8001f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002036:	20d3      	movs	r0, #211	; 0xd3
 8002038:	f7ff ff9a 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800203c:	2000      	movs	r0, #0
 800203e:	f7ff ff97 	bl	8001f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002042:	20d5      	movs	r0, #213	; 0xd5
 8002044:	f7ff ff94 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002048:	20f0      	movs	r0, #240	; 0xf0
 800204a:	f7ff ff91 	bl	8001f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800204e:	20d9      	movs	r0, #217	; 0xd9
 8002050:	f7ff ff8e 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002054:	2022      	movs	r0, #34	; 0x22
 8002056:	f7ff ff8b 	bl	8001f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800205a:	20da      	movs	r0, #218	; 0xda
 800205c:	f7ff ff88 	bl	8001f70 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002060:	2012      	movs	r0, #18
 8002062:	f7ff ff85 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002066:	20db      	movs	r0, #219	; 0xdb
 8002068:	f7ff ff82 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800206c:	2020      	movs	r0, #32
 800206e:	f7ff ff7f 	bl	8001f70 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002072:	208d      	movs	r0, #141	; 0x8d
 8002074:	f7ff ff7c 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002078:	2014      	movs	r0, #20
 800207a:	f7ff ff79 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800207e:	2001      	movs	r0, #1
 8002080:	f000 f994 	bl	80023ac <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002084:	2000      	movs	r0, #0
 8002086:	f000 f80f 	bl	80020a8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800208a:	f000 f82f 	bl	80020ec <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800208e:	4b05      	ldr	r3, [pc, #20]	; (80020a4 <ssd1306_Init+0xd0>)
 8002090:	2200      	movs	r2, #0
 8002092:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002094:	4b03      	ldr	r3, [pc, #12]	; (80020a4 <ssd1306_Init+0xd0>)
 8002096:	2200      	movs	r2, #0
 8002098:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800209a:	4b02      	ldr	r3, [pc, #8]	; (80020a4 <ssd1306_Init+0xd0>)
 800209c:	2201      	movs	r2, #1
 800209e:	715a      	strb	r2, [r3, #5]
}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000654 	.word	0x20000654

080020a8 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80020b2:	2300      	movs	r3, #0
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	e00d      	b.n	80020d4 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <ssd1306_Fill+0x1a>
 80020be:	2100      	movs	r1, #0
 80020c0:	e000      	b.n	80020c4 <ssd1306_Fill+0x1c>
 80020c2:	21ff      	movs	r1, #255	; 0xff
 80020c4:	4a08      	ldr	r2, [pc, #32]	; (80020e8 <ssd1306_Fill+0x40>)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	4413      	add	r3, r2
 80020ca:	460a      	mov	r2, r1
 80020cc:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	3301      	adds	r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020da:	d3ed      	bcc.n	80020b8 <ssd1306_Fill+0x10>
    }
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20000254 	.word	0x20000254

080020ec <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80020f2:	2300      	movs	r3, #0
 80020f4:	71fb      	strb	r3, [r7, #7]
 80020f6:	e016      	b.n	8002126 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	3b50      	subs	r3, #80	; 0x50
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff ff36 	bl	8001f70 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002104:	2000      	movs	r0, #0
 8002106:	f7ff ff33 	bl	8001f70 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 800210a:	2010      	movs	r0, #16
 800210c:	f7ff ff30 	bl	8001f70 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	01db      	lsls	r3, r3, #7
 8002114:	4a07      	ldr	r2, [pc, #28]	; (8002134 <ssd1306_UpdateScreen+0x48>)
 8002116:	4413      	add	r3, r2
 8002118:	2180      	movs	r1, #128	; 0x80
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff ff40 	bl	8001fa0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	3301      	adds	r3, #1
 8002124:	71fb      	strb	r3, [r7, #7]
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	2b07      	cmp	r3, #7
 800212a:	d9e5      	bls.n	80020f8 <ssd1306_UpdateScreen+0xc>
    }
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000254 	.word	0x20000254

08002138 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
 8002142:	460b      	mov	r3, r1
 8002144:	71bb      	strb	r3, [r7, #6]
 8002146:	4613      	mov	r3, r2
 8002148:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800214a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214e:	2b00      	cmp	r3, #0
 8002150:	db48      	blt.n	80021e4 <ssd1306_DrawPixel+0xac>
 8002152:	79bb      	ldrb	r3, [r7, #6]
 8002154:	2b3f      	cmp	r3, #63	; 0x3f
 8002156:	d845      	bhi.n	80021e4 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002158:	4b25      	ldr	r3, [pc, #148]	; (80021f0 <ssd1306_DrawPixel+0xb8>)
 800215a:	791b      	ldrb	r3, [r3, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d006      	beq.n	800216e <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002160:	797b      	ldrb	r3, [r7, #5]
 8002162:	2b00      	cmp	r3, #0
 8002164:	bf0c      	ite	eq
 8002166:	2301      	moveq	r3, #1
 8002168:	2300      	movne	r3, #0
 800216a:	b2db      	uxtb	r3, r3
 800216c:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 800216e:	797b      	ldrb	r3, [r7, #5]
 8002170:	2b01      	cmp	r3, #1
 8002172:	d11a      	bne.n	80021aa <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002174:	79fa      	ldrb	r2, [r7, #7]
 8002176:	79bb      	ldrb	r3, [r7, #6]
 8002178:	08db      	lsrs	r3, r3, #3
 800217a:	b2d8      	uxtb	r0, r3
 800217c:	4603      	mov	r3, r0
 800217e:	01db      	lsls	r3, r3, #7
 8002180:	4413      	add	r3, r2
 8002182:	4a1c      	ldr	r2, [pc, #112]	; (80021f4 <ssd1306_DrawPixel+0xbc>)
 8002184:	5cd3      	ldrb	r3, [r2, r3]
 8002186:	b25a      	sxtb	r2, r3
 8002188:	79bb      	ldrb	r3, [r7, #6]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	2101      	movs	r1, #1
 8002190:	fa01 f303 	lsl.w	r3, r1, r3
 8002194:	b25b      	sxtb	r3, r3
 8002196:	4313      	orrs	r3, r2
 8002198:	b259      	sxtb	r1, r3
 800219a:	79fa      	ldrb	r2, [r7, #7]
 800219c:	4603      	mov	r3, r0
 800219e:	01db      	lsls	r3, r3, #7
 80021a0:	4413      	add	r3, r2
 80021a2:	b2c9      	uxtb	r1, r1
 80021a4:	4a13      	ldr	r2, [pc, #76]	; (80021f4 <ssd1306_DrawPixel+0xbc>)
 80021a6:	54d1      	strb	r1, [r2, r3]
 80021a8:	e01d      	b.n	80021e6 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80021aa:	79fa      	ldrb	r2, [r7, #7]
 80021ac:	79bb      	ldrb	r3, [r7, #6]
 80021ae:	08db      	lsrs	r3, r3, #3
 80021b0:	b2d8      	uxtb	r0, r3
 80021b2:	4603      	mov	r3, r0
 80021b4:	01db      	lsls	r3, r3, #7
 80021b6:	4413      	add	r3, r2
 80021b8:	4a0e      	ldr	r2, [pc, #56]	; (80021f4 <ssd1306_DrawPixel+0xbc>)
 80021ba:	5cd3      	ldrb	r3, [r2, r3]
 80021bc:	b25a      	sxtb	r2, r3
 80021be:	79bb      	ldrb	r3, [r7, #6]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	2101      	movs	r1, #1
 80021c6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ca:	b25b      	sxtb	r3, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	b25b      	sxtb	r3, r3
 80021d0:	4013      	ands	r3, r2
 80021d2:	b259      	sxtb	r1, r3
 80021d4:	79fa      	ldrb	r2, [r7, #7]
 80021d6:	4603      	mov	r3, r0
 80021d8:	01db      	lsls	r3, r3, #7
 80021da:	4413      	add	r3, r2
 80021dc:	b2c9      	uxtb	r1, r1
 80021de:	4a05      	ldr	r2, [pc, #20]	; (80021f4 <ssd1306_DrawPixel+0xbc>)
 80021e0:	54d1      	strb	r1, [r2, r3]
 80021e2:	e000      	b.n	80021e6 <ssd1306_DrawPixel+0xae>
        return;
 80021e4:	bf00      	nop
    }
}
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	20000654 	.word	0x20000654
 80021f4:	20000254 	.word	0x20000254

080021f8 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80021f8:	b590      	push	{r4, r7, lr}
 80021fa:	b089      	sub	sp, #36	; 0x24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4604      	mov	r4, r0
 8002200:	1d38      	adds	r0, r7, #4
 8002202:	e880 0006 	stmia.w	r0, {r1, r2}
 8002206:	461a      	mov	r2, r3
 8002208:	4623      	mov	r3, r4
 800220a:	73fb      	strb	r3, [r7, #15]
 800220c:	4613      	mov	r3, r2
 800220e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	2b1f      	cmp	r3, #31
 8002214:	d902      	bls.n	800221c <ssd1306_WriteChar+0x24>
 8002216:	7bfb      	ldrb	r3, [r7, #15]
 8002218:	2b7e      	cmp	r3, #126	; 0x7e
 800221a:	d901      	bls.n	8002220 <ssd1306_WriteChar+0x28>
        return 0;
 800221c:	2300      	movs	r3, #0
 800221e:	e06d      	b.n	80022fc <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002220:	4b38      	ldr	r3, [pc, #224]	; (8002304 <ssd1306_WriteChar+0x10c>)
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3
 8002226:	793b      	ldrb	r3, [r7, #4]
 8002228:	4413      	add	r3, r2
 800222a:	2b80      	cmp	r3, #128	; 0x80
 800222c:	dc06      	bgt.n	800223c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800222e:	4b35      	ldr	r3, [pc, #212]	; (8002304 <ssd1306_WriteChar+0x10c>)
 8002230:	885b      	ldrh	r3, [r3, #2]
 8002232:	461a      	mov	r2, r3
 8002234:	797b      	ldrb	r3, [r7, #5]
 8002236:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002238:	2b40      	cmp	r3, #64	; 0x40
 800223a:	dd01      	ble.n	8002240 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800223c:	2300      	movs	r3, #0
 800223e:	e05d      	b.n	80022fc <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002240:	2300      	movs	r3, #0
 8002242:	61fb      	str	r3, [r7, #28]
 8002244:	e04c      	b.n	80022e0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	3b20      	subs	r3, #32
 800224c:	7979      	ldrb	r1, [r7, #5]
 800224e:	fb01 f303 	mul.w	r3, r1, r3
 8002252:	4619      	mov	r1, r3
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	440b      	add	r3, r1
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	4413      	add	r3, r2
 800225c:	881b      	ldrh	r3, [r3, #0]
 800225e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002260:	2300      	movs	r3, #0
 8002262:	61bb      	str	r3, [r7, #24]
 8002264:	e034      	b.n	80022d0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d012      	beq.n	800229c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002276:	4b23      	ldr	r3, [pc, #140]	; (8002304 <ssd1306_WriteChar+0x10c>)
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	b2da      	uxtb	r2, r3
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	b2db      	uxtb	r3, r3
 8002280:	4413      	add	r3, r2
 8002282:	b2d8      	uxtb	r0, r3
 8002284:	4b1f      	ldr	r3, [pc, #124]	; (8002304 <ssd1306_WriteChar+0x10c>)
 8002286:	885b      	ldrh	r3, [r3, #2]
 8002288:	b2da      	uxtb	r2, r3
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	b2db      	uxtb	r3, r3
 800228e:	4413      	add	r3, r2
 8002290:	b2db      	uxtb	r3, r3
 8002292:	7bba      	ldrb	r2, [r7, #14]
 8002294:	4619      	mov	r1, r3
 8002296:	f7ff ff4f 	bl	8002138 <ssd1306_DrawPixel>
 800229a:	e016      	b.n	80022ca <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800229c:	4b19      	ldr	r3, [pc, #100]	; (8002304 <ssd1306_WriteChar+0x10c>)
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	b2d8      	uxtb	r0, r3
 80022aa:	4b16      	ldr	r3, [pc, #88]	; (8002304 <ssd1306_WriteChar+0x10c>)
 80022ac:	885b      	ldrh	r3, [r3, #2]
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	4413      	add	r3, r2
 80022b6:	b2d9      	uxtb	r1, r3
 80022b8:	7bbb      	ldrb	r3, [r7, #14]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	bf0c      	ite	eq
 80022be:	2301      	moveq	r3, #1
 80022c0:	2300      	movne	r3, #0
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	461a      	mov	r2, r3
 80022c6:	f7ff ff37 	bl	8002138 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	3301      	adds	r3, #1
 80022ce:	61bb      	str	r3, [r7, #24]
 80022d0:	793b      	ldrb	r3, [r7, #4]
 80022d2:	461a      	mov	r2, r3
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d3c5      	bcc.n	8002266 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3301      	adds	r3, #1
 80022de:	61fb      	str	r3, [r7, #28]
 80022e0:	797b      	ldrb	r3, [r7, #5]
 80022e2:	461a      	mov	r2, r3
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d3ad      	bcc.n	8002246 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80022ea:	4b06      	ldr	r3, [pc, #24]	; (8002304 <ssd1306_WriteChar+0x10c>)
 80022ec:	881a      	ldrh	r2, [r3, #0]
 80022ee:	793b      	ldrb	r3, [r7, #4]
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	4413      	add	r3, r2
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	4b03      	ldr	r3, [pc, #12]	; (8002304 <ssd1306_WriteChar+0x10c>)
 80022f8:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3724      	adds	r7, #36	; 0x24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd90      	pop	{r4, r7, pc}
 8002304:	20000654 	.word	0x20000654

08002308 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	1d38      	adds	r0, r7, #4
 8002312:	e880 0006 	stmia.w	r0, {r1, r2}
 8002316:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002318:	e012      	b.n	8002340 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	7818      	ldrb	r0, [r3, #0]
 800231e:	78fb      	ldrb	r3, [r7, #3]
 8002320:	1d3a      	adds	r2, r7, #4
 8002322:	ca06      	ldmia	r2, {r1, r2}
 8002324:	f7ff ff68 	bl	80021f8 <ssd1306_WriteChar>
 8002328:	4603      	mov	r3, r0
 800232a:	461a      	mov	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d002      	beq.n	800233a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	e008      	b.n	800234c <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	3301      	adds	r3, #1
 800233e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1e8      	bne.n	800231a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	781b      	ldrb	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	460a      	mov	r2, r1
 800235e:	71fb      	strb	r3, [r7, #7]
 8002360:	4613      	mov	r3, r2
 8002362:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	b29a      	uxth	r2, r3
 8002368:	4b05      	ldr	r3, [pc, #20]	; (8002380 <ssd1306_SetCursor+0x2c>)
 800236a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800236c:	79bb      	ldrb	r3, [r7, #6]
 800236e:	b29a      	uxth	r2, r3
 8002370:	4b03      	ldr	r3, [pc, #12]	; (8002380 <ssd1306_SetCursor+0x2c>)
 8002372:	805a      	strh	r2, [r3, #2]
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	20000654 	.word	0x20000654

08002384 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800238e:	2381      	movs	r3, #129	; 0x81
 8002390:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff fdeb 	bl	8001f70 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fde7 	bl	8001f70 <ssd1306_WriteCommand>
}
 80023a2:	bf00      	nop
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80023bc:	23af      	movs	r3, #175	; 0xaf
 80023be:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80023c0:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <ssd1306_SetDisplayOn+0x38>)
 80023c2:	2201      	movs	r2, #1
 80023c4:	719a      	strb	r2, [r3, #6]
 80023c6:	e004      	b.n	80023d2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80023c8:	23ae      	movs	r3, #174	; 0xae
 80023ca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <ssd1306_SetDisplayOn+0x38>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 80023d2:	7bfb      	ldrb	r3, [r7, #15]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff fdcb 	bl	8001f70 <ssd1306_WriteCommand>
}
 80023da:	bf00      	nop
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000654 	.word	0x20000654

080023e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80023e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80023ea:	e003      	b.n	80023f4 <LoopCopyDataInit>

080023ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80023ec:	4b0b      	ldr	r3, [pc, #44]	; (800241c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80023ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80023f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80023f2:	3104      	adds	r1, #4

080023f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80023f4:	480a      	ldr	r0, [pc, #40]	; (8002420 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80023f6:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80023f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80023fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80023fc:	d3f6      	bcc.n	80023ec <CopyDataInit>
  ldr r2, =_sbss
 80023fe:	4a0a      	ldr	r2, [pc, #40]	; (8002428 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002400:	e002      	b.n	8002408 <LoopFillZerobss>

08002402 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002404:	f842 3b04 	str.w	r3, [r2], #4

08002408 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002408:	4b08      	ldr	r3, [pc, #32]	; (800242c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800240a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800240c:	d3f9      	bcc.n	8002402 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800240e:	f7ff fc25 	bl	8001c5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002412:	f003 fdd1 	bl	8005fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002416:	f7ff f88b 	bl	8001530 <main>
  bx lr
 800241a:	4770      	bx	lr
  ldr r3, =_sidata
 800241c:	0800a520 	.word	0x0800a520
  ldr r0, =_sdata
 8002420:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002424:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 8002428:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 800242c:	200009b4 	.word	0x200009b4

08002430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002430:	e7fe      	b.n	8002430 <ADC1_2_IRQHandler>
	...

08002434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002438:	4b08      	ldr	r3, [pc, #32]	; (800245c <HAL_Init+0x28>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a07      	ldr	r2, [pc, #28]	; (800245c <HAL_Init+0x28>)
 800243e:	f043 0310 	orr.w	r3, r3, #16
 8002442:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002444:	2003      	movs	r0, #3
 8002446:	f000 fce1 	bl	8002e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800244a:	2000      	movs	r0, #0
 800244c:	f000 f808 	bl	8002460 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002450:	f7ff fb2a 	bl	8001aa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40022000 	.word	0x40022000

08002460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8002468:	4b09      	ldr	r3, [pc, #36]	; (8002490 <HAL_InitTick+0x30>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a09      	ldr	r2, [pc, #36]	; (8002494 <HAL_InitTick+0x34>)
 800246e:	fba2 2303 	umull	r2, r3, r2, r3
 8002472:	099b      	lsrs	r3, r3, #6
 8002474:	4618      	mov	r0, r3
 8002476:	f000 fcfe 	bl	8002e76 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800247a:	2200      	movs	r2, #0
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002482:	f000 fcce 	bl	8002e22 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	2000000c 	.word	0x2000000c
 8002494:	10624dd3 	.word	0x10624dd3

08002498 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  uwTick++;
 800249c:	4b04      	ldr	r3, [pc, #16]	; (80024b0 <HAL_IncTick+0x18>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	3301      	adds	r3, #1
 80024a2:	4a03      	ldr	r2, [pc, #12]	; (80024b0 <HAL_IncTick+0x18>)
 80024a4:	6013      	str	r3, [r2, #0]
}
 80024a6:	bf00      	nop
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	200009ac 	.word	0x200009ac

080024b4 <HAL_GetTick>:
  * @note  This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  return uwTick;
 80024b8:	4b02      	ldr	r3, [pc, #8]	; (80024c4 <HAL_GetTick+0x10>)
 80024ba:	681b      	ldr	r3, [r3, #0]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr
 80024c4:	200009ac 	.word	0x200009ac

080024c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff fff0 	bl	80024b4 <HAL_GetTick>
 80024d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024e0:	d002      	beq.n	80024e8 <HAL_Delay+0x20>
  {
     wait++;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	3301      	adds	r3, #1
 80024e6:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80024e8:	bf00      	nop
 80024ea:	f7ff ffe3 	bl	80024b4 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d8f7      	bhi.n	80024ea <HAL_Delay+0x22>
  {
  }
}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b086      	sub	sp, #24
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002510:	2300      	movs	r3, #0
 8002512:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e0be      	b.n	80026a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002530:	2b00      	cmp	r3, #0
 8002532:	d109      	bne.n	8002548 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7fe fb60 	bl	8000c08 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 faf7 	bl	8002b3c <ADC_ConversionStop_Disable>
 800254e:	4603      	mov	r3, r0
 8002550:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	f003 0310 	and.w	r3, r3, #16
 800255a:	2b00      	cmp	r3, #0
 800255c:	f040 8099 	bne.w	8002692 <HAL_ADC_Init+0x18e>
 8002560:	7dfb      	ldrb	r3, [r7, #23]
 8002562:	2b00      	cmp	r3, #0
 8002564:	f040 8095 	bne.w	8002692 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002570:	f023 0302 	bic.w	r3, r3, #2
 8002574:	f043 0202 	orr.w	r2, r3, #2
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002584:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800258c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	4313      	orrs	r3, r2
 8002592:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800259c:	d003      	beq.n	80025a6 <HAL_ADC_Init+0xa2>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d102      	bne.n	80025ac <HAL_ADC_Init+0xa8>
 80025a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025aa:	e000      	b.n	80025ae <HAL_ADC_Init+0xaa>
 80025ac:	2300      	movs	r3, #0
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d119      	bne.n	80025f0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d109      	bne.n	80025d8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	035a      	lsls	r2, r3, #13
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025d4:	613b      	str	r3, [r7, #16]
 80025d6:	e00b      	b.n	80025f0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	f043 0220 	orr.w	r2, r3, #32
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	f043 0201 	orr.w	r2, r3, #1
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	430a      	orrs	r2, r1
 8002602:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	4b28      	ldr	r3, [pc, #160]	; (80026ac <HAL_ADC_Init+0x1a8>)
 800260c:	4013      	ands	r3, r2
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	6812      	ldr	r2, [r2, #0]
 8002612:	68b9      	ldr	r1, [r7, #8]
 8002614:	430b      	orrs	r3, r1
 8002616:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002620:	d003      	beq.n	800262a <HAL_ADC_Init+0x126>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d104      	bne.n	8002634 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	3b01      	subs	r3, #1
 8002630:	051b      	lsls	r3, r3, #20
 8002632:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	430a      	orrs	r2, r1
 8002646:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	4b18      	ldr	r3, [pc, #96]	; (80026b0 <HAL_ADC_Init+0x1ac>)
 8002650:	4013      	ands	r3, r2
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	429a      	cmp	r2, r3
 8002656:	d10b      	bne.n	8002670 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002662:	f023 0303 	bic.w	r3, r3, #3
 8002666:	f043 0201 	orr.w	r2, r3, #1
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800266e:	e018      	b.n	80026a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002674:	f023 0312 	bic.w	r3, r3, #18
 8002678:	f043 0210 	orr.w	r2, r3, #16
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002684:	f043 0201 	orr.w	r2, r3, #1
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002690:	e007      	b.n	80026a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002696:	f043 0210 	orr.w	r2, r3, #16
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80026a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	ffe1f7fd 	.word	0xffe1f7fd
 80026b0:	ff1f0efe 	.word	0xff1f0efe

080026b4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a64      	ldr	r2, [pc, #400]	; (800285c <HAL_ADC_Start_DMA+0x1a8>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d004      	beq.n	80026d8 <HAL_ADC_Start_DMA+0x24>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a63      	ldr	r2, [pc, #396]	; (8002860 <HAL_ADC_Start_DMA+0x1ac>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d106      	bne.n	80026e6 <HAL_ADC_Start_DMA+0x32>
 80026d8:	4b60      	ldr	r3, [pc, #384]	; (800285c <HAL_ADC_Start_DMA+0x1a8>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f040 80b3 	bne.w	800284c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d101      	bne.n	80026f4 <HAL_ADC_Start_DMA+0x40>
 80026f0:	2302      	movs	r3, #2
 80026f2:	e0ae      	b.n	8002852 <HAL_ADC_Start_DMA+0x19e>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f000 f9cb 	bl	8002a98 <ADC_Enable>
 8002702:	4603      	mov	r3, r0
 8002704:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002706:	7dfb      	ldrb	r3, [r7, #23]
 8002708:	2b00      	cmp	r3, #0
 800270a:	f040 809a 	bne.w	8002842 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002712:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002716:	f023 0301 	bic.w	r3, r3, #1
 800271a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a4e      	ldr	r2, [pc, #312]	; (8002860 <HAL_ADC_Start_DMA+0x1ac>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d105      	bne.n	8002738 <HAL_ADC_Start_DMA+0x84>
 800272c:	4b4b      	ldr	r3, [pc, #300]	; (800285c <HAL_ADC_Start_DMA+0x1a8>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d115      	bne.n	8002764 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800274e:	2b00      	cmp	r3, #0
 8002750:	d026      	beq.n	80027a0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002756:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800275a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002762:	e01d      	b.n	80027a0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002768:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a39      	ldr	r2, [pc, #228]	; (800285c <HAL_ADC_Start_DMA+0x1a8>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d004      	beq.n	8002784 <HAL_ADC_Start_DMA+0xd0>
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a38      	ldr	r2, [pc, #224]	; (8002860 <HAL_ADC_Start_DMA+0x1ac>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d10d      	bne.n	80027a0 <HAL_ADC_Start_DMA+0xec>
 8002784:	4b35      	ldr	r3, [pc, #212]	; (800285c <HAL_ADC_Start_DMA+0x1a8>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800278c:	2b00      	cmp	r3, #0
 800278e:	d007      	beq.n	80027a0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002794:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002798:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d006      	beq.n	80027ba <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b0:	f023 0206 	bic.w	r2, r3, #6
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80027b8:	e002      	b.n	80027c0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	4a25      	ldr	r2, [pc, #148]	; (8002864 <HAL_ADC_Start_DMA+0x1b0>)
 80027ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4a24      	ldr	r2, [pc, #144]	; (8002868 <HAL_ADC_Start_DMA+0x1b4>)
 80027d6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	4a23      	ldr	r2, [pc, #140]	; (800286c <HAL_ADC_Start_DMA+0x1b8>)
 80027de:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f06f 0202 	mvn.w	r2, #2
 80027e8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027f8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6a18      	ldr	r0, [r3, #32]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	334c      	adds	r3, #76	; 0x4c
 8002804:	4619      	mov	r1, r3
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f000 fbcf 	bl	8002fac <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002818:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800281c:	d108      	bne.n	8002830 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800282c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800282e:	e00f      	b.n	8002850 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800283e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002840:	e006      	b.n	8002850 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800284a:	e001      	b.n	8002850 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002850:	7dfb      	ldrb	r3, [r7, #23]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40012400 	.word	0x40012400
 8002860:	40012800 	.word	0x40012800
 8002864:	08002bb1 	.word	0x08002bb1
 8002868:	08002c2d 	.word	0x08002c2d
 800286c:	08002c49 	.word	0x08002c49

08002870 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr

08002882 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	bc80      	pop	{r7}
 8002892:	4770      	bx	lr

08002894 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr
	...

080028a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x20>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e0dc      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x1da>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b06      	cmp	r3, #6
 80028d6:	d81c      	bhi.n	8002912 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	3b05      	subs	r3, #5
 80028ea:	221f      	movs	r2, #31
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	4019      	ands	r1, r3
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	6818      	ldr	r0, [r3, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	3b05      	subs	r3, #5
 8002904:	fa00 f203 	lsl.w	r2, r0, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	430a      	orrs	r2, r1
 800290e:	635a      	str	r2, [r3, #52]	; 0x34
 8002910:	e03c      	b.n	800298c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b0c      	cmp	r3, #12
 8002918:	d81c      	bhi.n	8002954 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4413      	add	r3, r2
 800292a:	3b23      	subs	r3, #35	; 0x23
 800292c:	221f      	movs	r2, #31
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	4019      	ands	r1, r3
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4413      	add	r3, r2
 8002944:	3b23      	subs	r3, #35	; 0x23
 8002946:	fa00 f203 	lsl.w	r2, r0, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	631a      	str	r2, [r3, #48]	; 0x30
 8002952:	e01b      	b.n	800298c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	4613      	mov	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	3b41      	subs	r3, #65	; 0x41
 8002966:	221f      	movs	r2, #31
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	4019      	ands	r1, r3
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	6818      	ldr	r0, [r3, #0]
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	4413      	add	r3, r2
 800297e:	3b41      	subs	r3, #65	; 0x41
 8002980:	fa00 f203 	lsl.w	r2, r0, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b09      	cmp	r3, #9
 8002992:	d91c      	bls.n	80029ce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68d9      	ldr	r1, [r3, #12]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	4613      	mov	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	3b1e      	subs	r3, #30
 80029a6:	2207      	movs	r2, #7
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	4019      	ands	r1, r3
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	6898      	ldr	r0, [r3, #8]
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4613      	mov	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4413      	add	r3, r2
 80029be:	3b1e      	subs	r3, #30
 80029c0:	fa00 f203 	lsl.w	r2, r0, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	60da      	str	r2, [r3, #12]
 80029cc:	e019      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6919      	ldr	r1, [r3, #16]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	4613      	mov	r3, r2
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	4413      	add	r3, r2
 80029de:	2207      	movs	r2, #7
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	4019      	ands	r1, r3
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	6898      	ldr	r0, [r3, #8]
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	4613      	mov	r3, r2
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	4413      	add	r3, r2
 80029f6:	fa00 f203 	lsl.w	r2, r0, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b10      	cmp	r3, #16
 8002a08:	d003      	beq.n	8002a12 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a0e:	2b11      	cmp	r3, #17
 8002a10:	d132      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a1d      	ldr	r2, [pc, #116]	; (8002a8c <HAL_ADC_ConfigChannel+0x1e4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d125      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d126      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002a38:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2b10      	cmp	r3, #16
 8002a40:	d11a      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a42:	4b13      	ldr	r3, [pc, #76]	; (8002a90 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a13      	ldr	r2, [pc, #76]	; (8002a94 <HAL_ADC_ConfigChannel+0x1ec>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	0c9a      	lsrs	r2, r3, #18
 8002a4e:	4613      	mov	r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4413      	add	r3, r2
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a58:	e002      	b.n	8002a60 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1f9      	bne.n	8002a5a <HAL_ADC_ConfigChannel+0x1b2>
 8002a66:	e007      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6c:	f043 0220 	orr.w	r2, r3, #32
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3714      	adds	r7, #20
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	40012400 	.word	0x40012400
 8002a90:	2000000c 	.word	0x2000000c
 8002a94:	431bde83 	.word	0x431bde83

08002a98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d039      	beq.n	8002b2a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f042 0201 	orr.w	r2, r2, #1
 8002ac4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ac6:	4b1b      	ldr	r3, [pc, #108]	; (8002b34 <ADC_Enable+0x9c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a1b      	ldr	r2, [pc, #108]	; (8002b38 <ADC_Enable+0xa0>)
 8002acc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad0:	0c9b      	lsrs	r3, r3, #18
 8002ad2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ad4:	e002      	b.n	8002adc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f9      	bne.n	8002ad6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ae2:	f7ff fce7 	bl	80024b4 <HAL_GetTick>
 8002ae6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ae8:	e018      	b.n	8002b1c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002aea:	f7ff fce3 	bl	80024b4 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d911      	bls.n	8002b1c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afc:	f043 0210 	orr.w	r2, r3, #16
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b08:	f043 0201 	orr.w	r2, r3, #1
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e007      	b.n	8002b2c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d1df      	bne.n	8002aea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	2000000c 	.word	0x2000000c
 8002b38:	431bde83 	.word	0x431bde83

08002b3c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d127      	bne.n	8002ba6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0201 	bic.w	r2, r2, #1
 8002b64:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b66:	f7ff fca5 	bl	80024b4 <HAL_GetTick>
 8002b6a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b6c:	e014      	b.n	8002b98 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b6e:	f7ff fca1 	bl	80024b4 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d90d      	bls.n	8002b98 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b80:	f043 0210 	orr.w	r2, r3, #16
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8c:	f043 0201 	orr.w	r2, r3, #1
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e007      	b.n	8002ba8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d0e3      	beq.n	8002b6e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d127      	bne.n	8002c1a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002be0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002be4:	d115      	bne.n	8002c12 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d111      	bne.n	8002c12 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d105      	bne.n	8002c12 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	f043 0201 	orr.w	r2, r3, #1
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f7ff fe2c 	bl	8002870 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c18:	e004      	b.n	8002c24 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	4798      	blx	r3
}
 8002c24:	bf00      	nop
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f7ff fe21 	bl	8002882 <HAL_ADC_ConvHalfCpltCallback>
}
 8002c40:	bf00      	nop
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c54:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c66:	f043 0204 	orr.w	r2, r3, #4
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f7ff fe10 	bl	8002894 <HAL_ADC_ErrorCallback>
}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f003 0307 	and.w	r3, r3, #7
 8002c8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c8c:	4b0c      	ldr	r3, [pc, #48]	; (8002cc0 <NVIC_SetPriorityGrouping+0x44>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c92:	68ba      	ldr	r2, [r7, #8]
 8002c94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ca4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cae:	4a04      	ldr	r2, [pc, #16]	; (8002cc0 <NVIC_SetPriorityGrouping+0x44>)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	60d3      	str	r3, [r2, #12]
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cc8:	4b04      	ldr	r3, [pc, #16]	; (8002cdc <NVIC_GetPriorityGrouping+0x18>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	0a1b      	lsrs	r3, r3, #8
 8002cce:	f003 0307 	and.w	r3, r3, #7
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	f003 021f 	and.w	r2, r3, #31
 8002cf0:	4906      	ldr	r1, [pc, #24]	; (8002d0c <NVIC_EnableIRQ+0x2c>)
 8002cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8002cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr
 8002d0c:	e000e100 	.word	0xe000e100

08002d10 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	6039      	str	r1, [r7, #0]
 8002d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	da0b      	bge.n	8002d3c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	b2da      	uxtb	r2, r3
 8002d28:	490c      	ldr	r1, [pc, #48]	; (8002d5c <NVIC_SetPriority+0x4c>)
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	f003 030f 	and.w	r3, r3, #15
 8002d30:	3b04      	subs	r3, #4
 8002d32:	0112      	lsls	r2, r2, #4
 8002d34:	b2d2      	uxtb	r2, r2
 8002d36:	440b      	add	r3, r1
 8002d38:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d3a:	e009      	b.n	8002d50 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	4907      	ldr	r1, [pc, #28]	; (8002d60 <NVIC_SetPriority+0x50>)
 8002d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d46:	0112      	lsls	r2, r2, #4
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	e000ed00 	.word	0xe000ed00
 8002d60:	e000e100 	.word	0xe000e100

08002d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b089      	sub	sp, #36	; 0x24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f1c3 0307 	rsb	r3, r3, #7
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	bf28      	it	cs
 8002d82:	2304      	movcs	r3, #4
 8002d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3304      	adds	r3, #4
 8002d8a:	2b06      	cmp	r3, #6
 8002d8c:	d902      	bls.n	8002d94 <NVIC_EncodePriority+0x30>
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	3b03      	subs	r3, #3
 8002d92:	e000      	b.n	8002d96 <NVIC_EncodePriority+0x32>
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43da      	mvns	r2, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	401a      	ands	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	fa01 f303 	lsl.w	r3, r1, r3
 8002db6:	43d9      	mvns	r1, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dbc:	4313      	orrs	r3, r2
         );
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3724      	adds	r7, #36	; 0x24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bc80      	pop	{r7}
 8002dc6:	4770      	bx	lr

08002dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002dd8:	d301      	bcc.n	8002dde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e00f      	b.n	8002dfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dde:	4a0a      	ldr	r2, [pc, #40]	; (8002e08 <SysTick_Config+0x40>)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3b01      	subs	r3, #1
 8002de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002de6:	210f      	movs	r1, #15
 8002de8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002dec:	f7ff ff90 	bl	8002d10 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <SysTick_Config+0x40>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002df6:	4b04      	ldr	r3, [pc, #16]	; (8002e08 <SysTick_Config+0x40>)
 8002df8:	2207      	movs	r2, #7
 8002dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	e000e010 	.word	0xe000e010

08002e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff ff31 	bl	8002c7c <NVIC_SetPriorityGrouping>
}
 8002e1a:	bf00      	nop
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b086      	sub	sp, #24
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	4603      	mov	r3, r0
 8002e2a:	60b9      	str	r1, [r7, #8]
 8002e2c:	607a      	str	r2, [r7, #4]
 8002e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e34:	f7ff ff46 	bl	8002cc4 <NVIC_GetPriorityGrouping>
 8002e38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	68b9      	ldr	r1, [r7, #8]
 8002e3e:	6978      	ldr	r0, [r7, #20]
 8002e40:	f7ff ff90 	bl	8002d64 <NVIC_EncodePriority>
 8002e44:	4602      	mov	r2, r0
 8002e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e4a:	4611      	mov	r1, r2
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff ff5f 	bl	8002d10 <NVIC_SetPriority>
}
 8002e52:	bf00      	nop
 8002e54:	3718      	adds	r7, #24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b082      	sub	sp, #8
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	4603      	mov	r3, r0
 8002e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff ff39 	bl	8002ce0 <NVIC_EnableIRQ>
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7ff ffa2 	bl	8002dc8 <SysTick_Config>
 8002e84:	4603      	mov	r3, r0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d106      	bne.n	8002eac <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002e9e:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a08      	ldr	r2, [pc, #32]	; (8002ec4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002ea4:	f043 0304 	orr.w	r3, r3, #4
 8002ea8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002eaa:	e005      	b.n	8002eb8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a04      	ldr	r2, [pc, #16]	; (8002ec4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002eb2:	f023 0304 	bic.w	r3, r3, #4
 8002eb6:	6013      	str	r3, [r2, #0]
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc80      	pop	{r7}
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	e000e010 	.word	0xe000e010

08002ec8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002ecc:	f000 f802 	bl	8002ed4 <HAL_SYSTICK_Callback>
}
 8002ed0:	bf00      	nop
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002ed8:	bf00      	nop
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e04f      	b.n	8002f96 <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	4b28      	ldr	r3, [pc, #160]	; (8002fa0 <HAL_DMA_Init+0xc0>)
 8002efe:	4413      	add	r3, r2
 8002f00:	4a28      	ldr	r2, [pc, #160]	; (8002fa4 <HAL_DMA_Init+0xc4>)
 8002f02:	fba2 2303 	umull	r2, r3, r2, r3
 8002f06:	091b      	lsrs	r3, r3, #4
 8002f08:	009a      	lsls	r2, r3, #2
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a25      	ldr	r2, [pc, #148]	; (8002fa8 <HAL_DMA_Init+0xc8>)
 8002f12:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f2a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002f2e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr
 8002fa0:	bffdfff8 	.word	0xbffdfff8
 8002fa4:	cccccccd 	.word	0xcccccccd
 8002fa8:	40020000 	.word	0x40020000

08002fac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d101      	bne.n	8002fcc <HAL_DMA_Start_IT+0x20>
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e04a      	b.n	8003062 <HAL_DMA_Start_IT+0xb6>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d13a      	bne.n	8003054 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 0201 	bic.w	r2, r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	68b9      	ldr	r1, [r7, #8]
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 f9ae 	bl	8003364 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300c:	2b00      	cmp	r3, #0
 800300e:	d008      	beq.n	8003022 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 020e 	orr.w	r2, r2, #14
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	e00f      	b.n	8003042 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0204 	bic.w	r2, r2, #4
 8003030:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 020a 	orr.w	r2, r2, #10
 8003040:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f042 0201 	orr.w	r2, r2, #1
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	e005      	b.n	8003060 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800305c:	2302      	movs	r3, #2
 800305e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003060:	7dfb      	ldrb	r3, [r7, #23]
}
 8003062:	4618      	mov	r0, r3
 8003064:	3718      	adds	r7, #24
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
	...

0800306c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003074:	2300      	movs	r3, #0
 8003076:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800307e:	2b02      	cmp	r3, #2
 8003080:	d005      	beq.n	800308e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2204      	movs	r2, #4
 8003086:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	73fb      	strb	r3, [r7, #15]
 800308c:	e051      	b.n	8003132 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 020e 	bic.w	r2, r2, #14
 800309c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0201 	bic.w	r2, r2, #1
 80030ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a22      	ldr	r2, [pc, #136]	; (800313c <HAL_DMA_Abort_IT+0xd0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d029      	beq.n	800310c <HAL_DMA_Abort_IT+0xa0>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a20      	ldr	r2, [pc, #128]	; (8003140 <HAL_DMA_Abort_IT+0xd4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d022      	beq.n	8003108 <HAL_DMA_Abort_IT+0x9c>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a1f      	ldr	r2, [pc, #124]	; (8003144 <HAL_DMA_Abort_IT+0xd8>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d01a      	beq.n	8003102 <HAL_DMA_Abort_IT+0x96>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a1d      	ldr	r2, [pc, #116]	; (8003148 <HAL_DMA_Abort_IT+0xdc>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d012      	beq.n	80030fc <HAL_DMA_Abort_IT+0x90>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a1c      	ldr	r2, [pc, #112]	; (800314c <HAL_DMA_Abort_IT+0xe0>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d00a      	beq.n	80030f6 <HAL_DMA_Abort_IT+0x8a>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a1a      	ldr	r2, [pc, #104]	; (8003150 <HAL_DMA_Abort_IT+0xe4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d102      	bne.n	80030f0 <HAL_DMA_Abort_IT+0x84>
 80030ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80030ee:	e00e      	b.n	800310e <HAL_DMA_Abort_IT+0xa2>
 80030f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030f4:	e00b      	b.n	800310e <HAL_DMA_Abort_IT+0xa2>
 80030f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030fa:	e008      	b.n	800310e <HAL_DMA_Abort_IT+0xa2>
 80030fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003100:	e005      	b.n	800310e <HAL_DMA_Abort_IT+0xa2>
 8003102:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003106:	e002      	b.n	800310e <HAL_DMA_Abort_IT+0xa2>
 8003108:	2310      	movs	r3, #16
 800310a:	e000      	b.n	800310e <HAL_DMA_Abort_IT+0xa2>
 800310c:	2301      	movs	r3, #1
 800310e:	4a11      	ldr	r2, [pc, #68]	; (8003154 <HAL_DMA_Abort_IT+0xe8>)
 8003110:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003126:	2b00      	cmp	r3, #0
 8003128:	d003      	beq.n	8003132 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	4798      	blx	r3
    } 
  }
  return status;
 8003132:	7bfb      	ldrb	r3, [r7, #15]
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40020008 	.word	0x40020008
 8003140:	4002001c 	.word	0x4002001c
 8003144:	40020030 	.word	0x40020030
 8003148:	40020044 	.word	0x40020044
 800314c:	40020058 	.word	0x40020058
 8003150:	4002006c 	.word	0x4002006c
 8003154:	40020000 	.word	0x40020000

08003158 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	2204      	movs	r2, #4
 8003176:	409a      	lsls	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4013      	ands	r3, r2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d04f      	beq.n	8003220 <HAL_DMA_IRQHandler+0xc8>
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d04a      	beq.n	8003220 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0320 	and.w	r3, r3, #32
 8003194:	2b00      	cmp	r3, #0
 8003196:	d107      	bne.n	80031a8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0204 	bic.w	r2, r2, #4
 80031a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a66      	ldr	r2, [pc, #408]	; (8003348 <HAL_DMA_IRQHandler+0x1f0>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d029      	beq.n	8003206 <HAL_DMA_IRQHandler+0xae>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a65      	ldr	r2, [pc, #404]	; (800334c <HAL_DMA_IRQHandler+0x1f4>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d022      	beq.n	8003202 <HAL_DMA_IRQHandler+0xaa>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a63      	ldr	r2, [pc, #396]	; (8003350 <HAL_DMA_IRQHandler+0x1f8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d01a      	beq.n	80031fc <HAL_DMA_IRQHandler+0xa4>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a62      	ldr	r2, [pc, #392]	; (8003354 <HAL_DMA_IRQHandler+0x1fc>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d012      	beq.n	80031f6 <HAL_DMA_IRQHandler+0x9e>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a60      	ldr	r2, [pc, #384]	; (8003358 <HAL_DMA_IRQHandler+0x200>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00a      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x98>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a5f      	ldr	r2, [pc, #380]	; (800335c <HAL_DMA_IRQHandler+0x204>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d102      	bne.n	80031ea <HAL_DMA_IRQHandler+0x92>
 80031e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80031e8:	e00e      	b.n	8003208 <HAL_DMA_IRQHandler+0xb0>
 80031ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80031ee:	e00b      	b.n	8003208 <HAL_DMA_IRQHandler+0xb0>
 80031f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80031f4:	e008      	b.n	8003208 <HAL_DMA_IRQHandler+0xb0>
 80031f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80031fa:	e005      	b.n	8003208 <HAL_DMA_IRQHandler+0xb0>
 80031fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003200:	e002      	b.n	8003208 <HAL_DMA_IRQHandler+0xb0>
 8003202:	2340      	movs	r3, #64	; 0x40
 8003204:	e000      	b.n	8003208 <HAL_DMA_IRQHandler+0xb0>
 8003206:	2304      	movs	r3, #4
 8003208:	4a55      	ldr	r2, [pc, #340]	; (8003360 <HAL_DMA_IRQHandler+0x208>)
 800320a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003210:	2b00      	cmp	r3, #0
 8003212:	f000 8094 	beq.w	800333e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800321e:	e08e      	b.n	800333e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	2202      	movs	r2, #2
 8003226:	409a      	lsls	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4013      	ands	r3, r2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d056      	beq.n	80032de <HAL_DMA_IRQHandler+0x186>
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d051      	beq.n	80032de <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0320 	and.w	r3, r3, #32
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10b      	bne.n	8003260 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 020a 	bic.w	r2, r2, #10
 8003256:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a38      	ldr	r2, [pc, #224]	; (8003348 <HAL_DMA_IRQHandler+0x1f0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d029      	beq.n	80032be <HAL_DMA_IRQHandler+0x166>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a37      	ldr	r2, [pc, #220]	; (800334c <HAL_DMA_IRQHandler+0x1f4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d022      	beq.n	80032ba <HAL_DMA_IRQHandler+0x162>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a35      	ldr	r2, [pc, #212]	; (8003350 <HAL_DMA_IRQHandler+0x1f8>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d01a      	beq.n	80032b4 <HAL_DMA_IRQHandler+0x15c>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a34      	ldr	r2, [pc, #208]	; (8003354 <HAL_DMA_IRQHandler+0x1fc>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d012      	beq.n	80032ae <HAL_DMA_IRQHandler+0x156>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a32      	ldr	r2, [pc, #200]	; (8003358 <HAL_DMA_IRQHandler+0x200>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d00a      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x150>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a31      	ldr	r2, [pc, #196]	; (800335c <HAL_DMA_IRQHandler+0x204>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d102      	bne.n	80032a2 <HAL_DMA_IRQHandler+0x14a>
 800329c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80032a0:	e00e      	b.n	80032c0 <HAL_DMA_IRQHandler+0x168>
 80032a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032a6:	e00b      	b.n	80032c0 <HAL_DMA_IRQHandler+0x168>
 80032a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032ac:	e008      	b.n	80032c0 <HAL_DMA_IRQHandler+0x168>
 80032ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032b2:	e005      	b.n	80032c0 <HAL_DMA_IRQHandler+0x168>
 80032b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032b8:	e002      	b.n	80032c0 <HAL_DMA_IRQHandler+0x168>
 80032ba:	2320      	movs	r3, #32
 80032bc:	e000      	b.n	80032c0 <HAL_DMA_IRQHandler+0x168>
 80032be:	2302      	movs	r3, #2
 80032c0:	4a27      	ldr	r2, [pc, #156]	; (8003360 <HAL_DMA_IRQHandler+0x208>)
 80032c2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d034      	beq.n	800333e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80032dc:	e02f      	b.n	800333e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	2208      	movs	r2, #8
 80032e4:	409a      	lsls	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	4013      	ands	r3, r2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d028      	beq.n	8003340 <HAL_DMA_IRQHandler+0x1e8>
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	f003 0308 	and.w	r3, r3, #8
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d023      	beq.n	8003340 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 020e 	bic.w	r2, r2, #14
 8003306:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003310:	2101      	movs	r1, #1
 8003312:	fa01 f202 	lsl.w	r2, r1, r2
 8003316:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003332:	2b00      	cmp	r3, #0
 8003334:	d004      	beq.n	8003340 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	4798      	blx	r3
    }
  }
  return;
 800333e:	bf00      	nop
 8003340:	bf00      	nop
}
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	40020008 	.word	0x40020008
 800334c:	4002001c 	.word	0x4002001c
 8003350:	40020030 	.word	0x40020030
 8003354:	40020044 	.word	0x40020044
 8003358:	40020058 	.word	0x40020058
 800335c:	4002006c 	.word	0x4002006c
 8003360:	40020000 	.word	0x40020000

08003364 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	60b9      	str	r1, [r7, #8]
 800336e:	607a      	str	r2, [r7, #4]
 8003370:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800337a:	2101      	movs	r1, #1
 800337c:	fa01 f202 	lsl.w	r2, r1, r2
 8003380:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b10      	cmp	r3, #16
 8003390:	d108      	bne.n	80033a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033a2:	e007      	b.n	80033b4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	60da      	str	r2, [r3, #12]
}
 80033b4:	bf00      	nop
 80033b6:	3714      	adds	r7, #20
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr
	...

080033c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b08b      	sub	sp, #44	; 0x2c
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 80033da:	2300      	movs	r3, #0
 80033dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80033de:	2300      	movs	r3, #0
 80033e0:	627b      	str	r3, [r7, #36]	; 0x24
 80033e2:	e127      	b.n	8003634 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 80033e4:	2201      	movs	r2, #1
 80033e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	69fa      	ldr	r2, [r7, #28]
 80033f4:	4013      	ands	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	f040 8116 	bne.w	800362e <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b12      	cmp	r3, #18
 8003408:	d034      	beq.n	8003474 <HAL_GPIO_Init+0xb4>
 800340a:	2b12      	cmp	r3, #18
 800340c:	d80d      	bhi.n	800342a <HAL_GPIO_Init+0x6a>
 800340e:	2b02      	cmp	r3, #2
 8003410:	d02b      	beq.n	800346a <HAL_GPIO_Init+0xaa>
 8003412:	2b02      	cmp	r3, #2
 8003414:	d804      	bhi.n	8003420 <HAL_GPIO_Init+0x60>
 8003416:	2b00      	cmp	r3, #0
 8003418:	d031      	beq.n	800347e <HAL_GPIO_Init+0xbe>
 800341a:	2b01      	cmp	r3, #1
 800341c:	d01c      	beq.n	8003458 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 800341e:	e048      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003420:	2b03      	cmp	r3, #3
 8003422:	d043      	beq.n	80034ac <HAL_GPIO_Init+0xec>
 8003424:	2b11      	cmp	r3, #17
 8003426:	d01b      	beq.n	8003460 <HAL_GPIO_Init+0xa0>
          break;
 8003428:	e043      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800342a:	4a87      	ldr	r2, [pc, #540]	; (8003648 <HAL_GPIO_Init+0x288>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d026      	beq.n	800347e <HAL_GPIO_Init+0xbe>
 8003430:	4a85      	ldr	r2, [pc, #532]	; (8003648 <HAL_GPIO_Init+0x288>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d806      	bhi.n	8003444 <HAL_GPIO_Init+0x84>
 8003436:	4a85      	ldr	r2, [pc, #532]	; (800364c <HAL_GPIO_Init+0x28c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d020      	beq.n	800347e <HAL_GPIO_Init+0xbe>
 800343c:	4a84      	ldr	r2, [pc, #528]	; (8003650 <HAL_GPIO_Init+0x290>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d01d      	beq.n	800347e <HAL_GPIO_Init+0xbe>
          break;
 8003442:	e036      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003444:	4a83      	ldr	r2, [pc, #524]	; (8003654 <HAL_GPIO_Init+0x294>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d019      	beq.n	800347e <HAL_GPIO_Init+0xbe>
 800344a:	4a83      	ldr	r2, [pc, #524]	; (8003658 <HAL_GPIO_Init+0x298>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d016      	beq.n	800347e <HAL_GPIO_Init+0xbe>
 8003450:	4a82      	ldr	r2, [pc, #520]	; (800365c <HAL_GPIO_Init+0x29c>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d013      	beq.n	800347e <HAL_GPIO_Init+0xbe>
          break;
 8003456:	e02c      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	623b      	str	r3, [r7, #32]
          break;
 800345e:	e028      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	3304      	adds	r3, #4
 8003466:	623b      	str	r3, [r7, #32]
          break;
 8003468:	e023      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	3308      	adds	r3, #8
 8003470:	623b      	str	r3, [r7, #32]
          break;
 8003472:	e01e      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	330c      	adds	r3, #12
 800347a:	623b      	str	r3, [r7, #32]
          break;
 800347c:	e019      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d102      	bne.n	800348c <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003486:	2304      	movs	r3, #4
 8003488:	623b      	str	r3, [r7, #32]
          break; 
 800348a:	e012      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d105      	bne.n	80034a0 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003494:	2308      	movs	r3, #8
 8003496:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	69fa      	ldr	r2, [r7, #28]
 800349c:	611a      	str	r2, [r3, #16]
          break; 
 800349e:	e008      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034a0:	2308      	movs	r3, #8
 80034a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	69fa      	ldr	r2, [r7, #28]
 80034a8:	615a      	str	r2, [r3, #20]
          break; 
 80034aa:	e002      	b.n	80034b2 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80034ac:	2300      	movs	r3, #0
 80034ae:	623b      	str	r3, [r7, #32]
          break;
 80034b0:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	2bff      	cmp	r3, #255	; 0xff
 80034b6:	d801      	bhi.n	80034bc <HAL_GPIO_Init+0xfc>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	e001      	b.n	80034c0 <HAL_GPIO_Init+0x100>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	3304      	adds	r3, #4
 80034c0:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	2bff      	cmp	r3, #255	; 0xff
 80034c6:	d802      	bhi.n	80034ce <HAL_GPIO_Init+0x10e>
 80034c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	e002      	b.n	80034d4 <HAL_GPIO_Init+0x114>
 80034ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d0:	3b08      	subs	r3, #8
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	210f      	movs	r1, #15
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	fa01 f303 	lsl.w	r3, r1, r3
 80034e2:	43db      	mvns	r3, r3
 80034e4:	401a      	ands	r2, r3
 80034e6:	6a39      	ldr	r1, [r7, #32]
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	fa01 f303 	lsl.w	r3, r1, r3
 80034ee:	431a      	orrs	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	f000 8096 	beq.w	800362e <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003502:	4b57      	ldr	r3, [pc, #348]	; (8003660 <HAL_GPIO_Init+0x2a0>)
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	4a56      	ldr	r2, [pc, #344]	; (8003660 <HAL_GPIO_Init+0x2a0>)
 8003508:	f043 0301 	orr.w	r3, r3, #1
 800350c:	6193      	str	r3, [r2, #24]
 800350e:	4b54      	ldr	r3, [pc, #336]	; (8003660 <HAL_GPIO_Init+0x2a0>)
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	60bb      	str	r3, [r7, #8]
 8003518:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800351a:	4a52      	ldr	r2, [pc, #328]	; (8003664 <HAL_GPIO_Init+0x2a4>)
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	089b      	lsrs	r3, r3, #2
 8003520:	3302      	adds	r3, #2
 8003522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003526:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	220f      	movs	r2, #15
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43db      	mvns	r3, r3
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	4013      	ands	r3, r2
 800353c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a49      	ldr	r2, [pc, #292]	; (8003668 <HAL_GPIO_Init+0x2a8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d013      	beq.n	800356e <HAL_GPIO_Init+0x1ae>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a48      	ldr	r2, [pc, #288]	; (800366c <HAL_GPIO_Init+0x2ac>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d00d      	beq.n	800356a <HAL_GPIO_Init+0x1aa>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a47      	ldr	r2, [pc, #284]	; (8003670 <HAL_GPIO_Init+0x2b0>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d007      	beq.n	8003566 <HAL_GPIO_Init+0x1a6>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a46      	ldr	r2, [pc, #280]	; (8003674 <HAL_GPIO_Init+0x2b4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d101      	bne.n	8003562 <HAL_GPIO_Init+0x1a2>
 800355e:	2303      	movs	r3, #3
 8003560:	e006      	b.n	8003570 <HAL_GPIO_Init+0x1b0>
 8003562:	2304      	movs	r3, #4
 8003564:	e004      	b.n	8003570 <HAL_GPIO_Init+0x1b0>
 8003566:	2302      	movs	r3, #2
 8003568:	e002      	b.n	8003570 <HAL_GPIO_Init+0x1b0>
 800356a:	2301      	movs	r3, #1
 800356c:	e000      	b.n	8003570 <HAL_GPIO_Init+0x1b0>
 800356e:	2300      	movs	r3, #0
 8003570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003572:	f002 0203 	and.w	r2, r2, #3
 8003576:	0092      	lsls	r2, r2, #2
 8003578:	4093      	lsls	r3, r2
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	4313      	orrs	r3, r2
 800357e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8003580:	4938      	ldr	r1, [pc, #224]	; (8003664 <HAL_GPIO_Init+0x2a4>)
 8003582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003584:	089b      	lsrs	r3, r3, #2
 8003586:	3302      	adds	r3, #2
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d006      	beq.n	80035a8 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 800359a:	4b37      	ldr	r3, [pc, #220]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	4936      	ldr	r1, [pc, #216]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	600b      	str	r3, [r1, #0]
 80035a6:	e006      	b.n	80035b6 <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80035a8:	4b33      	ldr	r3, [pc, #204]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	43db      	mvns	r3, r3
 80035b0:	4931      	ldr	r1, [pc, #196]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035b2:	4013      	ands	r3, r2
 80035b4:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d006      	beq.n	80035d0 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80035c2:	4b2d      	ldr	r3, [pc, #180]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	492c      	ldr	r1, [pc, #176]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	604b      	str	r3, [r1, #4]
 80035ce:	e006      	b.n	80035de <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80035d0:	4b29      	ldr	r3, [pc, #164]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	43db      	mvns	r3, r3
 80035d8:	4927      	ldr	r1, [pc, #156]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035da:	4013      	ands	r3, r2
 80035dc:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d006      	beq.n	80035f8 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80035ea:	4b23      	ldr	r3, [pc, #140]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	4922      	ldr	r1, [pc, #136]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035f0:	69bb      	ldr	r3, [r7, #24]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	608b      	str	r3, [r1, #8]
 80035f6:	e006      	b.n	8003606 <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 80035f8:	4b1f      	ldr	r3, [pc, #124]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	43db      	mvns	r3, r3
 8003600:	491d      	ldr	r1, [pc, #116]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 8003602:	4013      	ands	r3, r2
 8003604:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d006      	beq.n	8003620 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8003612:	4b19      	ldr	r3, [pc, #100]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	4918      	ldr	r1, [pc, #96]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	4313      	orrs	r3, r2
 800361c:	60cb      	str	r3, [r1, #12]
 800361e:	e006      	b.n	800362e <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8003620:	4b15      	ldr	r3, [pc, #84]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 8003622:	68da      	ldr	r2, [r3, #12]
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	43db      	mvns	r3, r3
 8003628:	4913      	ldr	r1, [pc, #76]	; (8003678 <HAL_GPIO_Init+0x2b8>)
 800362a:	4013      	ands	r3, r2
 800362c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800362e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003630:	3301      	adds	r3, #1
 8003632:	627b      	str	r3, [r7, #36]	; 0x24
 8003634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003636:	2b0f      	cmp	r3, #15
 8003638:	f67f aed4 	bls.w	80033e4 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800363c:	bf00      	nop
 800363e:	372c      	adds	r7, #44	; 0x2c
 8003640:	46bd      	mov	sp, r7
 8003642:	bc80      	pop	{r7}
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	10210000 	.word	0x10210000
 800364c:	10110000 	.word	0x10110000
 8003650:	10120000 	.word	0x10120000
 8003654:	10310000 	.word	0x10310000
 8003658:	10320000 	.word	0x10320000
 800365c:	10220000 	.word	0x10220000
 8003660:	40021000 	.word	0x40021000
 8003664:	40010000 	.word	0x40010000
 8003668:	40010800 	.word	0x40010800
 800366c:	40010c00 	.word	0x40010c00
 8003670:	40011000 	.word	0x40011000
 8003674:	40011400 	.word	0x40011400
 8003678:	40010400 	.word	0x40010400

0800367c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	460b      	mov	r3, r1
 8003686:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	887b      	ldrh	r3, [r7, #2]
 800368e:	4013      	ands	r3, r2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d002      	beq.n	800369a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003694:	2301      	movs	r3, #1
 8003696:	73fb      	strb	r3, [r7, #15]
 8003698:	e001      	b.n	800369e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800369a:	2300      	movs	r3, #0
 800369c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800369e:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
 80036b2:	460b      	mov	r3, r1
 80036b4:	807b      	strh	r3, [r7, #2]
 80036b6:	4613      	mov	r3, r2
 80036b8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036ba:	787b      	ldrb	r3, [r7, #1]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d003      	beq.n	80036c8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036c0:	887a      	ldrh	r2, [r7, #2]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036c6:	e003      	b.n	80036d0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036c8:	887b      	ldrh	r3, [r7, #2]
 80036ca:	041a      	lsls	r2, r3, #16
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	611a      	str	r2, [r3, #16]
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bc80      	pop	{r7}
 80036d8:	4770      	bx	lr
	...

080036dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	4603      	mov	r3, r0
 80036e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80036e6:	4b08      	ldr	r3, [pc, #32]	; (8003708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036e8:	695a      	ldr	r2, [r3, #20]
 80036ea:	88fb      	ldrh	r3, [r7, #6]
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d006      	beq.n	8003700 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80036f2:	4a05      	ldr	r2, [pc, #20]	; (8003708 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80036f8:	88fb      	ldrh	r3, [r7, #6]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fd ff0e 	bl	800151c <HAL_GPIO_EXTI_Callback>
  }
}
 8003700:	bf00      	nop
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40010400 	.word	0x40010400

0800370c <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8003718:	2300      	movs	r3, #0
 800371a:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d101      	bne.n	8003726 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e0c8      	b.n	80038b8 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d106      	bne.n	8003740 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7fd fb8a 	bl	8000e54 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2224      	movs	r2, #36	; 0x24
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0201 	bic.w	r2, r2, #1
 8003756:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003758:	f000 ff86 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 800375c:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	4a57      	ldr	r2, [pc, #348]	; (80038c0 <HAL_I2C_Init+0x1b4>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	0c9b      	lsrs	r3, r3, #18
 8003768:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	4a53      	ldr	r2, [pc, #332]	; (80038c4 <HAL_I2C_Init+0x1b8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d802      	bhi.n	8003782 <HAL_I2C_Init+0x76>
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	3301      	adds	r3, #1
 8003780:	e009      	b.n	8003796 <HAL_I2C_Init+0x8a>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003788:	fb02 f303 	mul.w	r3, r2, r3
 800378c:	4a4e      	ldr	r2, [pc, #312]	; (80038c8 <HAL_I2C_Init+0x1bc>)
 800378e:	fba2 2303 	umull	r2, r3, r2, r3
 8003792:	099b      	lsrs	r3, r3, #6
 8003794:	3301      	adds	r3, #1
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	4a48      	ldr	r2, [pc, #288]	; (80038c4 <HAL_I2C_Init+0x1b8>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d812      	bhi.n	80037cc <HAL_I2C_Init+0xc0>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b6:	2b03      	cmp	r3, #3
 80037b8:	d906      	bls.n	80037c8 <HAL_I2C_Init+0xbc>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c6:	e045      	b.n	8003854 <HAL_I2C_Init+0x148>
 80037c8:	2304      	movs	r3, #4
 80037ca:	e043      	b.n	8003854 <HAL_I2C_Init+0x148>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10f      	bne.n	80037f4 <HAL_I2C_Init+0xe8>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685a      	ldr	r2, [r3, #4]
 80037d8:	4613      	mov	r3, r2
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	4413      	add	r3, r2
 80037de:	68ba      	ldr	r2, [r7, #8]
 80037e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bf0c      	ite	eq
 80037ec:	2301      	moveq	r3, #1
 80037ee:	2300      	movne	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	e010      	b.n	8003816 <HAL_I2C_Init+0x10a>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685a      	ldr	r2, [r3, #4]
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	009a      	lsls	r2, r3, #2
 8003800:	4413      	add	r3, r2
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	fbb2 f3f3 	udiv	r3, r2, r3
 8003808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800380c:	2b00      	cmp	r3, #0
 800380e:	bf0c      	ite	eq
 8003810:	2301      	moveq	r3, #1
 8003812:	2300      	movne	r3, #0
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <HAL_I2C_Init+0x112>
 800381a:	2301      	movs	r3, #1
 800381c:	e01a      	b.n	8003854 <HAL_I2C_Init+0x148>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10a      	bne.n	800383c <HAL_I2C_Init+0x130>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685a      	ldr	r2, [r3, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	4413      	add	r3, r2
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	fbb2 f3f3 	udiv	r3, r2, r3
 8003836:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800383a:	e00b      	b.n	8003854 <HAL_I2C_Init+0x148>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	4613      	mov	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	009a      	lsls	r2, r3, #2
 8003848:	4413      	add	r3, r2
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003850:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6812      	ldr	r2, [r2, #0]
 8003858:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	69d9      	ldr	r1, [r3, #28]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1a      	ldr	r2, [r3, #32]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6919      	ldr	r1, [r3, #16]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68da      	ldr	r2, [r3, #12]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6959      	ldr	r1, [r3, #20]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699a      	ldr	r2, [r3, #24]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f042 0201 	orr.w	r2, r2, #1
 8003898:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2220      	movs	r2, #32
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	431bde83 	.word	0x431bde83
 80038c4:	000186a0 	.word	0x000186a0
 80038c8:	10624dd3 	.word	0x10624dd3

080038cc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b088      	sub	sp, #32
 80038d0:	af02      	add	r7, sp, #8
 80038d2:	60f8      	str	r0, [r7, #12]
 80038d4:	4608      	mov	r0, r1
 80038d6:	4611      	mov	r1, r2
 80038d8:	461a      	mov	r2, r3
 80038da:	4603      	mov	r3, r0
 80038dc:	817b      	strh	r3, [r7, #10]
 80038de:	460b      	mov	r3, r1
 80038e0:	813b      	strh	r3, [r7, #8]
 80038e2:	4613      	mov	r3, r2
 80038e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0x00U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038ea:	f7fe fde3 	bl	80024b4 <HAL_GetTick>
 80038ee:	6178      	str	r0, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b20      	cmp	r3, #32
 80038fa:	f040 80e7 	bne.w	8003acc <HAL_I2C_Mem_Write+0x200>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	2319      	movs	r3, #25
 8003904:	2201      	movs	r2, #1
 8003906:	4974      	ldr	r1, [pc, #464]	; (8003ad8 <HAL_I2C_Mem_Write+0x20c>)
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 f97d 	bl	8003c08 <I2C_WaitOnFlagUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <HAL_I2C_Mem_Write+0x4c>
    {
      return HAL_BUSY;
 8003914:	2302      	movs	r3, #2
 8003916:	e0da      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800391e:	2b01      	cmp	r3, #1
 8003920:	d101      	bne.n	8003926 <HAL_I2C_Mem_Write+0x5a>
 8003922:	2302      	movs	r3, #2
 8003924:	e0d3      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	2b01      	cmp	r3, #1
 800393a:	d007      	beq.n	800394c <HAL_I2C_Mem_Write+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f042 0201 	orr.w	r2, r2, #1
 800394a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800395a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2221      	movs	r2, #33	; 0x21
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2240      	movs	r2, #64	; 0x40
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a3a      	ldr	r2, [r7, #32]
 8003976:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800397c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	4a56      	ldr	r2, [pc, #344]	; (8003adc <HAL_I2C_Mem_Write+0x210>)
 8003982:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003988:	b29a      	uxth	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	851a      	strh	r2, [r3, #40]	; 0x28
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800398e:	88f8      	ldrh	r0, [r7, #6]
 8003990:	893a      	ldrh	r2, [r7, #8]
 8003992:	8979      	ldrh	r1, [r7, #10]
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	9301      	str	r3, [sp, #4]
 8003998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	4603      	mov	r3, r0
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 f89e 	bl	8003ae0 <I2C_RequestMemoryWrite>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d05e      	beq.n	8003a68 <HAL_I2C_Mem_Write+0x19c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	2b04      	cmp	r3, #4
 80039b0:	d105      	bne.n	80039be <HAL_I2C_Mem_Write+0xf2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e087      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e081      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
    }

    while(hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 f9d9 	bl	8003d86 <I2C_WaitOnTXEFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00f      	beq.n	80039fa <HAL_I2C_Mem_Write+0x12e>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d109      	bne.n	80039f6 <HAL_I2C_Mem_Write+0x12a>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039f0:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e06b      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
        }
        else
        {
          return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e069      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	1c59      	adds	r1, r3, #1
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	6251      	str	r1, [r2, #36]	; 0x24
 8003a04:	781a      	ldrb	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	611a      	str	r2, [r3, #16]
      hi2c->XferSize--;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	855a      	strh	r2, [r3, #42]	; 0x2a

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d119      	bne.n	8003a68 <HAL_I2C_Mem_Write+0x19c>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d015      	beq.n	8003a68 <HAL_I2C_Mem_Write+0x19c>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a40:	1c59      	adds	r1, r3, #1
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	6251      	str	r1, [r2, #36]	; 0x24
 8003a46:	781a      	ldrb	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	611a      	str	r2, [r3, #16]
        hi2c->XferSize--;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a52:	3b01      	subs	r3, #1
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	3b01      	subs	r3, #1
 8003a62:	b29a      	uxth	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1ac      	bne.n	80039ca <HAL_I2C_Mem_Write+0xfe>
      }
    }
    
    /* Wait until BTF flag is set */
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f9c3 	bl	8003e00 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00f      	beq.n	8003aa0 <HAL_I2C_Mem_Write+0x1d4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	2b04      	cmp	r3, #4
 8003a86:	d109      	bne.n	8003a9c <HAL_I2C_Mem_Write+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a96:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e018      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
      }
      else
      {
        return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e016      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	e000      	b.n	8003ace <HAL_I2C_Mem_Write+0x202>
  }
  else
  {
    return HAL_BUSY;
 8003acc:	2302      	movs	r3, #2
  }
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3718      	adds	r7, #24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	00100002 	.word	0x00100002
 8003adc:	ffff0000 	.word	0xffff0000

08003ae0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b088      	sub	sp, #32
 8003ae4:	af02      	add	r7, sp, #8
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	4608      	mov	r0, r1
 8003aea:	4611      	mov	r1, r2
 8003aec:	461a      	mov	r2, r3
 8003aee:	4603      	mov	r3, r0
 8003af0:	817b      	strh	r3, [r7, #10]
 8003af2:	460b      	mov	r3, r1
 8003af4:	813b      	strh	r3, [r7, #8]
 8003af6:	4613      	mov	r3, r2
 8003af8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b08:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f000 f876 	bl	8003c08 <I2C_WaitOnFlagUntilTimeout>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e069      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11a>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b26:	897b      	ldrh	r3, [r7, #10]
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b34:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	6a3a      	ldr	r2, [r7, #32]
 8003b3a:	4932      	ldr	r1, [pc, #200]	; (8003c04 <I2C_RequestMemoryWrite+0x124>)
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f000 f8b4 	bl	8003caa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d007      	beq.n	8003b58 <I2C_RequestMemoryWrite+0x78>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4c:	2b04      	cmp	r3, #4
 8003b4e:	d101      	bne.n	8003b54 <I2C_RequestMemoryWrite+0x74>
    {
      return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e052      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11a>
    }
    else
    {
      return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e050      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11a>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b58:	2300      	movs	r3, #0
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b70:	6a39      	ldr	r1, [r7, #32]
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 f907 	bl	8003d86 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00f      	beq.n	8003b9e <I2C_RequestMemoryWrite+0xbe>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d109      	bne.n	8003b9a <I2C_RequestMemoryWrite+0xba>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b94:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e02f      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11a>
    }
    else
    {
      return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e02d      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11a>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b9e:	88fb      	ldrh	r3, [r7, #6]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d105      	bne.n	8003bb0 <I2C_RequestMemoryWrite+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ba4:	893b      	ldrh	r3, [r7, #8]
 8003ba6:	b2da      	uxtb	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	611a      	str	r2, [r3, #16]
 8003bae:	e023      	b.n	8003bf8 <I2C_RequestMemoryWrite+0x118>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bb0:	893b      	ldrh	r3, [r7, #8]
 8003bb2:	0a1b      	lsrs	r3, r3, #8
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc0:	6a39      	ldr	r1, [r7, #32]
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 f8df 	bl	8003d86 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00f      	beq.n	8003bee <I2C_RequestMemoryWrite+0x10e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d109      	bne.n	8003bea <I2C_RequestMemoryWrite+0x10a>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be4:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e007      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11a>
      }
      else
      {
        return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e005      	b.n	8003bfa <I2C_RequestMemoryWrite+0x11a>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bee:	893b      	ldrh	r3, [r7, #8]
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	00010002 	.word	0x00010002

08003c08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	603b      	str	r3, [r7, #0]
 8003c14:	4613      	mov	r3, r2
 8003c16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8003c18:	e01f      	b.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c20:	d01b      	beq.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d007      	beq.n	8003c38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c28:	f7fe fc44 	bl	80024b4 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	683a      	ldr	r2, [r7, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d210      	bcs.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e023      	b.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	0c1b      	lsrs	r3, r3, #16
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d10d      	bne.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0x78>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	bf0c      	ite	eq
 8003c76:	2301      	moveq	r3, #1
 8003c78:	2300      	movne	r3, #0
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	e00c      	b.n	8003c9a <I2C_WaitOnFlagUntilTimeout+0x92>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	43da      	mvns	r2, r3
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	bf0c      	ite	eq
 8003c92:	2301      	moveq	r3, #1
 8003c94:	2300      	movne	r3, #0
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	461a      	mov	r2, r3
 8003c9a:	79fb      	ldrb	r3, [r7, #7]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d0bc      	beq.n	8003c1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	607a      	str	r2, [r7, #4]
 8003cb6:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cb8:	e040      	b.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cc8:	d11c      	bne.n	8003d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cd8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ce2:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2220      	movs	r2, #32
 8003cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e03c      	b.n	8003d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d0a:	d017      	beq.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d007      	beq.n	8003d22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8003d12:	f7fe fbcf 	bl	80024b4 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d20c      	bcs.n	8003d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e020      	b.n	8003d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	0c1b      	lsrs	r3, r3, #16
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d10c      	bne.n	8003d60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	43da      	mvns	r2, r3
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	4013      	ands	r3, r2
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	bf14      	ite	ne
 8003d58:	2301      	movne	r3, #1
 8003d5a:	2300      	moveq	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	e00b      	b.n	8003d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	699b      	ldr	r3, [r3, #24]
 8003d66:	43da      	mvns	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	bf14      	ite	ne
 8003d72:	2301      	movne	r3, #1
 8003d74:	2300      	moveq	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d19e      	bne.n	8003cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b084      	sub	sp, #16
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	60f8      	str	r0, [r7, #12]
 8003d8e:	60b9      	str	r1, [r7, #8]
 8003d90:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d92:	e029      	b.n	8003de8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d94:	68f8      	ldr	r0, [r7, #12]
 8003d96:	f000 f870 	bl	8003e7a <I2C_IsAcknowledgeFailed>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e029      	b.n	8003df8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003daa:	d01d      	beq.n	8003de8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d007      	beq.n	8003dc2 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003db2:	f7fe fb7f 	bl	80024b4 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d212      	bcs.n	8003de8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	f043 0220 	orr.w	r2, r3, #32
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e007      	b.n	8003df8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df2:	2b80      	cmp	r3, #128	; 0x80
 8003df4:	d1ce      	bne.n	8003d94 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e0c:	e029      	b.n	8003e62 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f833 	bl	8003e7a <I2C_IsAcknowledgeFailed>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e029      	b.n	8003e72 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e24:	d01d      	beq.n	8003e62 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d007      	beq.n	8003e3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e2c:	f7fe fb42 	bl	80024b4 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d212      	bcs.n	8003e62 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	f043 0220 	orr.w	r2, r3, #32
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2220      	movs	r2, #32
 8003e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e007      	b.n	8003e72 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b04      	cmp	r3, #4
 8003e6e:	d1ce      	bne.n	8003e0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b083      	sub	sp, #12
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e90:	d114      	bne.n	8003ebc <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e9a:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2204      	movs	r2, #4
 8003ea0:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e000      	b.n	8003ebe <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003ecc:	4b03      	ldr	r3, [pc, #12]	; (8003edc <HAL_PWR_EnableBkUpAccess+0x14>)
 8003ece:	2201      	movs	r2, #1
 8003ed0:	601a      	str	r2, [r3, #0]
}
 8003ed2:	bf00      	nop
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bc80      	pop	{r7}
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	420e0020 	.word	0x420e0020

08003ee0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 8087 	beq.w	8004008 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003efa:	4b92      	ldr	r3, [pc, #584]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f003 030c 	and.w	r3, r3, #12
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d00c      	beq.n	8003f20 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f06:	4b8f      	ldr	r3, [pc, #572]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f003 030c 	and.w	r3, r3, #12
 8003f0e:	2b08      	cmp	r3, #8
 8003f10:	d112      	bne.n	8003f38 <HAL_RCC_OscConfig+0x58>
 8003f12:	4b8c      	ldr	r3, [pc, #560]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f1e:	d10b      	bne.n	8003f38 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f20:	4b88      	ldr	r3, [pc, #544]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d06c      	beq.n	8004006 <HAL_RCC_OscConfig+0x126>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d168      	bne.n	8004006 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e22d      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f40:	d106      	bne.n	8003f50 <HAL_RCC_OscConfig+0x70>
 8003f42:	4b80      	ldr	r3, [pc, #512]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a7f      	ldr	r2, [pc, #508]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	e02e      	b.n	8003fae <HAL_RCC_OscConfig+0xce>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10c      	bne.n	8003f72 <HAL_RCC_OscConfig+0x92>
 8003f58:	4b7a      	ldr	r3, [pc, #488]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a79      	ldr	r2, [pc, #484]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f62:	6013      	str	r3, [r2, #0]
 8003f64:	4b77      	ldr	r3, [pc, #476]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a76      	ldr	r2, [pc, #472]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f6e:	6013      	str	r3, [r2, #0]
 8003f70:	e01d      	b.n	8003fae <HAL_RCC_OscConfig+0xce>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f7a:	d10c      	bne.n	8003f96 <HAL_RCC_OscConfig+0xb6>
 8003f7c:	4b71      	ldr	r3, [pc, #452]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a70      	ldr	r2, [pc, #448]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f86:	6013      	str	r3, [r2, #0]
 8003f88:	4b6e      	ldr	r3, [pc, #440]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a6d      	ldr	r2, [pc, #436]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f92:	6013      	str	r3, [r2, #0]
 8003f94:	e00b      	b.n	8003fae <HAL_RCC_OscConfig+0xce>
 8003f96:	4b6b      	ldr	r3, [pc, #428]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a6a      	ldr	r2, [pc, #424]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003f9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	4b68      	ldr	r3, [pc, #416]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a67      	ldr	r2, [pc, #412]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003fa8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fac:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d013      	beq.n	8003fde <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb6:	f7fe fa7d 	bl	80024b4 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fbe:	f7fe fa79 	bl	80024b4 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b64      	cmp	r3, #100	; 0x64
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e1e1      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd0:	4b5c      	ldr	r3, [pc, #368]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0xde>
 8003fdc:	e014      	b.n	8004008 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fde:	f7fe fa69 	bl	80024b4 <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fe4:	e008      	b.n	8003ff8 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fe6:	f7fe fa65 	bl	80024b4 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b64      	cmp	r3, #100	; 0x64
 8003ff2:	d901      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e1cd      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ff8:	4b52      	ldr	r3, [pc, #328]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1f0      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x106>
 8004004:	e000      	b.n	8004008 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004006:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d063      	beq.n	80040dc <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004014:	4b4b      	ldr	r3, [pc, #300]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f003 030c 	and.w	r3, r3, #12
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00b      	beq.n	8004038 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004020:	4b48      	ldr	r3, [pc, #288]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 030c 	and.w	r3, r3, #12
 8004028:	2b08      	cmp	r3, #8
 800402a:	d11c      	bne.n	8004066 <HAL_RCC_OscConfig+0x186>
 800402c:	4b45      	ldr	r3, [pc, #276]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d116      	bne.n	8004066 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004038:	4b42      	ldr	r3, [pc, #264]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d005      	beq.n	8004050 <HAL_RCC_OscConfig+0x170>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d001      	beq.n	8004050 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e1a1      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004050:	4b3c      	ldr	r3, [pc, #240]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	4939      	ldr	r1, [pc, #228]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8004060:	4313      	orrs	r3, r2
 8004062:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004064:	e03a      	b.n	80040dc <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d020      	beq.n	80040b0 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800406e:	4b36      	ldr	r3, [pc, #216]	; (8004148 <HAL_RCC_OscConfig+0x268>)
 8004070:	2201      	movs	r2, #1
 8004072:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004074:	f7fe fa1e 	bl	80024b4 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800407c:	f7fe fa1a 	bl	80024b4 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e182      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800408e:	4b2d      	ldr	r3, [pc, #180]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0f0      	beq.n	800407c <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800409a:	4b2a      	ldr	r3, [pc, #168]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4926      	ldr	r1, [pc, #152]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	600b      	str	r3, [r1, #0]
 80040ae:	e015      	b.n	80040dc <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040b0:	4b25      	ldr	r3, [pc, #148]	; (8004148 <HAL_RCC_OscConfig+0x268>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b6:	f7fe f9fd 	bl	80024b4 <HAL_GetTick>
 80040ba:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040bc:	e008      	b.n	80040d0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040be:	f7fe f9f9 	bl	80024b4 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d901      	bls.n	80040d0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	e161      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d0:	4b1c      	ldr	r3, [pc, #112]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1f0      	bne.n	80040be <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0308 	and.w	r3, r3, #8
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d039      	beq.n	800415c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d019      	beq.n	8004124 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040f0:	4b16      	ldr	r3, [pc, #88]	; (800414c <HAL_RCC_OscConfig+0x26c>)
 80040f2:	2201      	movs	r2, #1
 80040f4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040f6:	f7fe f9dd 	bl	80024b4 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040fe:	f7fe f9d9 	bl	80024b4 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e141      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004110:	4b0c      	ldr	r3, [pc, #48]	; (8004144 <HAL_RCC_OscConfig+0x264>)
 8004112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0f0      	beq.n	80040fe <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 800411c:	2001      	movs	r0, #1
 800411e:	f000 facb 	bl	80046b8 <RCC_Delay>
 8004122:	e01b      	b.n	800415c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004124:	4b09      	ldr	r3, [pc, #36]	; (800414c <HAL_RCC_OscConfig+0x26c>)
 8004126:	2200      	movs	r2, #0
 8004128:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800412a:	f7fe f9c3 	bl	80024b4 <HAL_GetTick>
 800412e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004130:	e00e      	b.n	8004150 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004132:	f7fe f9bf 	bl	80024b4 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d907      	bls.n	8004150 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e127      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
 8004144:	40021000 	.word	0x40021000
 8004148:	42420000 	.word	0x42420000
 800414c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004150:	4b92      	ldr	r3, [pc, #584]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1ea      	bne.n	8004132 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 80a6 	beq.w	80042b6 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800416a:	2300      	movs	r3, #0
 800416c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800416e:	4b8b      	ldr	r3, [pc, #556]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10d      	bne.n	8004196 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800417a:	4b88      	ldr	r3, [pc, #544]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	4a87      	ldr	r2, [pc, #540]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004184:	61d3      	str	r3, [r2, #28]
 8004186:	4b85      	ldr	r3, [pc, #532]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004192:	2301      	movs	r3, #1
 8004194:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004196:	4b82      	ldr	r3, [pc, #520]	; (80043a0 <HAL_RCC_OscConfig+0x4c0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d118      	bne.n	80041d4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041a2:	4b7f      	ldr	r3, [pc, #508]	; (80043a0 <HAL_RCC_OscConfig+0x4c0>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a7e      	ldr	r2, [pc, #504]	; (80043a0 <HAL_RCC_OscConfig+0x4c0>)
 80041a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ae:	f7fe f981 	bl	80024b4 <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041b6:	f7fe f97d 	bl	80024b4 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b64      	cmp	r3, #100	; 0x64
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e0e5      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c8:	4b75      	ldr	r3, [pc, #468]	; (80043a0 <HAL_RCC_OscConfig+0x4c0>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0f0      	beq.n	80041b6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d106      	bne.n	80041ea <HAL_RCC_OscConfig+0x30a>
 80041dc:	4b6f      	ldr	r3, [pc, #444]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	4a6e      	ldr	r2, [pc, #440]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041e2:	f043 0301 	orr.w	r3, r3, #1
 80041e6:	6213      	str	r3, [r2, #32]
 80041e8:	e02d      	b.n	8004246 <HAL_RCC_OscConfig+0x366>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10c      	bne.n	800420c <HAL_RCC_OscConfig+0x32c>
 80041f2:	4b6a      	ldr	r3, [pc, #424]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	4a69      	ldr	r2, [pc, #420]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041f8:	f023 0301 	bic.w	r3, r3, #1
 80041fc:	6213      	str	r3, [r2, #32]
 80041fe:	4b67      	ldr	r3, [pc, #412]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	4a66      	ldr	r2, [pc, #408]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004204:	f023 0304 	bic.w	r3, r3, #4
 8004208:	6213      	str	r3, [r2, #32]
 800420a:	e01c      	b.n	8004246 <HAL_RCC_OscConfig+0x366>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	2b05      	cmp	r3, #5
 8004212:	d10c      	bne.n	800422e <HAL_RCC_OscConfig+0x34e>
 8004214:	4b61      	ldr	r3, [pc, #388]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	4a60      	ldr	r2, [pc, #384]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800421a:	f043 0304 	orr.w	r3, r3, #4
 800421e:	6213      	str	r3, [r2, #32]
 8004220:	4b5e      	ldr	r3, [pc, #376]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	4a5d      	ldr	r2, [pc, #372]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004226:	f043 0301 	orr.w	r3, r3, #1
 800422a:	6213      	str	r3, [r2, #32]
 800422c:	e00b      	b.n	8004246 <HAL_RCC_OscConfig+0x366>
 800422e:	4b5b      	ldr	r3, [pc, #364]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	4a5a      	ldr	r2, [pc, #360]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004234:	f023 0301 	bic.w	r3, r3, #1
 8004238:	6213      	str	r3, [r2, #32]
 800423a:	4b58      	ldr	r3, [pc, #352]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	4a57      	ldr	r2, [pc, #348]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004240:	f023 0304 	bic.w	r3, r3, #4
 8004244:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d015      	beq.n	800427a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800424e:	f7fe f931 	bl	80024b4 <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004254:	e00a      	b.n	800426c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004256:	f7fe f92d 	bl	80024b4 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	f241 3288 	movw	r2, #5000	; 0x1388
 8004264:	4293      	cmp	r3, r2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e093      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800426c:	4b4b      	ldr	r3, [pc, #300]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0ee      	beq.n	8004256 <HAL_RCC_OscConfig+0x376>
 8004278:	e014      	b.n	80042a4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800427a:	f7fe f91b 	bl	80024b4 <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004280:	e00a      	b.n	8004298 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004282:	f7fe f917 	bl	80024b4 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004290:	4293      	cmp	r3, r2
 8004292:	d901      	bls.n	8004298 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e07d      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004298:	4b40      	ldr	r3, [pc, #256]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1ee      	bne.n	8004282 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042a4:	7dfb      	ldrb	r3, [r7, #23]
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d105      	bne.n	80042b6 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042aa:	4b3c      	ldr	r3, [pc, #240]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	4a3b      	ldr	r2, [pc, #236]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80042b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d069      	beq.n	8004392 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042be:	4b37      	ldr	r3, [pc, #220]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f003 030c 	and.w	r3, r3, #12
 80042c6:	2b08      	cmp	r3, #8
 80042c8:	d061      	beq.n	800438e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d146      	bne.n	8004360 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042d2:	4b34      	ldr	r3, [pc, #208]	; (80043a4 <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d8:	f7fe f8ec 	bl	80024b4 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042e0:	f7fe f8e8 	bl	80024b4 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e050      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042f2:	4b2a      	ldr	r3, [pc, #168]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f0      	bne.n	80042e0 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004306:	d108      	bne.n	800431a <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004308:	4b24      	ldr	r3, [pc, #144]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	4921      	ldr	r1, [pc, #132]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004316:	4313      	orrs	r3, r2
 8004318:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800431a:	4b20      	ldr	r3, [pc, #128]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a19      	ldr	r1, [r3, #32]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	430b      	orrs	r3, r1
 800432c:	491b      	ldr	r1, [pc, #108]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 800432e:	4313      	orrs	r3, r2
 8004330:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004332:	4b1c      	ldr	r3, [pc, #112]	; (80043a4 <HAL_RCC_OscConfig+0x4c4>)
 8004334:	2201      	movs	r2, #1
 8004336:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004338:	f7fe f8bc 	bl	80024b4 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004340:	f7fe f8b8 	bl	80024b4 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e020      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004352:	4b12      	ldr	r3, [pc, #72]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0f0      	beq.n	8004340 <HAL_RCC_OscConfig+0x460>
 800435e:	e018      	b.n	8004392 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004360:	4b10      	ldr	r3, [pc, #64]	; (80043a4 <HAL_RCC_OscConfig+0x4c4>)
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004366:	f7fe f8a5 	bl	80024b4 <HAL_GetTick>
 800436a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800436c:	e008      	b.n	8004380 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800436e:	f7fe f8a1 	bl	80024b4 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d901      	bls.n	8004380 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e009      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004380:	4b06      	ldr	r3, [pc, #24]	; (800439c <HAL_RCC_OscConfig+0x4bc>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1f0      	bne.n	800436e <HAL_RCC_OscConfig+0x48e>
 800438c:	e001      	b.n	8004392 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8004392:	2300      	movs	r3, #0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	40021000 	.word	0x40021000
 80043a0:	40007000 	.word	0x40007000
 80043a4:	42420060 	.word	0x42420060

080043a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80043b6:	4b72      	ldr	r3, [pc, #456]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0307 	and.w	r3, r3, #7
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d910      	bls.n	80043e6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043c4:	4b6e      	ldr	r3, [pc, #440]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f023 0207 	bic.w	r2, r3, #7
 80043cc:	496c      	ldr	r1, [pc, #432]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80043d4:	4b6a      	ldr	r3, [pc, #424]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0307 	and.w	r3, r3, #7
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d001      	beq.n	80043e6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e0c8      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d008      	beq.n	8004404 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043f2:	4b64      	ldr	r3, [pc, #400]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	4961      	ldr	r1, [pc, #388]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004400:	4313      	orrs	r3, r2
 8004402:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0301 	and.w	r3, r3, #1
 800440c:	2b00      	cmp	r3, #0
 800440e:	d06a      	beq.n	80044e6 <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d107      	bne.n	8004428 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004418:	4b5a      	ldr	r3, [pc, #360]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d115      	bne.n	8004450 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e0a7      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d107      	bne.n	8004440 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004430:	4b54      	ldr	r3, [pc, #336]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d109      	bne.n	8004450 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e09b      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004440:	4b50      	ldr	r3, [pc, #320]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e093      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004450:	4b4c      	ldr	r3, [pc, #304]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f023 0203 	bic.w	r2, r3, #3
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	4949      	ldr	r1, [pc, #292]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 800445e:	4313      	orrs	r3, r2
 8004460:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004462:	f7fe f827 	bl	80024b4 <HAL_GetTick>
 8004466:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d112      	bne.n	8004496 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004470:	e00a      	b.n	8004488 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004472:	f7fe f81f 	bl	80024b4 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004480:	4293      	cmp	r3, r2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e077      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004488:	4b3e      	ldr	r3, [pc, #248]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f003 030c 	and.w	r3, r3, #12
 8004490:	2b04      	cmp	r3, #4
 8004492:	d1ee      	bne.n	8004472 <HAL_RCC_ClockConfig+0xca>
 8004494:	e027      	b.n	80044e6 <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d11d      	bne.n	80044da <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800449e:	e00a      	b.n	80044b6 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a0:	f7fe f808 	bl	80024b4 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e060      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044b6:	4b33      	ldr	r3, [pc, #204]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f003 030c 	and.w	r3, r3, #12
 80044be:	2b08      	cmp	r3, #8
 80044c0:	d1ee      	bne.n	80044a0 <HAL_RCC_ClockConfig+0xf8>
 80044c2:	e010      	b.n	80044e6 <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044c4:	f7fd fff6 	bl	80024b4 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e04e      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80044da:	4b2a      	ldr	r3, [pc, #168]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 030c 	and.w	r3, r3, #12
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1ee      	bne.n	80044c4 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80044e6:	4b26      	ldr	r3, [pc, #152]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0307 	and.w	r3, r3, #7
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d210      	bcs.n	8004516 <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f4:	4b22      	ldr	r3, [pc, #136]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f023 0207 	bic.w	r2, r3, #7
 80044fc:	4920      	ldr	r1, [pc, #128]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	4313      	orrs	r3, r2
 8004502:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004504:	4b1e      	ldr	r3, [pc, #120]	; (8004580 <HAL_RCC_ClockConfig+0x1d8>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	429a      	cmp	r2, r3
 8004510:	d001      	beq.n	8004516 <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e030      	b.n	8004578 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0304 	and.w	r3, r3, #4
 800451e:	2b00      	cmp	r3, #0
 8004520:	d008      	beq.n	8004534 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004522:	4b18      	ldr	r3, [pc, #96]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	4915      	ldr	r1, [pc, #84]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004530:	4313      	orrs	r3, r2
 8004532:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d009      	beq.n	8004554 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004540:	4b10      	ldr	r3, [pc, #64]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	490d      	ldr	r1, [pc, #52]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 8004550:	4313      	orrs	r3, r2
 8004552:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004554:	f000 f81c 	bl	8004590 <HAL_RCC_GetSysClockFreq>
 8004558:	4601      	mov	r1, r0
 800455a:	4b0a      	ldr	r3, [pc, #40]	; (8004584 <HAL_RCC_ClockConfig+0x1dc>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	f003 030f 	and.w	r3, r3, #15
 8004564:	4a08      	ldr	r2, [pc, #32]	; (8004588 <HAL_RCC_ClockConfig+0x1e0>)
 8004566:	5cd3      	ldrb	r3, [r2, r3]
 8004568:	fa21 f303 	lsr.w	r3, r1, r3
 800456c:	4a07      	ldr	r2, [pc, #28]	; (800458c <HAL_RCC_ClockConfig+0x1e4>)
 800456e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004570:	2000      	movs	r0, #0
 8004572:	f7fd ff75 	bl	8002460 <HAL_InitTick>
  
  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40022000 	.word	0x40022000
 8004584:	40021000 	.word	0x40021000
 8004588:	08009c58 	.word	0x08009c58
 800458c:	2000000c 	.word	0x2000000c

08004590 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004590:	b490      	push	{r4, r7}
 8004592:	b08a      	sub	sp, #40	; 0x28
 8004594:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004596:	4b2a      	ldr	r3, [pc, #168]	; (8004640 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004598:	1d3c      	adds	r4, r7, #4
 800459a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800459c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80045a0:	4b28      	ldr	r3, [pc, #160]	; (8004644 <HAL_RCC_GetSysClockFreq+0xb4>)
 80045a2:	881b      	ldrh	r3, [r3, #0]
 80045a4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	61fb      	str	r3, [r7, #28]
 80045aa:	2300      	movs	r3, #0
 80045ac:	61bb      	str	r3, [r7, #24]
 80045ae:	2300      	movs	r3, #0
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
 80045b2:	2300      	movs	r3, #0
 80045b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80045b6:	2300      	movs	r3, #0
 80045b8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 80045ba:	4b23      	ldr	r3, [pc, #140]	; (8004648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f003 030c 	and.w	r3, r3, #12
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d002      	beq.n	80045d0 <HAL_RCC_GetSysClockFreq+0x40>
 80045ca:	2b08      	cmp	r3, #8
 80045cc:	d003      	beq.n	80045d6 <HAL_RCC_GetSysClockFreq+0x46>
 80045ce:	e02d      	b.n	800462c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045d0:	4b1e      	ldr	r3, [pc, #120]	; (800464c <HAL_RCC_GetSysClockFreq+0xbc>)
 80045d2:	623b      	str	r3, [r7, #32]
      break;
 80045d4:	e02d      	b.n	8004632 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	0c9b      	lsrs	r3, r3, #18
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80045e2:	4413      	add	r3, r2
 80045e4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80045e8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d013      	beq.n	800461c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045f4:	4b14      	ldr	r3, [pc, #80]	; (8004648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	0c5b      	lsrs	r3, r3, #17
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004602:	4413      	add	r3, r2
 8004604:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004608:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 800460a:	4a10      	ldr	r2, [pc, #64]	; (800464c <HAL_RCC_GetSysClockFreq+0xbc>)
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	fb02 f303 	mul.w	r3, r2, r3
 8004618:	627b      	str	r3, [r7, #36]	; 0x24
 800461a:	e004      	b.n	8004626 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	4a0c      	ldr	r2, [pc, #48]	; (8004650 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004620:	fb02 f303 	mul.w	r3, r2, r3
 8004624:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	623b      	str	r3, [r7, #32]
      break;
 800462a:	e002      	b.n	8004632 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800462c:	4b07      	ldr	r3, [pc, #28]	; (800464c <HAL_RCC_GetSysClockFreq+0xbc>)
 800462e:	623b      	str	r3, [r7, #32]
      break;
 8004630:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004632:	6a3b      	ldr	r3, [r7, #32]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3728      	adds	r7, #40	; 0x28
 8004638:	46bd      	mov	sp, r7
 800463a:	bc90      	pop	{r4, r7}
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	08009c30 	.word	0x08009c30
 8004644:	08009c40 	.word	0x08009c40
 8004648:	40021000 	.word	0x40021000
 800464c:	007a1200 	.word	0x007a1200
 8004650:	003d0900 	.word	0x003d0900

08004654 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004658:	4b02      	ldr	r3, [pc, #8]	; (8004664 <HAL_RCC_GetHCLKFreq+0x10>)
 800465a:	681b      	ldr	r3, [r3, #0]
}
 800465c:	4618      	mov	r0, r3
 800465e:	46bd      	mov	sp, r7
 8004660:	bc80      	pop	{r7}
 8004662:	4770      	bx	lr
 8004664:	2000000c 	.word	0x2000000c

08004668 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800466c:	f7ff fff2 	bl	8004654 <HAL_RCC_GetHCLKFreq>
 8004670:	4601      	mov	r1, r0
 8004672:	4b05      	ldr	r3, [pc, #20]	; (8004688 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	0a1b      	lsrs	r3, r3, #8
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	4a03      	ldr	r2, [pc, #12]	; (800468c <HAL_RCC_GetPCLK1Freq+0x24>)
 800467e:	5cd3      	ldrb	r3, [r2, r3]
 8004680:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004684:	4618      	mov	r0, r3
 8004686:	bd80      	pop	{r7, pc}
 8004688:	40021000 	.word	0x40021000
 800468c:	08009c68 	.word	0x08009c68

08004690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004694:	f7ff ffde 	bl	8004654 <HAL_RCC_GetHCLKFreq>
 8004698:	4601      	mov	r1, r0
 800469a:	4b05      	ldr	r3, [pc, #20]	; (80046b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	0adb      	lsrs	r3, r3, #11
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	4a03      	ldr	r2, [pc, #12]	; (80046b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046a6:	5cd3      	ldrb	r3, [r2, r3]
 80046a8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80046ac:	4618      	mov	r0, r3
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40021000 	.word	0x40021000
 80046b4:	08009c68 	.word	0x08009c68

080046b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80046c0:	4b0a      	ldr	r3, [pc, #40]	; (80046ec <RCC_Delay+0x34>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a0a      	ldr	r2, [pc, #40]	; (80046f0 <RCC_Delay+0x38>)
 80046c6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ca:	0a5b      	lsrs	r3, r3, #9
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80046d4:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	1e5a      	subs	r2, r3, #1
 80046da:	60fa      	str	r2, [r7, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1f9      	bne.n	80046d4 <RCC_Delay+0x1c>
}
 80046e0:	bf00      	nop
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bc80      	pop	{r7}
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	2000000c 	.word	0x2000000c
 80046f0:	10624dd3 	.word	0x10624dd3

080046f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80046fc:	2300      	movs	r3, #0
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d07d      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004710:	2300      	movs	r3, #0
 8004712:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004714:	4b4f      	ldr	r3, [pc, #316]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004716:	69db      	ldr	r3, [r3, #28]
 8004718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10d      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004720:	4b4c      	ldr	r3, [pc, #304]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	4a4b      	ldr	r2, [pc, #300]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800472a:	61d3      	str	r3, [r2, #28]
 800472c:	4b49      	ldr	r3, [pc, #292]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004734:	60bb      	str	r3, [r7, #8]
 8004736:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004738:	2301      	movs	r3, #1
 800473a:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473c:	4b46      	ldr	r3, [pc, #280]	; (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004744:	2b00      	cmp	r3, #0
 8004746:	d118      	bne.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004748:	4b43      	ldr	r3, [pc, #268]	; (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a42      	ldr	r2, [pc, #264]	; (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800474e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004752:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004754:	f7fd feae 	bl	80024b4 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475a:	e008      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475c:	f7fd feaa 	bl	80024b4 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b64      	cmp	r3, #100	; 0x64
 8004768:	d901      	bls.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e06d      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476e:	4b3a      	ldr	r3, [pc, #232]	; (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f0      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800477a:	4b36      	ldr	r3, [pc, #216]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004782:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d02e      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	429a      	cmp	r2, r3
 8004796:	d027      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004798:	4b2e      	ldr	r3, [pc, #184]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047a2:	4b2e      	ldr	r3, [pc, #184]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047a8:	4b2c      	ldr	r3, [pc, #176]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80047ae:	4a29      	ldr	r2, [pc, #164]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d014      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047be:	f7fd fe79 	bl	80024b4 <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c4:	e00a      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c6:	f7fd fe75 	bl	80024b4 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d901      	bls.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e036      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047dc:	4b1d      	ldr	r3, [pc, #116]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0ee      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80047e8:	4b1a      	ldr	r3, [pc, #104]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4917      	ldr	r1, [pc, #92]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047fa:	7dfb      	ldrb	r3, [r7, #23]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d105      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004800:	4b14      	ldr	r3, [pc, #80]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	4a13      	ldr	r2, [pc, #76]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004806:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800480a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004818:	4b0e      	ldr	r3, [pc, #56]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	490b      	ldr	r1, [pc, #44]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004826:	4313      	orrs	r3, r2
 8004828:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0310 	and.w	r3, r3, #16
 8004832:	2b00      	cmp	r3, #0
 8004834:	d008      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004836:	4b07      	ldr	r3, [pc, #28]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	4904      	ldr	r1, [pc, #16]	; (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004844:	4313      	orrs	r3, r2
 8004846:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3718      	adds	r7, #24
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40021000 	.word	0x40021000
 8004858:	40007000 	.word	0x40007000
 800485c:	42420440 	.word	0x42420440

08004860 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004860:	b590      	push	{r4, r7, lr}
 8004862:	b08d      	sub	sp, #52	; 0x34
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004868:	4b57      	ldr	r3, [pc, #348]	; (80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800486a:	f107 040c 	add.w	r4, r7, #12
 800486e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004870:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004874:	4b55      	ldr	r3, [pc, #340]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8004876:	881b      	ldrh	r3, [r3, #0]
 8004878:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800487a:	2300      	movs	r3, #0
 800487c:	627b      	str	r3, [r7, #36]	; 0x24
 800487e:	2300      	movs	r3, #0
 8004880:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004882:	2300      	movs	r3, #0
 8004884:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004886:	2300      	movs	r3, #0
 8004888:	61fb      	str	r3, [r7, #28]
 800488a:	2300      	movs	r3, #0
 800488c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b02      	cmp	r3, #2
 8004892:	f000 8084 	beq.w	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004896:	2b10      	cmp	r3, #16
 8004898:	d002      	beq.n	80048a0 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 800489a:	2b01      	cmp	r3, #1
 800489c:	d049      	beq.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
  default: 
    {
      break;
 800489e:	e08d      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->CFGR;
 80048a0:	4b4b      	ldr	r3, [pc, #300]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 80048a6:	4b4a      	ldr	r3, [pc, #296]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f000 8083 	beq.w	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	0c9b      	lsrs	r3, r3, #18
 80048b8:	f003 030f 	and.w	r3, r3, #15
 80048bc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80048c0:	4413      	add	r3, r2
 80048c2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80048c6:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d018      	beq.n	8004904 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048d2:	4b3f      	ldr	r3, [pc, #252]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	0c5b      	lsrs	r3, r3, #17
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80048e0:	4413      	add	r3, r2
 80048e2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80048e6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00d      	beq.n	800490e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80048f2:	4a38      	ldr	r2, [pc, #224]	; (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80048f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80048fa:	6a3b      	ldr	r3, [r7, #32]
 80048fc:	fb02 f303 	mul.w	r3, r2, r3
 8004900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004902:	e004      	b.n	800490e <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	4a34      	ldr	r2, [pc, #208]	; (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800490e:	4b30      	ldr	r3, [pc, #192]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004916:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800491a:	d102      	bne.n	8004922 <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
          frequency = pllclk;
 800491c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800491e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004920:	e04b      	b.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
          frequency = (pllclk * 2) / 3;
 8004922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	4a2d      	ldr	r2, [pc, #180]	; (80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004928:	fba2 2303 	umull	r2, r3, r2, r3
 800492c:	085b      	lsrs	r3, r3, #1
 800492e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004930:	e043      	b.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      temp_reg = RCC->BDCR;
 8004932:	4b27      	ldr	r3, [pc, #156]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800493e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004942:	d108      	bne.n	8004956 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d003      	beq.n	8004956 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
        frequency = LSE_VALUE;
 800494e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004952:	62bb      	str	r3, [r7, #40]	; 0x28
 8004954:	e022      	b.n	800499c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800495c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004960:	d109      	bne.n	8004976 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
 8004962:	4b1b      	ldr	r3, [pc, #108]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        frequency = LSI_VALUE;
 800496e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004972:	62bb      	str	r3, [r7, #40]	; 0x28
 8004974:	e012      	b.n	800499c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800497c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004980:	d109      	bne.n	8004996 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 8004982:	4b13      	ldr	r3, [pc, #76]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <HAL_RCCEx_GetPeriphCLKFreq+0x136>
        frequency = HSE_VALUE / 128U;
 800498e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004992:	62bb      	str	r3, [r7, #40]	; 0x28
 8004994:	e002      	b.n	800499c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = 0U;
 8004996:	2300      	movs	r3, #0
 8004998:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800499a:	e00f      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 800499c:	e00e      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800499e:	f7ff fe77 	bl	8004690 <HAL_RCC_GetPCLK2Freq>
 80049a2:	4602      	mov	r2, r0
 80049a4:	4b0a      	ldr	r3, [pc, #40]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	0b9b      	lsrs	r3, r3, #14
 80049aa:	f003 0303 	and.w	r3, r3, #3
 80049ae:	3301      	adds	r3, #1
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80049b8:	e000      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      break;
 80049ba:	bf00      	nop
    }
  }
  return(frequency);
 80049bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3734      	adds	r7, #52	; 0x34
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd90      	pop	{r4, r7, pc}
 80049c6:	bf00      	nop
 80049c8:	08009c44 	.word	0x08009c44
 80049cc:	08009c54 	.word	0x08009c54
 80049d0:	40021000 	.word	0x40021000
 80049d4:	007a1200 	.word	0x007a1200
 80049d8:	003d0900 	.word	0x003d0900
 80049dc:	aaaaaaab 	.word	0xaaaaaaab

080049e0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e084      	b.n	8004b00 <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	7c5b      	ldrb	r3, [r3, #17]
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d105      	bne.n	8004a0c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7fd f82a 	bl	8001a60 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f9c8 	bl	8004da8 <HAL_RTC_WaitForSynchro>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d004      	beq.n	8004a28 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2204      	movs	r2, #4
 8004a22:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e06b      	b.n	8004b00 <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fa81 	bl	8004f30 <RTC_EnterInitMode>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d004      	beq.n	8004a3e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2204      	movs	r2, #4
 8004a38:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e060      	b.n	8004b00 <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 0207 	bic.w	r2, r2, #7
 8004a4c:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d005      	beq.n	8004a62 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004a56:	4b2c      	ldr	r3, [pc, #176]	; (8004b08 <HAL_RTC_Init+0x128>)
 8004a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5a:	4a2b      	ldr	r2, [pc, #172]	; (8004b08 <HAL_RTC_Init+0x128>)
 8004a5c:	f023 0301 	bic.w	r3, r3, #1
 8004a60:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004a62:	4b29      	ldr	r3, [pc, #164]	; (8004b08 <HAL_RTC_Init+0x128>)
 8004a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a66:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	4926      	ldr	r1, [pc, #152]	; (8004b08 <HAL_RTC_Init+0x128>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a7c:	d003      	beq.n	8004a86 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	e00e      	b.n	8004aa4 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004a86:	2001      	movs	r0, #1
 8004a88:	f7ff feea 	bl	8004860 <HAL_RCCEx_GetPeriphCLKFreq>
 8004a8c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d104      	bne.n	8004a9e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2204      	movs	r2, #4
 8004a98:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e030      	b.n	8004b00 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f023 010f 	bic.w	r1, r3, #15
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	0c1a      	lsrs	r2, r3, #16
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	0c1b      	lsrs	r3, r3, #16
 8004ac2:	041b      	lsls	r3, r3, #16
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	b291      	uxth	r1, r2
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6812      	ldr	r2, [r2, #0]
 8004acc:	430b      	orrs	r3, r1
 8004ace:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fa55 	bl	8004f80 <RTC_ExitInitMode>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d004      	beq.n	8004ae6 <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2204      	movs	r2, #4
 8004ae0:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e00c      	b.n	8004b00 <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 8004afe:	2300      	movs	r3, #0
  }
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3710      	adds	r7, #16
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40006c00 	.word	0x40006c00

08004b0c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004b0c:	b590      	push	{r4, r7, lr}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	613b      	str	r3, [r7, #16]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sTime == NULL))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d002      	beq.n	8004b2c <HAL_RTC_SetTime+0x20>
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_RTC_SetTime+0x24>
  {
     return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e080      	b.n	8004c32 <HAL_RTC_SetTime+0x126>
  
 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	7c1b      	ldrb	r3, [r3, #16]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d101      	bne.n	8004b3c <HAL_RTC_SetTime+0x30>
 8004b38:	2302      	movs	r3, #2
 8004b3a:	e07a      	b.n	8004c32 <HAL_RTC_SetTime+0x126>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2202      	movs	r2, #2
 8004b46:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d113      	bne.n	8004b76 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004b58:	fb03 f202 	mul.w	r2, r3, r2
                        ((uint32_t)sTime->Minutes * 60U) + \
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	785b      	ldrb	r3, [r3, #1]
 8004b60:	4619      	mov	r1, r3
 8004b62:	460b      	mov	r3, r1
 8004b64:	011b      	lsls	r3, r3, #4
 8004b66:	1a5b      	subs	r3, r3, r1
 8004b68:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004b6a:	4413      	add	r3, r2
                        ((uint32_t)sTime->Seconds));  
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004b70:	4413      	add	r3, r2
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	e01e      	b.n	8004bb4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 fa28 	bl	8004fd0 <RTC_Bcd2ToByte>
 8004b80:	4603      	mov	r3, r0
 8004b82:	461a      	mov	r2, r3
 8004b84:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004b88:	fb03 f402 	mul.w	r4, r3, r2
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	785b      	ldrb	r3, [r3, #1]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fa1d 	bl	8004fd0 <RTC_Bcd2ToByte>
 8004b96:	4603      	mov	r3, r0
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	011b      	lsls	r3, r3, #4
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004ba2:	441c      	add	r4, r3
              ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));   
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	789b      	ldrb	r3, [r3, #2]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 fa11 	bl	8004fd0 <RTC_Bcd2ToByte>
 8004bae:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004bb0:	4423      	add	r3, r4
 8004bb2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004bb4:	6979      	ldr	r1, [r7, #20]
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 f953 	bl	8004e62 <RTC_WriteTimeCounter>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d007      	beq.n	8004bd2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2204      	movs	r2, #4
 8004bc6:	745a      	strb	r2, [r3, #17]
    
    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	741a      	strb	r2, [r3, #16]
    
    return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e02f      	b.n	8004c32 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0205 	bic.w	r2, r2, #5
 8004be0:	605a      	str	r2, [r3, #4]
    
    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004be2:	68f8      	ldr	r0, [r7, #12]
 8004be4:	f000 f964 	bl	8004eb0 <RTC_ReadAlarmCounter>
 8004be8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bf0:	d018      	beq.n	8004c24 <HAL_RTC_SetTime+0x118>
    {
      if(counter_alarm < counter_time)
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d214      	bcs.n	8004c24 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004c00:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004c04:	613b      	str	r3, [r7, #16]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004c06:	6939      	ldr	r1, [r7, #16]
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 f96a 	bl	8004ee2 <RTC_WriteAlarmCounter>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d007      	beq.n	8004c24 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2204      	movs	r2, #4
 8004c18:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e006      	b.n	8004c32 <HAL_RTC_SetTime+0x126>
        }
      }
    }
    
    hrtc->State = HAL_RTC_STATE_READY;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2201      	movs	r2, #1
 8004c28:	745a      	strb	r2, [r3, #17]
  
   __HAL_UNLOCK(hrtc); 
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	741a      	strb	r2, [r3, #16]
     
   return HAL_OK;
 8004c30:	2300      	movs	r3, #0
  }
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd90      	pop	{r4, r7, pc}
	...

08004c3c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b088      	sub	sp, #32
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	61fb      	str	r3, [r7, #28]
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61bb      	str	r3, [r7, #24]
 8004c50:	2300      	movs	r3, #0
 8004c52:	617b      	str	r3, [r7, #20]
  
  /* Check input parameters */
  if((hrtc == NULL) || (sDate == NULL))
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d002      	beq.n	8004c60 <HAL_RTC_SetDate+0x24>
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <HAL_RTC_SetDate+0x28>
  {
     return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e097      	b.n	8004d94 <HAL_RTC_SetDate+0x158>
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  
 /* Process Locked */ 
 __HAL_LOCK(hrtc);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	7c1b      	ldrb	r3, [r3, #16]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d101      	bne.n	8004c70 <HAL_RTC_SetDate+0x34>
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e091      	b.n	8004d94 <HAL_RTC_SetDate+0x158>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2201      	movs	r2, #1
 8004c74:	741a      	strb	r2, [r3, #16]
  
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2202      	movs	r2, #2
 8004c7a:	745a      	strb	r2, [r3, #17]
  
  if(Format == RTC_FORMAT_BIN)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10c      	bne.n	8004c9c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date)); 

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	78da      	ldrb	r2, [r3, #3]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	785a      	ldrb	r2, [r3, #1]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	789a      	ldrb	r2, [r3, #2]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	739a      	strb	r2, [r3, #14]
 8004c9a:	e01a      	b.n	8004cd2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
    
    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	78db      	ldrb	r3, [r3, #3]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f000 f995 	bl	8004fd0 <RTC_Bcd2ToByte>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	461a      	mov	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	785b      	ldrb	r3, [r3, #1]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 f98c 	bl	8004fd0 <RTC_Bcd2ToByte>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	461a      	mov	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	789b      	ldrb	r3, [r3, #2]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f000 f983 	bl	8004fd0 <RTC_Bcd2ToByte>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	461a      	mov	r2, r3
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	7bdb      	ldrb	r3, [r3, #15]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	7b59      	ldrb	r1, [r3, #13]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	7b9b      	ldrb	r3, [r3, #14]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	f000 f993 	bl	800500c <RTC_WeekDayNum>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	461a      	mov	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	7b1a      	ldrb	r2, [r3, #12]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 f883 	bl	8004e02 <RTC_ReadTimeCounter>
 8004cfc:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	4a26      	ldr	r2, [pc, #152]	; (8004d9c <HAL_RTC_SetDate+0x160>)
 8004d02:	fba2 2303 	umull	r2, r3, r2, r3
 8004d06:	0adb      	lsrs	r3, r3, #11
 8004d08:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2b18      	cmp	r3, #24
 8004d0e:	d93a      	bls.n	8004d86 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	4a23      	ldr	r2, [pc, #140]	; (8004da0 <HAL_RTC_SetDate+0x164>)
 8004d14:	fba2 2303 	umull	r2, r3, r2, r3
 8004d18:	091b      	lsrs	r3, r3, #4
 8004d1a:	4a22      	ldr	r2, [pc, #136]	; (8004da4 <HAL_RTC_SetDate+0x168>)
 8004d1c:	fb02 f303 	mul.w	r3, r2, r3
 8004d20:	69fa      	ldr	r2, [r7, #28]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004d26:	69f9      	ldr	r1, [r7, #28]
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 f89a 	bl	8004e62 <RTC_WriteTimeCounter>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d007      	beq.n	8004d44 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2204      	movs	r2, #4
 8004d38:	745a      	strb	r2, [r3, #17]
      
      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	741a      	strb	r2, [r3, #16]
      
      return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e027      	b.n	8004d94 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 f8b3 	bl	8004eb0 <RTC_ReadAlarmCounter>
 8004d4a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d52:	d018      	beq.n	8004d86 <HAL_RTC_SetDate+0x14a>
    {
      if(counter_alarm < counter_time)
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d214      	bcs.n	8004d86 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004d62:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004d66:	61bb      	str	r3, [r7, #24]
        
        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004d68:	69b9      	ldr	r1, [r7, #24]
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 f8b9 	bl	8004ee2 <RTC_WriteAlarmCounter>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d007      	beq.n	8004d86 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2204      	movs	r2, #4
 8004d7a:	745a      	strb	r2, [r3, #17]
          
          /* Process Unlocked */ 
          __HAL_UNLOCK(hrtc);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	741a      	strb	r2, [r3, #16]
          
          return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e006      	b.n	8004d94 <HAL_RTC_SetDate+0x158>
    }
    

  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	745a      	strb	r2, [r3, #17]
  
  /* Process Unlocked */ 
  __HAL_UNLOCK(hrtc);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;    
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3720      	adds	r7, #32
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	91a2b3c5 	.word	0x91a2b3c5
 8004da0:	aaaaaaab 	.word	0xaaaaaaab
 8004da4:	00015180 	.word	0x00015180

08004da8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e01d      	b.n	8004dfa <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f022 0208 	bic.w	r2, r2, #8
 8004dcc:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8004dce:	f7fd fb71 	bl	80024b4 <HAL_GetTick>
 8004dd2:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004dd4:	e009      	b.n	8004dea <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8004dd6:	f7fd fb6d 	bl	80024b4 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004de4:	d901      	bls.n	8004dea <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e007      	b.n	8004dfa <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f003 0308 	and.w	r3, r3, #8
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0ee      	beq.n	8004dd6 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef* hrtc)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b087      	sub	sp, #28
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	827b      	strh	r3, [r7, #18]
 8004e0e:	2300      	movs	r3, #0
 8004e10:	823b      	strh	r3, [r7, #16]
 8004e12:	2300      	movs	r3, #0
 8004e14:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8004e16:	2300      	movs	r3, #0
 8004e18:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	699b      	ldr	r3, [r3, #24]
 8004e20:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004e32:	8a7a      	ldrh	r2, [r7, #18]
 8004e34:	8a3b      	ldrh	r3, [r7, #16]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d008      	beq.n	8004e4c <RTC_ReadTimeCounter+0x4a>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004e3a:	8a3b      	ldrh	r3, [r7, #16]
 8004e3c:	041a      	lsls	r2, r3, #16
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69db      	ldr	r3, [r3, #28]
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	4313      	orrs	r3, r2
 8004e48:	617b      	str	r3, [r7, #20]
 8004e4a:	e004      	b.n	8004e56 <RTC_ReadTimeCounter+0x54>
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004e4c:	8a7b      	ldrh	r3, [r7, #18]
 8004e4e:	041a      	lsls	r2, r3, #16
 8004e50:	89fb      	ldrh	r3, [r7, #14]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8004e56:	697b      	ldr	r3, [r7, #20]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	371c      	adds	r7, #28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bc80      	pop	{r7}
 8004e60:	4770      	bx	lr

08004e62 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef* hrtc, uint32_t TimeCounter)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b084      	sub	sp, #16
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 f85d 	bl	8004f30 <RTC_EnterInitMode>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d002      	beq.n	8004e82 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	73fb      	strb	r3, [r7, #15]
 8004e80:	e011      	b.n	8004ea6 <RTC_WriteTimeCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	0c12      	lsrs	r2, r2, #16
 8004e8a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	683a      	ldr	r2, [r7, #0]
 8004e92:	b292      	uxth	r2, r2
 8004e94:	61da      	str	r2, [r3, #28]
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f872 	bl	8004f80 <RTC_ExitInitMode>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <RTC_WriteTimeCounter+0x44>
    {       
      status = HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef* hrtc)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	81fb      	strh	r3, [r7, #14]
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
 8004ec6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ece:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004ed0:	89fb      	ldrh	r3, [r7, #14]
 8004ed2:	041a      	lsls	r2, r3, #16
 8004ed4:	89bb      	ldrh	r3, [r7, #12]
 8004ed6:	4313      	orrs	r3, r2
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bc80      	pop	{r7}
 8004ee0:	4770      	bx	lr

08004ee2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef* hrtc, uint32_t AlarmCounter)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b084      	sub	sp, #16
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	73fb      	strb	r3, [r7, #15]
  
  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 f81d 	bl	8004f30 <RTC_EnterInitMode>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	73fb      	strb	r3, [r7, #15]
 8004f00:	e011      	b.n	8004f26 <RTC_WriteAlarmCounter+0x44>
  } 
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	0c12      	lsrs	r2, r2, #16
 8004f0a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	b292      	uxth	r2, r2
 8004f14:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f832 	bl	8004f80 <RTC_ExitInitMode>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <RTC_WriteAlarmCounter+0x44>
    {       
      status = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8004f3c:	f7fd faba 	bl	80024b4 <HAL_GetTick>
 8004f40:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004f42:	e009      	b.n	8004f58 <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004f44:	f7fd fab6 	bl	80024b4 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f52:	d901      	bls.n	8004f58 <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e00f      	b.n	8004f78 <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f003 0320 	and.w	r3, r3, #32
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d0ee      	beq.n	8004f44 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f042 0210 	orr.w	r2, r2, #16
 8004f74:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	3710      	adds	r7, #16
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f88:	2300      	movs	r3, #0
 8004f8a:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0210 	bic.w	r2, r2, #16
 8004f9a:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8004f9c:	f7fd fa8a 	bl	80024b4 <HAL_GetTick>
 8004fa0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004fa2:	e009      	b.n	8004fb8 <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004fa4:	f7fd fa86 	bl	80024b4 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fb2:	d901      	bls.n	8004fb8 <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e007      	b.n	8004fc8 <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f003 0320 	and.w	r3, r3, #32
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0ee      	beq.n	8004fa4 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004fde:	79fb      	ldrb	r3, [r7, #7]
 8004fe0:	091b      	lsrs	r3, r3, #4
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004ff0:	79fb      	ldrb	r3, [r7, #7]
 8004ff2:	f003 030f 	and.w	r3, r3, #15
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	4413      	add	r3, r2
 8004ffe:	b2db      	uxtb	r3, r3
}
 8005000:	4618      	mov	r0, r3
 8005002:	3714      	adds	r7, #20
 8005004:	46bd      	mov	sp, r7
 8005006:	bc80      	pop	{r7}
 8005008:	4770      	bx	lr
	...

0800500c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	460b      	mov	r3, r1
 8005016:	70fb      	strb	r3, [r7, #3]
 8005018:	4613      	mov	r3, r2
 800501a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800501c:	2300      	movs	r3, #0
 800501e:	60bb      	str	r3, [r7, #8]
 8005020:	2300      	movs	r3, #0
 8005022:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800502a:	60bb      	str	r3, [r7, #8]
  
  if(nMonth < 3U)
 800502c:	78fb      	ldrb	r3, [r7, #3]
 800502e:	2b02      	cmp	r3, #2
 8005030:	d82d      	bhi.n	800508e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + ((year-1U)/4U) - ((year-1U)/100U) + ((year-1U)/400U)) % 7U;
 8005032:	78fa      	ldrb	r2, [r7, #3]
 8005034:	4613      	mov	r3, r2
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	4413      	add	r3, r2
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	1a9b      	subs	r3, r3, r2
 800503e:	4a2c      	ldr	r2, [pc, #176]	; (80050f0 <RTC_WeekDayNum+0xe4>)
 8005040:	fba2 2303 	umull	r2, r3, r2, r3
 8005044:	085a      	lsrs	r2, r3, #1
 8005046:	78bb      	ldrb	r3, [r7, #2]
 8005048:	441a      	add	r2, r3
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	441a      	add	r2, r3
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	3b01      	subs	r3, #1
 8005052:	089b      	lsrs	r3, r3, #2
 8005054:	441a      	add	r2, r3
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	3b01      	subs	r3, #1
 800505a:	4926      	ldr	r1, [pc, #152]	; (80050f4 <RTC_WeekDayNum+0xe8>)
 800505c:	fba1 1303 	umull	r1, r3, r1, r3
 8005060:	095b      	lsrs	r3, r3, #5
 8005062:	1ad2      	subs	r2, r2, r3
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	3b01      	subs	r3, #1
 8005068:	4922      	ldr	r1, [pc, #136]	; (80050f4 <RTC_WeekDayNum+0xe8>)
 800506a:	fba1 1303 	umull	r1, r3, r1, r3
 800506e:	09db      	lsrs	r3, r3, #7
 8005070:	4413      	add	r3, r2
 8005072:	1d1a      	adds	r2, r3, #4
 8005074:	4b20      	ldr	r3, [pc, #128]	; (80050f8 <RTC_WeekDayNum+0xec>)
 8005076:	fba3 1302 	umull	r1, r3, r3, r2
 800507a:	1ad1      	subs	r1, r2, r3
 800507c:	0849      	lsrs	r1, r1, #1
 800507e:	440b      	add	r3, r1
 8005080:	0899      	lsrs	r1, r3, #2
 8005082:	460b      	mov	r3, r1
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	1a5b      	subs	r3, r3, r1
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	60fb      	str	r3, [r7, #12]
 800508c:	e029      	b.n	80050e2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth)/9U) + nDay + 4U + year + (year/4U) - (year/100U) + (year/400U) - 2U ) % 7U; 
 800508e:	78fa      	ldrb	r2, [r7, #3]
 8005090:	4613      	mov	r3, r2
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	4413      	add	r3, r2
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	1a9b      	subs	r3, r3, r2
 800509a:	4a15      	ldr	r2, [pc, #84]	; (80050f0 <RTC_WeekDayNum+0xe4>)
 800509c:	fba2 2303 	umull	r2, r3, r2, r3
 80050a0:	085a      	lsrs	r2, r3, #1
 80050a2:	78bb      	ldrb	r3, [r7, #2]
 80050a4:	441a      	add	r2, r3
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	441a      	add	r2, r3
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	089b      	lsrs	r3, r3, #2
 80050ae:	441a      	add	r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	4910      	ldr	r1, [pc, #64]	; (80050f4 <RTC_WeekDayNum+0xe8>)
 80050b4:	fba1 1303 	umull	r1, r3, r1, r3
 80050b8:	095b      	lsrs	r3, r3, #5
 80050ba:	1ad2      	subs	r2, r2, r3
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	490d      	ldr	r1, [pc, #52]	; (80050f4 <RTC_WeekDayNum+0xe8>)
 80050c0:	fba1 1303 	umull	r1, r3, r1, r3
 80050c4:	09db      	lsrs	r3, r3, #7
 80050c6:	4413      	add	r3, r2
 80050c8:	1c9a      	adds	r2, r3, #2
 80050ca:	4b0b      	ldr	r3, [pc, #44]	; (80050f8 <RTC_WeekDayNum+0xec>)
 80050cc:	fba3 1302 	umull	r1, r3, r3, r2
 80050d0:	1ad1      	subs	r1, r2, r3
 80050d2:	0849      	lsrs	r1, r1, #1
 80050d4:	440b      	add	r3, r1
 80050d6:	0899      	lsrs	r1, r3, #2
 80050d8:	460b      	mov	r3, r1
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	1a5b      	subs	r3, r3, r1
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	b2db      	uxtb	r3, r3
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3714      	adds	r7, #20
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bc80      	pop	{r7}
 80050ee:	4770      	bx	lr
 80050f0:	38e38e39 	.word	0x38e38e39
 80050f4:	51eb851f 	.word	0x51eb851f
 80050f8:	24924925 	.word	0x24924925

080050fc <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b087      	sub	sp, #28
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 800510c:	4b07      	ldr	r3, [pc, #28]	; (800512c <HAL_RTCEx_BKUPWrite+0x30>)
 800510e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	4413      	add	r3, r2
 8005118:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	b292      	uxth	r2, r2
 8005120:	601a      	str	r2, [r3, #0]
}
 8005122:	bf00      	nop
 8005124:	371c      	adds	r7, #28
 8005126:	46bd      	mov	sp, r7
 8005128:	bc80      	pop	{r7}
 800512a:	4770      	bx	lr
 800512c:	40006c00 	.word	0x40006c00

08005130 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8005142:	4b08      	ldr	r3, [pc, #32]	; (8005164 <HAL_RTCEx_BKUPRead+0x34>)
 8005144:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	4413      	add	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	b29b      	uxth	r3, r3
 8005156:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8005158:	68bb      	ldr	r3, [r7, #8]
}
 800515a:	4618      	mov	r0, r3
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	bc80      	pop	{r7}
 8005162:	4770      	bx	lr
 8005164:	40006c00 	.word	0x40006c00

08005168 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e01d      	b.n	80051b6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d106      	bne.n	8005194 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7fc fdf8 	bl	8001d84 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	3304      	adds	r3, #4
 80051a4:	4619      	mov	r1, r3
 80051a6:	4610      	mov	r0, r2
 80051a8:	f000 f8f8 	bl	800539c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
	...

080051c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2201      	movs	r2, #1
 80051d0:	6839      	ldr	r1, [r7, #0]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fae8 	bl	80057a8 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a0b      	ldr	r2, [pc, #44]	; (800520c <HAL_TIM_PWM_Start+0x4c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d107      	bne.n	80051f2 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f042 0201 	orr.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3708      	adds	r7, #8
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	40012c00 	.word	0x40012c00

08005210 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005222:	2b01      	cmp	r3, #1
 8005224:	d101      	bne.n	800522a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005226:	2302      	movs	r3, #2
 8005228:	e0b4      	b.n	8005394 <HAL_TIM_PWM_ConfigChannel+0x184>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2202      	movs	r2, #2
 8005236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2b0c      	cmp	r3, #12
 800523e:	f200 809f 	bhi.w	8005380 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005242:	a201      	add	r2, pc, #4	; (adr r2, 8005248 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005248:	0800527d 	.word	0x0800527d
 800524c:	08005381 	.word	0x08005381
 8005250:	08005381 	.word	0x08005381
 8005254:	08005381 	.word	0x08005381
 8005258:	080052bd 	.word	0x080052bd
 800525c:	08005381 	.word	0x08005381
 8005260:	08005381 	.word	0x08005381
 8005264:	08005381 	.word	0x08005381
 8005268:	080052ff 	.word	0x080052ff
 800526c:	08005381 	.word	0x08005381
 8005270:	08005381 	.word	0x08005381
 8005274:	08005381 	.word	0x08005381
 8005278:	0800533f 	.word	0x0800533f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68b9      	ldr	r1, [r7, #8]
 8005282:	4618      	mov	r0, r3
 8005284:	f000 f8f0 	bl	8005468 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	699a      	ldr	r2, [r3, #24]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f042 0208 	orr.w	r2, r2, #8
 8005296:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	699a      	ldr	r2, [r3, #24]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0204 	bic.w	r2, r2, #4
 80052a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6999      	ldr	r1, [r3, #24]
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	691a      	ldr	r2, [r3, #16]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	619a      	str	r2, [r3, #24]
    }
    break;
 80052ba:	e062      	b.n	8005382 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68b9      	ldr	r1, [r7, #8]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 f93c 	bl	8005540 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699a      	ldr	r2, [r3, #24]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699a      	ldr	r2, [r3, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6999      	ldr	r1, [r3, #24]
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	021a      	lsls	r2, r3, #8
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	619a      	str	r2, [r3, #24]
    }
    break;
 80052fc:	e041      	b.n	8005382 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68b9      	ldr	r1, [r7, #8]
 8005304:	4618      	mov	r0, r3
 8005306:	f000 f98b 	bl	8005620 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	69da      	ldr	r2, [r3, #28]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f042 0208 	orr.w	r2, r2, #8
 8005318:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	69da      	ldr	r2, [r3, #28]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0204 	bic.w	r2, r2, #4
 8005328:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	69d9      	ldr	r1, [r3, #28]
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	691a      	ldr	r2, [r3, #16]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	430a      	orrs	r2, r1
 800533a:	61da      	str	r2, [r3, #28]
    }
    break;
 800533c:	e021      	b.n	8005382 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68b9      	ldr	r1, [r7, #8]
 8005344:	4618      	mov	r0, r3
 8005346:	f000 f9db 	bl	8005700 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	69da      	ldr	r2, [r3, #28]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005358:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	69da      	ldr	r2, [r3, #28]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005368:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	69d9      	ldr	r1, [r3, #28]
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	021a      	lsls	r2, r3, #8
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	61da      	str	r2, [r3, #28]
    }
    break;
 800537e:	e000      	b.n	8005382 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8005380:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2201      	movs	r2, #1
 8005386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3710      	adds	r7, #16
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80053a6:	2300      	movs	r3, #0
 80053a8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a2a      	ldr	r2, [pc, #168]	; (800545c <TIM_Base_SetConfig+0xc0>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d00b      	beq.n	80053d0 <TIM_Base_SetConfig+0x34>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053be:	d007      	beq.n	80053d0 <TIM_Base_SetConfig+0x34>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a27      	ldr	r2, [pc, #156]	; (8005460 <TIM_Base_SetConfig+0xc4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d003      	beq.n	80053d0 <TIM_Base_SetConfig+0x34>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a26      	ldr	r2, [pc, #152]	; (8005464 <TIM_Base_SetConfig+0xc8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d108      	bne.n	80053e2 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	4313      	orrs	r3, r2
 80053e0:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a1d      	ldr	r2, [pc, #116]	; (800545c <TIM_Base_SetConfig+0xc0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d00b      	beq.n	8005402 <TIM_Base_SetConfig+0x66>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053f0:	d007      	beq.n	8005402 <TIM_Base_SetConfig+0x66>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a1a      	ldr	r2, [pc, #104]	; (8005460 <TIM_Base_SetConfig+0xc4>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d003      	beq.n	8005402 <TIM_Base_SetConfig+0x66>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a19      	ldr	r2, [pc, #100]	; (8005464 <TIM_Base_SetConfig+0xc8>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d108      	bne.n	8005414 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4313      	orrs	r3, r2
 8005412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800541a:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	689a      	ldr	r2, [r3, #8]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a07      	ldr	r2, [pc, #28]	; (800545c <TIM_Base_SetConfig+0xc0>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d103      	bne.n	800544c <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	691a      	ldr	r2, [r3, #16]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	615a      	str	r2, [r3, #20]
}
 8005452:	bf00      	nop
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	bc80      	pop	{r7}
 800545a:	4770      	bx	lr
 800545c:	40012c00 	.word	0x40012c00
 8005460:	40000400 	.word	0x40000400
 8005464:	40000800 	.word	0x40000800

08005468 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005472:	2300      	movs	r3, #0
 8005474:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005476:	2300      	movs	r3, #0
 8005478:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800547a:	2300      	movs	r3, #0
 800547c:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	f023 0201 	bic.w	r2, r3, #1
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f023 0303 	bic.w	r3, r3, #3
 80054aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	f023 0302 	bic.w	r3, r3, #2
 80054bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a1c      	ldr	r2, [pc, #112]	; (800553c <TIM_OC1_SetConfig+0xd4>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d10c      	bne.n	80054ea <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f023 0308 	bic.w	r3, r3, #8
 80054d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	4313      	orrs	r3, r2
 80054e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f023 0304 	bic.w	r3, r3, #4
 80054e8:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a13      	ldr	r2, [pc, #76]	; (800553c <TIM_OC1_SetConfig+0xd4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d111      	bne.n	8005516 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005500:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	4313      	orrs	r3, r2
 800550a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	4313      	orrs	r3, r2
 8005514:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685a      	ldr	r2, [r3, #4]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	621a      	str	r2, [r3, #32]
}
 8005530:	bf00      	nop
 8005532:	371c      	adds	r7, #28
 8005534:	46bd      	mov	sp, r7
 8005536:	bc80      	pop	{r7}
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	40012c00 	.word	0x40012c00

08005540 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800554a:	2300      	movs	r3, #0
 800554c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800554e:	2300      	movs	r3, #0
 8005550:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	f023 0210 	bic.w	r2, r3, #16
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800557a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005582:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	021b      	lsls	r3, r3, #8
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	4313      	orrs	r3, r2
 800558e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f023 0320 	bic.w	r3, r3, #32
 8005596:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	011b      	lsls	r3, r3, #4
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a1d      	ldr	r2, [pc, #116]	; (800561c <TIM_OC2_SetConfig+0xdc>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d10d      	bne.n	80055c8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	011b      	lsls	r3, r3, #4
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	4313      	orrs	r3, r2
 80055be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055c6:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a14      	ldr	r2, [pc, #80]	; (800561c <TIM_OC2_SetConfig+0xdc>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d113      	bne.n	80055f8 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80055de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	699b      	ldr	r3, [r3, #24]
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	685a      	ldr	r2, [r3, #4]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	621a      	str	r2, [r3, #32]
}
 8005612:	bf00      	nop
 8005614:	371c      	adds	r7, #28
 8005616:	46bd      	mov	sp, r7
 8005618:	bc80      	pop	{r7}
 800561a:	4770      	bx	lr
 800561c:	40012c00 	.word	0x40012c00

08005620 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800562a:	2300      	movs	r3, #0
 800562c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800562e:	2300      	movs	r3, #0
 8005630:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005632:	2300      	movs	r3, #0
 8005634:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a1b      	ldr	r3, [r3, #32]
 8005646:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	69db      	ldr	r3, [r3, #28]
 8005652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800565a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f023 0303 	bic.w	r3, r3, #3
 8005662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	4313      	orrs	r3, r2
 800566c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	021b      	lsls	r3, r3, #8
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	4313      	orrs	r3, r2
 8005680:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a1d      	ldr	r2, [pc, #116]	; (80056fc <TIM_OC3_SetConfig+0xdc>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d10d      	bne.n	80056a6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005690:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	021b      	lsls	r3, r3, #8
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	4313      	orrs	r3, r2
 800569c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056a4:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a14      	ldr	r2, [pc, #80]	; (80056fc <TIM_OC3_SetConfig+0xdc>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d113      	bne.n	80056d6 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	011b      	lsls	r3, r3, #4
 80056d0:	693a      	ldr	r2, [r7, #16]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	693a      	ldr	r2, [r7, #16]
 80056da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	621a      	str	r2, [r3, #32]
}
 80056f0:	bf00      	nop
 80056f2:	371c      	adds	r7, #28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bc80      	pop	{r7}
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	40012c00 	.word	0x40012c00

08005700 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800570e:	2300      	movs	r3, #0
 8005710:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69db      	ldr	r3, [r3, #28]
 8005732:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800573a:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005742:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	021b      	lsls	r3, r3, #8
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	4313      	orrs	r3, r2
 800574e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005756:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	031b      	lsls	r3, r3, #12
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4313      	orrs	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a0f      	ldr	r2, [pc, #60]	; (80057a4 <TIM_OC4_SetConfig+0xa4>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d109      	bne.n	8005780 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005772:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	695b      	ldr	r3, [r3, #20]
 8005778:	019b      	lsls	r3, r3, #6
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	4313      	orrs	r3, r2
 800577e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685a      	ldr	r2, [r3, #4]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	621a      	str	r2, [r3, #32]
}
 800579a:	bf00      	nop
 800579c:	371c      	adds	r7, #28
 800579e:	46bd      	mov	sp, r7
 80057a0:	bc80      	pop	{r7}
 80057a2:	4770      	bx	lr
 80057a4:	40012c00 	.word	0x40012c00

080057a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80057b8:	2201      	movs	r2, #1
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a1a      	ldr	r2, [r3, #32]
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	43db      	mvns	r3, r3
 80057ca:	401a      	ands	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6a1a      	ldr	r2, [r3, #32]
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	fa01 f303 	lsl.w	r3, r1, r3
 80057dc:	431a      	orrs	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	621a      	str	r2, [r3, #32]
}
 80057e2:	bf00      	nop
 80057e4:	371c      	adds	r7, #28
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bc80      	pop	{r7}
 80057ea:	4770      	bx	lr

080057ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d101      	bne.n	8005804 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005800:	2302      	movs	r3, #2
 8005802:	e032      	b.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2202      	movs	r2, #2
 8005810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005822:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6859      	ldr	r1, [r3, #4]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	689a      	ldr	r2, [r3, #8]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005844:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6899      	ldr	r1, [r3, #8]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	bc80      	pop	{r7}
 8005872:	4770      	bx	lr

08005874 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b082      	sub	sp, #8
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e03f      	b.n	8005906 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d106      	bne.n	80058a0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7fc fb22 	bl	8001ee4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2224      	movs	r2, #36	; 0x24
 80058a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058b6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fa5f 	bl	8005d7c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	691a      	ldr	r2, [r3, #16]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	695a      	ldr	r2, [r3, #20]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058dc:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68da      	ldr	r2, [r3, #12]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058ec:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3708      	adds	r7, #8
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
	...

08005910 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b088      	sub	sp, #32
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695b      	ldr	r3, [r3, #20]
 800592e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005930:	2300      	movs	r3, #0
 8005932:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005934:	2300      	movs	r3, #0
 8005936:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	f003 030f 	and.w	r3, r3, #15
 800593e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10d      	bne.n	8005962 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	f003 0320 	and.w	r3, r3, #32
 800594c:	2b00      	cmp	r3, #0
 800594e:	d008      	beq.n	8005962 <HAL_UART_IRQHandler+0x52>
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	f003 0320 	and.w	r3, r3, #32
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f98d 	bl	8005c7a <UART_Receive_IT>
      return;
 8005960:	e0cc      	b.n	8005afc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	2b00      	cmp	r3, #0
 8005966:	f000 80ab 	beq.w	8005ac0 <HAL_UART_IRQHandler+0x1b0>
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b00      	cmp	r3, #0
 8005972:	d105      	bne.n	8005980 <HAL_UART_IRQHandler+0x70>
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 80a0 	beq.w	8005ac0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00a      	beq.n	80059a0 <HAL_UART_IRQHandler+0x90>
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005990:	2b00      	cmp	r3, #0
 8005992:	d005      	beq.n	80059a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005998:	f043 0201 	orr.w	r2, r3, #1
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <HAL_UART_IRQHandler+0xb0>
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d005      	beq.n	80059c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b8:	f043 0202 	orr.w	r2, r3, #2
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d00a      	beq.n	80059e0 <HAL_UART_IRQHandler+0xd0>
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d005      	beq.n	80059e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d8:	f043 0204 	orr.w	r2, r3, #4
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	f003 0308 	and.w	r3, r3, #8
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00a      	beq.n	8005a00 <HAL_UART_IRQHandler+0xf0>
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d005      	beq.n	8005a00 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f8:	f043 0208 	orr.w	r2, r3, #8
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d078      	beq.n	8005afa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	f003 0320 	and.w	r3, r3, #32
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d007      	beq.n	8005a22 <HAL_UART_IRQHandler+0x112>
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	f003 0320 	and.w	r3, r3, #32
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d002      	beq.n	8005a22 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f92c 	bl	8005c7a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	695b      	ldr	r3, [r3, #20]
 8005a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	bf14      	ite	ne
 8005a30:	2301      	movne	r3, #1
 8005a32:	2300      	moveq	r3, #0
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d102      	bne.n	8005a4a <HAL_UART_IRQHandler+0x13a>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d031      	beq.n	8005aae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f877 	bl	8005b3e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d023      	beq.n	8005aa6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	695a      	ldr	r2, [r3, #20]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a6c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d013      	beq.n	8005a9e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a7a:	4a22      	ldr	r2, [pc, #136]	; (8005b04 <HAL_UART_IRQHandler+0x1f4>)
 8005a7c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a82:	4618      	mov	r0, r3
 8005a84:	f7fd faf2 	bl	800306c <HAL_DMA_Abort_IT>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d016      	beq.n	8005abc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a98:	4610      	mov	r0, r2
 8005a9a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a9c:	e00e      	b.n	8005abc <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f844 	bl	8005b2c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa4:	e00a      	b.n	8005abc <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f840 	bl	8005b2c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aac:	e006      	b.n	8005abc <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 f83c 	bl	8005b2c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005aba:	e01e      	b.n	8005afa <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005abc:	bf00      	nop
    return;
 8005abe:	e01c      	b.n	8005afa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d008      	beq.n	8005adc <HAL_UART_IRQHandler+0x1cc>
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f863 	bl	8005ba0 <UART_Transmit_IT>
    return;
 8005ada:	e00f      	b.n	8005afc <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00a      	beq.n	8005afc <HAL_UART_IRQHandler+0x1ec>
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d005      	beq.n	8005afc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f8aa 	bl	8005c4a <UART_EndTransmit_IT>
    return;
 8005af6:	bf00      	nop
 8005af8:	e000      	b.n	8005afc <HAL_UART_IRQHandler+0x1ec>
    return;
 8005afa:	bf00      	nop
  }
}
 8005afc:	3720      	adds	r7, #32
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	08005b79 	.word	0x08005b79

08005b08 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr

08005b1a <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b1a:	b480      	push	{r7}
 8005b1c:	b083      	sub	sp, #12
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bc80      	pop	{r7}
 8005b2a:	4770      	bx	lr

08005b2c <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bc80      	pop	{r7}
 8005b3c:	4770      	bx	lr

08005b3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68da      	ldr	r2, [r3, #12]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b54:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	695a      	ldr	r2, [r3, #20]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f022 0201 	bic.w	r2, r2, #1
 8005b64:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005b6e:	bf00      	nop
 8005b70:	370c      	adds	r7, #12
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bc80      	pop	{r7}
 8005b76:	4770      	bx	lr

08005b78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f7ff ffca 	bl	8005b2c <HAL_UART_ErrorCallback>
}
 8005b98:	bf00      	nop
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	2b21      	cmp	r3, #33	; 0x21
 8005bb2:	d144      	bne.n	8005c3e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bbc:	d11a      	bne.n	8005bf4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	881b      	ldrh	r3, [r3, #0]
 8005bc8:	461a      	mov	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bd2:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d105      	bne.n	8005be8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	1c9a      	adds	r2, r3, #2
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	621a      	str	r2, [r3, #32]
 8005be6:	e00e      	b.n	8005c06 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	1c5a      	adds	r2, r3, #1
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	621a      	str	r2, [r3, #32]
 8005bf2:	e008      	b.n	8005c06 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	1c59      	adds	r1, r3, #1
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	6211      	str	r1, [r2, #32]
 8005bfe:	781a      	ldrb	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	4619      	mov	r1, r3
 8005c14:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10f      	bne.n	8005c3a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68da      	ldr	r2, [r3, #12]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68da      	ldr	r2, [r3, #12]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	e000      	b.n	8005c40 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005c3e:	2302      	movs	r3, #2
  }
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3714      	adds	r7, #20
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr

08005c4a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b082      	sub	sp, #8
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68da      	ldr	r2, [r3, #12]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c60:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7ff ff4c 	bl	8005b08 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005c70:	2300      	movs	r3, #0
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b084      	sub	sp, #16
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b22      	cmp	r3, #34	; 0x22
 8005c8c:	d171      	bne.n	8005d72 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c96:	d123      	bne.n	8005ce0 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10e      	bne.n	8005cc4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cbc:	1c9a      	adds	r2, r3, #2
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	629a      	str	r2, [r3, #40]	; 0x28
 8005cc2:	e029      	b.n	8005d18 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	b29a      	uxth	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd8:	1c5a      	adds	r2, r3, #1
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	629a      	str	r2, [r3, #40]	; 0x28
 8005cde:	e01b      	b.n	8005d18 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d10a      	bne.n	8005cfe <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	6858      	ldr	r0, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf2:	1c59      	adds	r1, r3, #1
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	6291      	str	r1, [r2, #40]	; 0x28
 8005cf8:	b2c2      	uxtb	r2, r0
 8005cfa:	701a      	strb	r2, [r3, #0]
 8005cfc:	e00c      	b.n	8005d18 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	b2da      	uxtb	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0a:	1c58      	adds	r0, r3, #1
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	6288      	str	r0, [r1, #40]	; 0x28
 8005d10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005d14:	b2d2      	uxtb	r2, r2
 8005d16:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	4619      	mov	r1, r3
 8005d26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d120      	bne.n	8005d6e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 0220 	bic.w	r2, r2, #32
 8005d3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d4a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695a      	ldr	r2, [r3, #20]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0201 	bic.w	r2, r2, #1
 8005d5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f7ff fed8 	bl	8005b1a <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e002      	b.n	8005d74 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	e000      	b.n	8005d74 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005d72:	2302      	movs	r3, #2
  }
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d7c:	b5b0      	push	{r4, r5, r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005d84:	2300      	movs	r3, #0
 8005d86:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	68da      	ldr	r2, [r3, #12]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689a      	ldr	r2, [r3, #8]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	431a      	orrs	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	695b      	ldr	r3, [r3, #20]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005dbe:	f023 030c 	bic.w	r3, r3, #12
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	6812      	ldr	r2, [r2, #0]
 8005dc6:	68f9      	ldr	r1, [r7, #12]
 8005dc8:	430b      	orrs	r3, r1
 8005dca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a6f      	ldr	r2, [pc, #444]	; (8005fa4 <UART_SetConfig+0x228>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d16b      	bne.n	8005ec4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005dec:	f7fe fc50 	bl	8004690 <HAL_RCC_GetPCLK2Freq>
 8005df0:	4602      	mov	r2, r0
 8005df2:	4613      	mov	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4413      	add	r3, r2
 8005df8:	009a      	lsls	r2, r3, #2
 8005dfa:	441a      	add	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e06:	4a68      	ldr	r2, [pc, #416]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005e08:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	011c      	lsls	r4, r3, #4
 8005e10:	f7fe fc3e 	bl	8004690 <HAL_RCC_GetPCLK2Freq>
 8005e14:	4602      	mov	r2, r0
 8005e16:	4613      	mov	r3, r2
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	4413      	add	r3, r2
 8005e1c:	009a      	lsls	r2, r3, #2
 8005e1e:	441a      	add	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e2a:	f7fe fc31 	bl	8004690 <HAL_RCC_GetPCLK2Freq>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	4613      	mov	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4413      	add	r3, r2
 8005e36:	009a      	lsls	r2, r3, #2
 8005e38:	441a      	add	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e44:	4a58      	ldr	r2, [pc, #352]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	2264      	movs	r2, #100	; 0x64
 8005e4e:	fb02 f303 	mul.w	r3, r2, r3
 8005e52:	1aeb      	subs	r3, r5, r3
 8005e54:	011b      	lsls	r3, r3, #4
 8005e56:	3332      	adds	r3, #50	; 0x32
 8005e58:	4a53      	ldr	r2, [pc, #332]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5e:	095b      	lsrs	r3, r3, #5
 8005e60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e64:	441c      	add	r4, r3
 8005e66:	f7fe fc13 	bl	8004690 <HAL_RCC_GetPCLK2Freq>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	4413      	add	r3, r2
 8005e72:	009a      	lsls	r2, r3, #2
 8005e74:	441a      	add	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005e80:	f7fe fc06 	bl	8004690 <HAL_RCC_GetPCLK2Freq>
 8005e84:	4602      	mov	r2, r0
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009a      	lsls	r2, r3, #2
 8005e8e:	441a      	add	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e9a:	4a43      	ldr	r2, [pc, #268]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea0:	095b      	lsrs	r3, r3, #5
 8005ea2:	2264      	movs	r2, #100	; 0x64
 8005ea4:	fb02 f303 	mul.w	r3, r2, r3
 8005ea8:	1aeb      	subs	r3, r5, r3
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	3332      	adds	r3, #50	; 0x32
 8005eae:	4a3e      	ldr	r2, [pc, #248]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb4:	095b      	lsrs	r3, r3, #5
 8005eb6:	f003 020f 	and.w	r2, r3, #15
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4422      	add	r2, r4
 8005ec0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005ec2:	e06a      	b.n	8005f9a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005ec4:	f7fe fbd0 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	4613      	mov	r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	4413      	add	r3, r2
 8005ed0:	009a      	lsls	r2, r3, #2
 8005ed2:	441a      	add	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ede:	4a32      	ldr	r2, [pc, #200]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee4:	095b      	lsrs	r3, r3, #5
 8005ee6:	011c      	lsls	r4, r3, #4
 8005ee8:	f7fe fbbe 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 8005eec:	4602      	mov	r2, r0
 8005eee:	4613      	mov	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	4413      	add	r3, r2
 8005ef4:	009a      	lsls	r2, r3, #2
 8005ef6:	441a      	add	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	fbb2 f5f3 	udiv	r5, r2, r3
 8005f02:	f7fe fbb1 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 8005f06:	4602      	mov	r2, r0
 8005f08:	4613      	mov	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	009a      	lsls	r2, r3, #2
 8005f10:	441a      	add	r2, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f1c:	4a22      	ldr	r2, [pc, #136]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f22:	095b      	lsrs	r3, r3, #5
 8005f24:	2264      	movs	r2, #100	; 0x64
 8005f26:	fb02 f303 	mul.w	r3, r2, r3
 8005f2a:	1aeb      	subs	r3, r5, r3
 8005f2c:	011b      	lsls	r3, r3, #4
 8005f2e:	3332      	adds	r3, #50	; 0x32
 8005f30:	4a1d      	ldr	r2, [pc, #116]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005f32:	fba2 2303 	umull	r2, r3, r2, r3
 8005f36:	095b      	lsrs	r3, r3, #5
 8005f38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f3c:	441c      	add	r4, r3
 8005f3e:	f7fe fb93 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 8005f42:	4602      	mov	r2, r0
 8005f44:	4613      	mov	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4413      	add	r3, r2
 8005f4a:	009a      	lsls	r2, r3, #2
 8005f4c:	441a      	add	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	fbb2 f5f3 	udiv	r5, r2, r3
 8005f58:	f7fe fb86 	bl	8004668 <HAL_RCC_GetPCLK1Freq>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	4613      	mov	r3, r2
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	4413      	add	r3, r2
 8005f64:	009a      	lsls	r2, r3, #2
 8005f66:	441a      	add	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f72:	4a0d      	ldr	r2, [pc, #52]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005f74:	fba2 2303 	umull	r2, r3, r2, r3
 8005f78:	095b      	lsrs	r3, r3, #5
 8005f7a:	2264      	movs	r2, #100	; 0x64
 8005f7c:	fb02 f303 	mul.w	r3, r2, r3
 8005f80:	1aeb      	subs	r3, r5, r3
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	3332      	adds	r3, #50	; 0x32
 8005f86:	4a08      	ldr	r2, [pc, #32]	; (8005fa8 <UART_SetConfig+0x22c>)
 8005f88:	fba2 2303 	umull	r2, r3, r2, r3
 8005f8c:	095b      	lsrs	r3, r3, #5
 8005f8e:	f003 020f 	and.w	r2, r3, #15
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4422      	add	r2, r4
 8005f98:	609a      	str	r2, [r3, #8]
}
 8005f9a:	bf00      	nop
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	40013800 	.word	0x40013800
 8005fa8:	51eb851f 	.word	0x51eb851f

08005fac <__errno>:
 8005fac:	4b01      	ldr	r3, [pc, #4]	; (8005fb4 <__errno+0x8>)
 8005fae:	6818      	ldr	r0, [r3, #0]
 8005fb0:	4770      	bx	lr
 8005fb2:	bf00      	nop
 8005fb4:	20000018 	.word	0x20000018

08005fb8 <__libc_init_array>:
 8005fb8:	b570      	push	{r4, r5, r6, lr}
 8005fba:	2500      	movs	r5, #0
 8005fbc:	4e0c      	ldr	r6, [pc, #48]	; (8005ff0 <__libc_init_array+0x38>)
 8005fbe:	4c0d      	ldr	r4, [pc, #52]	; (8005ff4 <__libc_init_array+0x3c>)
 8005fc0:	1ba4      	subs	r4, r4, r6
 8005fc2:	10a4      	asrs	r4, r4, #2
 8005fc4:	42a5      	cmp	r5, r4
 8005fc6:	d109      	bne.n	8005fdc <__libc_init_array+0x24>
 8005fc8:	f003 fd94 	bl	8009af4 <_init>
 8005fcc:	2500      	movs	r5, #0
 8005fce:	4e0a      	ldr	r6, [pc, #40]	; (8005ff8 <__libc_init_array+0x40>)
 8005fd0:	4c0a      	ldr	r4, [pc, #40]	; (8005ffc <__libc_init_array+0x44>)
 8005fd2:	1ba4      	subs	r4, r4, r6
 8005fd4:	10a4      	asrs	r4, r4, #2
 8005fd6:	42a5      	cmp	r5, r4
 8005fd8:	d105      	bne.n	8005fe6 <__libc_init_array+0x2e>
 8005fda:	bd70      	pop	{r4, r5, r6, pc}
 8005fdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fe0:	4798      	blx	r3
 8005fe2:	3501      	adds	r5, #1
 8005fe4:	e7ee      	b.n	8005fc4 <__libc_init_array+0xc>
 8005fe6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fea:	4798      	blx	r3
 8005fec:	3501      	adds	r5, #1
 8005fee:	e7f2      	b.n	8005fd6 <__libc_init_array+0x1e>
 8005ff0:	0800a518 	.word	0x0800a518
 8005ff4:	0800a518 	.word	0x0800a518
 8005ff8:	0800a518 	.word	0x0800a518
 8005ffc:	0800a51c 	.word	0x0800a51c

08006000 <memcpy>:
 8006000:	b510      	push	{r4, lr}
 8006002:	1e43      	subs	r3, r0, #1
 8006004:	440a      	add	r2, r1
 8006006:	4291      	cmp	r1, r2
 8006008:	d100      	bne.n	800600c <memcpy+0xc>
 800600a:	bd10      	pop	{r4, pc}
 800600c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006010:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006014:	e7f7      	b.n	8006006 <memcpy+0x6>

08006016 <memmove>:
 8006016:	4288      	cmp	r0, r1
 8006018:	b510      	push	{r4, lr}
 800601a:	eb01 0302 	add.w	r3, r1, r2
 800601e:	d807      	bhi.n	8006030 <memmove+0x1a>
 8006020:	1e42      	subs	r2, r0, #1
 8006022:	4299      	cmp	r1, r3
 8006024:	d00a      	beq.n	800603c <memmove+0x26>
 8006026:	f811 4b01 	ldrb.w	r4, [r1], #1
 800602a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800602e:	e7f8      	b.n	8006022 <memmove+0xc>
 8006030:	4283      	cmp	r3, r0
 8006032:	d9f5      	bls.n	8006020 <memmove+0xa>
 8006034:	1881      	adds	r1, r0, r2
 8006036:	1ad2      	subs	r2, r2, r3
 8006038:	42d3      	cmn	r3, r2
 800603a:	d100      	bne.n	800603e <memmove+0x28>
 800603c:	bd10      	pop	{r4, pc}
 800603e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006042:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006046:	e7f7      	b.n	8006038 <memmove+0x22>

08006048 <memset>:
 8006048:	4603      	mov	r3, r0
 800604a:	4402      	add	r2, r0
 800604c:	4293      	cmp	r3, r2
 800604e:	d100      	bne.n	8006052 <memset+0xa>
 8006050:	4770      	bx	lr
 8006052:	f803 1b01 	strb.w	r1, [r3], #1
 8006056:	e7f9      	b.n	800604c <memset+0x4>

08006058 <__cvt>:
 8006058:	2b00      	cmp	r3, #0
 800605a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800605e:	461e      	mov	r6, r3
 8006060:	bfbb      	ittet	lt
 8006062:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006066:	461e      	movlt	r6, r3
 8006068:	2300      	movge	r3, #0
 800606a:	232d      	movlt	r3, #45	; 0x2d
 800606c:	b088      	sub	sp, #32
 800606e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006070:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8006074:	f027 0720 	bic.w	r7, r7, #32
 8006078:	2f46      	cmp	r7, #70	; 0x46
 800607a:	4614      	mov	r4, r2
 800607c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800607e:	700b      	strb	r3, [r1, #0]
 8006080:	d004      	beq.n	800608c <__cvt+0x34>
 8006082:	2f45      	cmp	r7, #69	; 0x45
 8006084:	d100      	bne.n	8006088 <__cvt+0x30>
 8006086:	3501      	adds	r5, #1
 8006088:	2302      	movs	r3, #2
 800608a:	e000      	b.n	800608e <__cvt+0x36>
 800608c:	2303      	movs	r3, #3
 800608e:	aa07      	add	r2, sp, #28
 8006090:	9204      	str	r2, [sp, #16]
 8006092:	aa06      	add	r2, sp, #24
 8006094:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006098:	e9cd 3500 	strd	r3, r5, [sp]
 800609c:	4622      	mov	r2, r4
 800609e:	4633      	mov	r3, r6
 80060a0:	f001 fdb2 	bl	8007c08 <_dtoa_r>
 80060a4:	2f47      	cmp	r7, #71	; 0x47
 80060a6:	4680      	mov	r8, r0
 80060a8:	d102      	bne.n	80060b0 <__cvt+0x58>
 80060aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060ac:	07db      	lsls	r3, r3, #31
 80060ae:	d526      	bpl.n	80060fe <__cvt+0xa6>
 80060b0:	2f46      	cmp	r7, #70	; 0x46
 80060b2:	eb08 0905 	add.w	r9, r8, r5
 80060b6:	d111      	bne.n	80060dc <__cvt+0x84>
 80060b8:	f898 3000 	ldrb.w	r3, [r8]
 80060bc:	2b30      	cmp	r3, #48	; 0x30
 80060be:	d10a      	bne.n	80060d6 <__cvt+0x7e>
 80060c0:	2200      	movs	r2, #0
 80060c2:	2300      	movs	r3, #0
 80060c4:	4620      	mov	r0, r4
 80060c6:	4631      	mov	r1, r6
 80060c8:	f7fa fc6e 	bl	80009a8 <__aeabi_dcmpeq>
 80060cc:	b918      	cbnz	r0, 80060d6 <__cvt+0x7e>
 80060ce:	f1c5 0501 	rsb	r5, r5, #1
 80060d2:	f8ca 5000 	str.w	r5, [sl]
 80060d6:	f8da 3000 	ldr.w	r3, [sl]
 80060da:	4499      	add	r9, r3
 80060dc:	2200      	movs	r2, #0
 80060de:	2300      	movs	r3, #0
 80060e0:	4620      	mov	r0, r4
 80060e2:	4631      	mov	r1, r6
 80060e4:	f7fa fc60 	bl	80009a8 <__aeabi_dcmpeq>
 80060e8:	b938      	cbnz	r0, 80060fa <__cvt+0xa2>
 80060ea:	2230      	movs	r2, #48	; 0x30
 80060ec:	9b07      	ldr	r3, [sp, #28]
 80060ee:	454b      	cmp	r3, r9
 80060f0:	d205      	bcs.n	80060fe <__cvt+0xa6>
 80060f2:	1c59      	adds	r1, r3, #1
 80060f4:	9107      	str	r1, [sp, #28]
 80060f6:	701a      	strb	r2, [r3, #0]
 80060f8:	e7f8      	b.n	80060ec <__cvt+0x94>
 80060fa:	f8cd 901c 	str.w	r9, [sp, #28]
 80060fe:	4640      	mov	r0, r8
 8006100:	9b07      	ldr	r3, [sp, #28]
 8006102:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006104:	eba3 0308 	sub.w	r3, r3, r8
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	b008      	add	sp, #32
 800610c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006110 <__exponent>:
 8006110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006112:	2900      	cmp	r1, #0
 8006114:	bfb4      	ite	lt
 8006116:	232d      	movlt	r3, #45	; 0x2d
 8006118:	232b      	movge	r3, #43	; 0x2b
 800611a:	4604      	mov	r4, r0
 800611c:	bfb8      	it	lt
 800611e:	4249      	neglt	r1, r1
 8006120:	2909      	cmp	r1, #9
 8006122:	f804 2b02 	strb.w	r2, [r4], #2
 8006126:	7043      	strb	r3, [r0, #1]
 8006128:	dd21      	ble.n	800616e <__exponent+0x5e>
 800612a:	f10d 0307 	add.w	r3, sp, #7
 800612e:	461f      	mov	r7, r3
 8006130:	260a      	movs	r6, #10
 8006132:	fb91 f5f6 	sdiv	r5, r1, r6
 8006136:	fb06 1115 	mls	r1, r6, r5, r1
 800613a:	2d09      	cmp	r5, #9
 800613c:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006140:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006144:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8006148:	4629      	mov	r1, r5
 800614a:	dc09      	bgt.n	8006160 <__exponent+0x50>
 800614c:	3130      	adds	r1, #48	; 0x30
 800614e:	3b02      	subs	r3, #2
 8006150:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006154:	42bb      	cmp	r3, r7
 8006156:	4622      	mov	r2, r4
 8006158:	d304      	bcc.n	8006164 <__exponent+0x54>
 800615a:	1a10      	subs	r0, r2, r0
 800615c:	b003      	add	sp, #12
 800615e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006160:	4613      	mov	r3, r2
 8006162:	e7e6      	b.n	8006132 <__exponent+0x22>
 8006164:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006168:	f804 2b01 	strb.w	r2, [r4], #1
 800616c:	e7f2      	b.n	8006154 <__exponent+0x44>
 800616e:	2330      	movs	r3, #48	; 0x30
 8006170:	4419      	add	r1, r3
 8006172:	7083      	strb	r3, [r0, #2]
 8006174:	1d02      	adds	r2, r0, #4
 8006176:	70c1      	strb	r1, [r0, #3]
 8006178:	e7ef      	b.n	800615a <__exponent+0x4a>
	...

0800617c <_printf_float>:
 800617c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006180:	b091      	sub	sp, #68	; 0x44
 8006182:	460c      	mov	r4, r1
 8006184:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8006186:	4693      	mov	fp, r2
 8006188:	461e      	mov	r6, r3
 800618a:	4605      	mov	r5, r0
 800618c:	f002 fe1e 	bl	8008dcc <_localeconv_r>
 8006190:	6803      	ldr	r3, [r0, #0]
 8006192:	4618      	mov	r0, r3
 8006194:	9309      	str	r3, [sp, #36]	; 0x24
 8006196:	f7f9 ffdb 	bl	8000150 <strlen>
 800619a:	2300      	movs	r3, #0
 800619c:	930e      	str	r3, [sp, #56]	; 0x38
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	900a      	str	r0, [sp, #40]	; 0x28
 80061a2:	3307      	adds	r3, #7
 80061a4:	f023 0307 	bic.w	r3, r3, #7
 80061a8:	f103 0208 	add.w	r2, r3, #8
 80061ac:	f894 8018 	ldrb.w	r8, [r4, #24]
 80061b0:	f8d4 a000 	ldr.w	sl, [r4]
 80061b4:	603a      	str	r2, [r7, #0]
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80061be:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80061c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80061c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061cc:	4ba6      	ldr	r3, [pc, #664]	; (8006468 <_printf_float+0x2ec>)
 80061ce:	4638      	mov	r0, r7
 80061d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061d2:	f7fa fc1b 	bl	8000a0c <__aeabi_dcmpun>
 80061d6:	bb68      	cbnz	r0, 8006234 <_printf_float+0xb8>
 80061d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061dc:	4ba2      	ldr	r3, [pc, #648]	; (8006468 <_printf_float+0x2ec>)
 80061de:	4638      	mov	r0, r7
 80061e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061e2:	f7fa fbf5 	bl	80009d0 <__aeabi_dcmple>
 80061e6:	bb28      	cbnz	r0, 8006234 <_printf_float+0xb8>
 80061e8:	2200      	movs	r2, #0
 80061ea:	2300      	movs	r3, #0
 80061ec:	4638      	mov	r0, r7
 80061ee:	4649      	mov	r1, r9
 80061f0:	f7fa fbe4 	bl	80009bc <__aeabi_dcmplt>
 80061f4:	b110      	cbz	r0, 80061fc <_printf_float+0x80>
 80061f6:	232d      	movs	r3, #45	; 0x2d
 80061f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061fc:	4f9b      	ldr	r7, [pc, #620]	; (800646c <_printf_float+0x2f0>)
 80061fe:	4b9c      	ldr	r3, [pc, #624]	; (8006470 <_printf_float+0x2f4>)
 8006200:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006204:	bf98      	it	ls
 8006206:	461f      	movls	r7, r3
 8006208:	2303      	movs	r3, #3
 800620a:	f04f 0900 	mov.w	r9, #0
 800620e:	6123      	str	r3, [r4, #16]
 8006210:	f02a 0304 	bic.w	r3, sl, #4
 8006214:	6023      	str	r3, [r4, #0]
 8006216:	9600      	str	r6, [sp, #0]
 8006218:	465b      	mov	r3, fp
 800621a:	aa0f      	add	r2, sp, #60	; 0x3c
 800621c:	4621      	mov	r1, r4
 800621e:	4628      	mov	r0, r5
 8006220:	f000 f9e2 	bl	80065e8 <_printf_common>
 8006224:	3001      	adds	r0, #1
 8006226:	f040 8090 	bne.w	800634a <_printf_float+0x1ce>
 800622a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800622e:	b011      	add	sp, #68	; 0x44
 8006230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006234:	463a      	mov	r2, r7
 8006236:	464b      	mov	r3, r9
 8006238:	4638      	mov	r0, r7
 800623a:	4649      	mov	r1, r9
 800623c:	f7fa fbe6 	bl	8000a0c <__aeabi_dcmpun>
 8006240:	b110      	cbz	r0, 8006248 <_printf_float+0xcc>
 8006242:	4f8c      	ldr	r7, [pc, #560]	; (8006474 <_printf_float+0x2f8>)
 8006244:	4b8c      	ldr	r3, [pc, #560]	; (8006478 <_printf_float+0x2fc>)
 8006246:	e7db      	b.n	8006200 <_printf_float+0x84>
 8006248:	6863      	ldr	r3, [r4, #4]
 800624a:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800624e:	1c59      	adds	r1, r3, #1
 8006250:	a80d      	add	r0, sp, #52	; 0x34
 8006252:	a90e      	add	r1, sp, #56	; 0x38
 8006254:	d140      	bne.n	80062d8 <_printf_float+0x15c>
 8006256:	2306      	movs	r3, #6
 8006258:	6063      	str	r3, [r4, #4]
 800625a:	f04f 0c00 	mov.w	ip, #0
 800625e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8006262:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8006266:	6863      	ldr	r3, [r4, #4]
 8006268:	6022      	str	r2, [r4, #0]
 800626a:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	463a      	mov	r2, r7
 8006272:	464b      	mov	r3, r9
 8006274:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006278:	4628      	mov	r0, r5
 800627a:	f7ff feed 	bl	8006058 <__cvt>
 800627e:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8006282:	2b47      	cmp	r3, #71	; 0x47
 8006284:	4607      	mov	r7, r0
 8006286:	d109      	bne.n	800629c <_printf_float+0x120>
 8006288:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800628a:	1cd8      	adds	r0, r3, #3
 800628c:	db02      	blt.n	8006294 <_printf_float+0x118>
 800628e:	6862      	ldr	r2, [r4, #4]
 8006290:	4293      	cmp	r3, r2
 8006292:	dd47      	ble.n	8006324 <_printf_float+0x1a8>
 8006294:	f1a8 0802 	sub.w	r8, r8, #2
 8006298:	fa5f f888 	uxtb.w	r8, r8
 800629c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80062a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80062a2:	d824      	bhi.n	80062ee <_printf_float+0x172>
 80062a4:	3901      	subs	r1, #1
 80062a6:	4642      	mov	r2, r8
 80062a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80062ac:	910d      	str	r1, [sp, #52]	; 0x34
 80062ae:	f7ff ff2f 	bl	8006110 <__exponent>
 80062b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062b4:	4681      	mov	r9, r0
 80062b6:	1813      	adds	r3, r2, r0
 80062b8:	2a01      	cmp	r2, #1
 80062ba:	6123      	str	r3, [r4, #16]
 80062bc:	dc02      	bgt.n	80062c4 <_printf_float+0x148>
 80062be:	6822      	ldr	r2, [r4, #0]
 80062c0:	07d1      	lsls	r1, r2, #31
 80062c2:	d501      	bpl.n	80062c8 <_printf_float+0x14c>
 80062c4:	3301      	adds	r3, #1
 80062c6:	6123      	str	r3, [r4, #16]
 80062c8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d0a2      	beq.n	8006216 <_printf_float+0x9a>
 80062d0:	232d      	movs	r3, #45	; 0x2d
 80062d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062d6:	e79e      	b.n	8006216 <_printf_float+0x9a>
 80062d8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80062dc:	f000 816e 	beq.w	80065bc <_printf_float+0x440>
 80062e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80062e4:	d1b9      	bne.n	800625a <_printf_float+0xde>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1b7      	bne.n	800625a <_printf_float+0xde>
 80062ea:	2301      	movs	r3, #1
 80062ec:	e7b4      	b.n	8006258 <_printf_float+0xdc>
 80062ee:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80062f2:	d119      	bne.n	8006328 <_printf_float+0x1ac>
 80062f4:	2900      	cmp	r1, #0
 80062f6:	6863      	ldr	r3, [r4, #4]
 80062f8:	dd0c      	ble.n	8006314 <_printf_float+0x198>
 80062fa:	6121      	str	r1, [r4, #16]
 80062fc:	b913      	cbnz	r3, 8006304 <_printf_float+0x188>
 80062fe:	6822      	ldr	r2, [r4, #0]
 8006300:	07d2      	lsls	r2, r2, #31
 8006302:	d502      	bpl.n	800630a <_printf_float+0x18e>
 8006304:	3301      	adds	r3, #1
 8006306:	440b      	add	r3, r1
 8006308:	6123      	str	r3, [r4, #16]
 800630a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800630c:	f04f 0900 	mov.w	r9, #0
 8006310:	65a3      	str	r3, [r4, #88]	; 0x58
 8006312:	e7d9      	b.n	80062c8 <_printf_float+0x14c>
 8006314:	b913      	cbnz	r3, 800631c <_printf_float+0x1a0>
 8006316:	6822      	ldr	r2, [r4, #0]
 8006318:	07d0      	lsls	r0, r2, #31
 800631a:	d501      	bpl.n	8006320 <_printf_float+0x1a4>
 800631c:	3302      	adds	r3, #2
 800631e:	e7f3      	b.n	8006308 <_printf_float+0x18c>
 8006320:	2301      	movs	r3, #1
 8006322:	e7f1      	b.n	8006308 <_printf_float+0x18c>
 8006324:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006328:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800632c:	4293      	cmp	r3, r2
 800632e:	db05      	blt.n	800633c <_printf_float+0x1c0>
 8006330:	6822      	ldr	r2, [r4, #0]
 8006332:	6123      	str	r3, [r4, #16]
 8006334:	07d1      	lsls	r1, r2, #31
 8006336:	d5e8      	bpl.n	800630a <_printf_float+0x18e>
 8006338:	3301      	adds	r3, #1
 800633a:	e7e5      	b.n	8006308 <_printf_float+0x18c>
 800633c:	2b00      	cmp	r3, #0
 800633e:	bfcc      	ite	gt
 8006340:	2301      	movgt	r3, #1
 8006342:	f1c3 0302 	rsble	r3, r3, #2
 8006346:	4413      	add	r3, r2
 8006348:	e7de      	b.n	8006308 <_printf_float+0x18c>
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	055a      	lsls	r2, r3, #21
 800634e:	d407      	bmi.n	8006360 <_printf_float+0x1e4>
 8006350:	6923      	ldr	r3, [r4, #16]
 8006352:	463a      	mov	r2, r7
 8006354:	4659      	mov	r1, fp
 8006356:	4628      	mov	r0, r5
 8006358:	47b0      	blx	r6
 800635a:	3001      	adds	r0, #1
 800635c:	d129      	bne.n	80063b2 <_printf_float+0x236>
 800635e:	e764      	b.n	800622a <_printf_float+0xae>
 8006360:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006364:	f240 80d7 	bls.w	8006516 <_printf_float+0x39a>
 8006368:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800636c:	2200      	movs	r2, #0
 800636e:	2300      	movs	r3, #0
 8006370:	f7fa fb1a 	bl	80009a8 <__aeabi_dcmpeq>
 8006374:	b388      	cbz	r0, 80063da <_printf_float+0x25e>
 8006376:	2301      	movs	r3, #1
 8006378:	4a40      	ldr	r2, [pc, #256]	; (800647c <_printf_float+0x300>)
 800637a:	4659      	mov	r1, fp
 800637c:	4628      	mov	r0, r5
 800637e:	47b0      	blx	r6
 8006380:	3001      	adds	r0, #1
 8006382:	f43f af52 	beq.w	800622a <_printf_float+0xae>
 8006386:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800638a:	429a      	cmp	r2, r3
 800638c:	db02      	blt.n	8006394 <_printf_float+0x218>
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	07d8      	lsls	r0, r3, #31
 8006392:	d50e      	bpl.n	80063b2 <_printf_float+0x236>
 8006394:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006398:	4659      	mov	r1, fp
 800639a:	4628      	mov	r0, r5
 800639c:	47b0      	blx	r6
 800639e:	3001      	adds	r0, #1
 80063a0:	f43f af43 	beq.w	800622a <_printf_float+0xae>
 80063a4:	2700      	movs	r7, #0
 80063a6:	f104 081a 	add.w	r8, r4, #26
 80063aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063ac:	3b01      	subs	r3, #1
 80063ae:	42bb      	cmp	r3, r7
 80063b0:	dc09      	bgt.n	80063c6 <_printf_float+0x24a>
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	079f      	lsls	r7, r3, #30
 80063b6:	f100 80fd 	bmi.w	80065b4 <_printf_float+0x438>
 80063ba:	68e0      	ldr	r0, [r4, #12]
 80063bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80063be:	4298      	cmp	r0, r3
 80063c0:	bfb8      	it	lt
 80063c2:	4618      	movlt	r0, r3
 80063c4:	e733      	b.n	800622e <_printf_float+0xb2>
 80063c6:	2301      	movs	r3, #1
 80063c8:	4642      	mov	r2, r8
 80063ca:	4659      	mov	r1, fp
 80063cc:	4628      	mov	r0, r5
 80063ce:	47b0      	blx	r6
 80063d0:	3001      	adds	r0, #1
 80063d2:	f43f af2a 	beq.w	800622a <_printf_float+0xae>
 80063d6:	3701      	adds	r7, #1
 80063d8:	e7e7      	b.n	80063aa <_printf_float+0x22e>
 80063da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063dc:	2b00      	cmp	r3, #0
 80063de:	dc2b      	bgt.n	8006438 <_printf_float+0x2bc>
 80063e0:	2301      	movs	r3, #1
 80063e2:	4a26      	ldr	r2, [pc, #152]	; (800647c <_printf_float+0x300>)
 80063e4:	4659      	mov	r1, fp
 80063e6:	4628      	mov	r0, r5
 80063e8:	47b0      	blx	r6
 80063ea:	3001      	adds	r0, #1
 80063ec:	f43f af1d 	beq.w	800622a <_printf_float+0xae>
 80063f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063f2:	b923      	cbnz	r3, 80063fe <_printf_float+0x282>
 80063f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063f6:	b913      	cbnz	r3, 80063fe <_printf_float+0x282>
 80063f8:	6823      	ldr	r3, [r4, #0]
 80063fa:	07d9      	lsls	r1, r3, #31
 80063fc:	d5d9      	bpl.n	80063b2 <_printf_float+0x236>
 80063fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006402:	4659      	mov	r1, fp
 8006404:	4628      	mov	r0, r5
 8006406:	47b0      	blx	r6
 8006408:	3001      	adds	r0, #1
 800640a:	f43f af0e 	beq.w	800622a <_printf_float+0xae>
 800640e:	f04f 0800 	mov.w	r8, #0
 8006412:	f104 091a 	add.w	r9, r4, #26
 8006416:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006418:	425b      	negs	r3, r3
 800641a:	4543      	cmp	r3, r8
 800641c:	dc01      	bgt.n	8006422 <_printf_float+0x2a6>
 800641e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006420:	e797      	b.n	8006352 <_printf_float+0x1d6>
 8006422:	2301      	movs	r3, #1
 8006424:	464a      	mov	r2, r9
 8006426:	4659      	mov	r1, fp
 8006428:	4628      	mov	r0, r5
 800642a:	47b0      	blx	r6
 800642c:	3001      	adds	r0, #1
 800642e:	f43f aefc 	beq.w	800622a <_printf_float+0xae>
 8006432:	f108 0801 	add.w	r8, r8, #1
 8006436:	e7ee      	b.n	8006416 <_printf_float+0x29a>
 8006438:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800643a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800643c:	429a      	cmp	r2, r3
 800643e:	bfa8      	it	ge
 8006440:	461a      	movge	r2, r3
 8006442:	2a00      	cmp	r2, #0
 8006444:	4690      	mov	r8, r2
 8006446:	dd07      	ble.n	8006458 <_printf_float+0x2dc>
 8006448:	4613      	mov	r3, r2
 800644a:	4659      	mov	r1, fp
 800644c:	463a      	mov	r2, r7
 800644e:	4628      	mov	r0, r5
 8006450:	47b0      	blx	r6
 8006452:	3001      	adds	r0, #1
 8006454:	f43f aee9 	beq.w	800622a <_printf_float+0xae>
 8006458:	f104 031a 	add.w	r3, r4, #26
 800645c:	f04f 0a00 	mov.w	sl, #0
 8006460:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8006464:	930b      	str	r3, [sp, #44]	; 0x2c
 8006466:	e015      	b.n	8006494 <_printf_float+0x318>
 8006468:	7fefffff 	.word	0x7fefffff
 800646c:	0800a264 	.word	0x0800a264
 8006470:	0800a260 	.word	0x0800a260
 8006474:	0800a26c 	.word	0x0800a26c
 8006478:	0800a268 	.word	0x0800a268
 800647c:	0800a270 	.word	0x0800a270
 8006480:	2301      	movs	r3, #1
 8006482:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006484:	4659      	mov	r1, fp
 8006486:	4628      	mov	r0, r5
 8006488:	47b0      	blx	r6
 800648a:	3001      	adds	r0, #1
 800648c:	f43f aecd 	beq.w	800622a <_printf_float+0xae>
 8006490:	f10a 0a01 	add.w	sl, sl, #1
 8006494:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8006498:	eba9 0308 	sub.w	r3, r9, r8
 800649c:	4553      	cmp	r3, sl
 800649e:	dcef      	bgt.n	8006480 <_printf_float+0x304>
 80064a0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064a4:	429a      	cmp	r2, r3
 80064a6:	444f      	add	r7, r9
 80064a8:	db14      	blt.n	80064d4 <_printf_float+0x358>
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	07da      	lsls	r2, r3, #31
 80064ae:	d411      	bmi.n	80064d4 <_printf_float+0x358>
 80064b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80064b4:	eba3 0209 	sub.w	r2, r3, r9
 80064b8:	eba3 0901 	sub.w	r9, r3, r1
 80064bc:	4591      	cmp	r9, r2
 80064be:	bfa8      	it	ge
 80064c0:	4691      	movge	r9, r2
 80064c2:	f1b9 0f00 	cmp.w	r9, #0
 80064c6:	dc0d      	bgt.n	80064e4 <_printf_float+0x368>
 80064c8:	2700      	movs	r7, #0
 80064ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064ce:	f104 081a 	add.w	r8, r4, #26
 80064d2:	e018      	b.n	8006506 <_printf_float+0x38a>
 80064d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064d8:	4659      	mov	r1, fp
 80064da:	4628      	mov	r0, r5
 80064dc:	47b0      	blx	r6
 80064de:	3001      	adds	r0, #1
 80064e0:	d1e6      	bne.n	80064b0 <_printf_float+0x334>
 80064e2:	e6a2      	b.n	800622a <_printf_float+0xae>
 80064e4:	464b      	mov	r3, r9
 80064e6:	463a      	mov	r2, r7
 80064e8:	4659      	mov	r1, fp
 80064ea:	4628      	mov	r0, r5
 80064ec:	47b0      	blx	r6
 80064ee:	3001      	adds	r0, #1
 80064f0:	d1ea      	bne.n	80064c8 <_printf_float+0x34c>
 80064f2:	e69a      	b.n	800622a <_printf_float+0xae>
 80064f4:	2301      	movs	r3, #1
 80064f6:	4642      	mov	r2, r8
 80064f8:	4659      	mov	r1, fp
 80064fa:	4628      	mov	r0, r5
 80064fc:	47b0      	blx	r6
 80064fe:	3001      	adds	r0, #1
 8006500:	f43f ae93 	beq.w	800622a <_printf_float+0xae>
 8006504:	3701      	adds	r7, #1
 8006506:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800650a:	1a9b      	subs	r3, r3, r2
 800650c:	eba3 0309 	sub.w	r3, r3, r9
 8006510:	42bb      	cmp	r3, r7
 8006512:	dcef      	bgt.n	80064f4 <_printf_float+0x378>
 8006514:	e74d      	b.n	80063b2 <_printf_float+0x236>
 8006516:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006518:	2a01      	cmp	r2, #1
 800651a:	dc01      	bgt.n	8006520 <_printf_float+0x3a4>
 800651c:	07db      	lsls	r3, r3, #31
 800651e:	d538      	bpl.n	8006592 <_printf_float+0x416>
 8006520:	2301      	movs	r3, #1
 8006522:	463a      	mov	r2, r7
 8006524:	4659      	mov	r1, fp
 8006526:	4628      	mov	r0, r5
 8006528:	47b0      	blx	r6
 800652a:	3001      	adds	r0, #1
 800652c:	f43f ae7d 	beq.w	800622a <_printf_float+0xae>
 8006530:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006534:	4659      	mov	r1, fp
 8006536:	4628      	mov	r0, r5
 8006538:	47b0      	blx	r6
 800653a:	3001      	adds	r0, #1
 800653c:	f107 0701 	add.w	r7, r7, #1
 8006540:	f43f ae73 	beq.w	800622a <_printf_float+0xae>
 8006544:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006548:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800654a:	2200      	movs	r2, #0
 800654c:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8006550:	2300      	movs	r3, #0
 8006552:	f7fa fa29 	bl	80009a8 <__aeabi_dcmpeq>
 8006556:	b9c0      	cbnz	r0, 800658a <_printf_float+0x40e>
 8006558:	4643      	mov	r3, r8
 800655a:	463a      	mov	r2, r7
 800655c:	4659      	mov	r1, fp
 800655e:	4628      	mov	r0, r5
 8006560:	47b0      	blx	r6
 8006562:	3001      	adds	r0, #1
 8006564:	d10d      	bne.n	8006582 <_printf_float+0x406>
 8006566:	e660      	b.n	800622a <_printf_float+0xae>
 8006568:	2301      	movs	r3, #1
 800656a:	4642      	mov	r2, r8
 800656c:	4659      	mov	r1, fp
 800656e:	4628      	mov	r0, r5
 8006570:	47b0      	blx	r6
 8006572:	3001      	adds	r0, #1
 8006574:	f43f ae59 	beq.w	800622a <_printf_float+0xae>
 8006578:	3701      	adds	r7, #1
 800657a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800657c:	3b01      	subs	r3, #1
 800657e:	42bb      	cmp	r3, r7
 8006580:	dcf2      	bgt.n	8006568 <_printf_float+0x3ec>
 8006582:	464b      	mov	r3, r9
 8006584:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006588:	e6e4      	b.n	8006354 <_printf_float+0x1d8>
 800658a:	2700      	movs	r7, #0
 800658c:	f104 081a 	add.w	r8, r4, #26
 8006590:	e7f3      	b.n	800657a <_printf_float+0x3fe>
 8006592:	2301      	movs	r3, #1
 8006594:	e7e1      	b.n	800655a <_printf_float+0x3de>
 8006596:	2301      	movs	r3, #1
 8006598:	4642      	mov	r2, r8
 800659a:	4659      	mov	r1, fp
 800659c:	4628      	mov	r0, r5
 800659e:	47b0      	blx	r6
 80065a0:	3001      	adds	r0, #1
 80065a2:	f43f ae42 	beq.w	800622a <_printf_float+0xae>
 80065a6:	3701      	adds	r7, #1
 80065a8:	68e3      	ldr	r3, [r4, #12]
 80065aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80065ac:	1a9b      	subs	r3, r3, r2
 80065ae:	42bb      	cmp	r3, r7
 80065b0:	dcf1      	bgt.n	8006596 <_printf_float+0x41a>
 80065b2:	e702      	b.n	80063ba <_printf_float+0x23e>
 80065b4:	2700      	movs	r7, #0
 80065b6:	f104 0819 	add.w	r8, r4, #25
 80065ba:	e7f5      	b.n	80065a8 <_printf_float+0x42c>
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f43f ae94 	beq.w	80062ea <_printf_float+0x16e>
 80065c2:	f04f 0c00 	mov.w	ip, #0
 80065c6:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80065ca:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80065ce:	6022      	str	r2, [r4, #0]
 80065d0:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80065d4:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80065d8:	9300      	str	r3, [sp, #0]
 80065da:	463a      	mov	r2, r7
 80065dc:	464b      	mov	r3, r9
 80065de:	4628      	mov	r0, r5
 80065e0:	f7ff fd3a 	bl	8006058 <__cvt>
 80065e4:	4607      	mov	r7, r0
 80065e6:	e64f      	b.n	8006288 <_printf_float+0x10c>

080065e8 <_printf_common>:
 80065e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	4691      	mov	r9, r2
 80065ee:	461f      	mov	r7, r3
 80065f0:	688a      	ldr	r2, [r1, #8]
 80065f2:	690b      	ldr	r3, [r1, #16]
 80065f4:	4606      	mov	r6, r0
 80065f6:	4293      	cmp	r3, r2
 80065f8:	bfb8      	it	lt
 80065fa:	4613      	movlt	r3, r2
 80065fc:	f8c9 3000 	str.w	r3, [r9]
 8006600:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006604:	460c      	mov	r4, r1
 8006606:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800660a:	b112      	cbz	r2, 8006612 <_printf_common+0x2a>
 800660c:	3301      	adds	r3, #1
 800660e:	f8c9 3000 	str.w	r3, [r9]
 8006612:	6823      	ldr	r3, [r4, #0]
 8006614:	0699      	lsls	r1, r3, #26
 8006616:	bf42      	ittt	mi
 8006618:	f8d9 3000 	ldrmi.w	r3, [r9]
 800661c:	3302      	addmi	r3, #2
 800661e:	f8c9 3000 	strmi.w	r3, [r9]
 8006622:	6825      	ldr	r5, [r4, #0]
 8006624:	f015 0506 	ands.w	r5, r5, #6
 8006628:	d107      	bne.n	800663a <_printf_common+0x52>
 800662a:	f104 0a19 	add.w	sl, r4, #25
 800662e:	68e3      	ldr	r3, [r4, #12]
 8006630:	f8d9 2000 	ldr.w	r2, [r9]
 8006634:	1a9b      	subs	r3, r3, r2
 8006636:	42ab      	cmp	r3, r5
 8006638:	dc29      	bgt.n	800668e <_printf_common+0xa6>
 800663a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800663e:	6822      	ldr	r2, [r4, #0]
 8006640:	3300      	adds	r3, #0
 8006642:	bf18      	it	ne
 8006644:	2301      	movne	r3, #1
 8006646:	0692      	lsls	r2, r2, #26
 8006648:	d42e      	bmi.n	80066a8 <_printf_common+0xc0>
 800664a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800664e:	4639      	mov	r1, r7
 8006650:	4630      	mov	r0, r6
 8006652:	47c0      	blx	r8
 8006654:	3001      	adds	r0, #1
 8006656:	d021      	beq.n	800669c <_printf_common+0xb4>
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	68e5      	ldr	r5, [r4, #12]
 800665c:	f003 0306 	and.w	r3, r3, #6
 8006660:	2b04      	cmp	r3, #4
 8006662:	bf18      	it	ne
 8006664:	2500      	movne	r5, #0
 8006666:	f8d9 2000 	ldr.w	r2, [r9]
 800666a:	f04f 0900 	mov.w	r9, #0
 800666e:	bf08      	it	eq
 8006670:	1aad      	subeq	r5, r5, r2
 8006672:	68a3      	ldr	r3, [r4, #8]
 8006674:	6922      	ldr	r2, [r4, #16]
 8006676:	bf08      	it	eq
 8006678:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800667c:	4293      	cmp	r3, r2
 800667e:	bfc4      	itt	gt
 8006680:	1a9b      	subgt	r3, r3, r2
 8006682:	18ed      	addgt	r5, r5, r3
 8006684:	341a      	adds	r4, #26
 8006686:	454d      	cmp	r5, r9
 8006688:	d11a      	bne.n	80066c0 <_printf_common+0xd8>
 800668a:	2000      	movs	r0, #0
 800668c:	e008      	b.n	80066a0 <_printf_common+0xb8>
 800668e:	2301      	movs	r3, #1
 8006690:	4652      	mov	r2, sl
 8006692:	4639      	mov	r1, r7
 8006694:	4630      	mov	r0, r6
 8006696:	47c0      	blx	r8
 8006698:	3001      	adds	r0, #1
 800669a:	d103      	bne.n	80066a4 <_printf_common+0xbc>
 800669c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a4:	3501      	adds	r5, #1
 80066a6:	e7c2      	b.n	800662e <_printf_common+0x46>
 80066a8:	2030      	movs	r0, #48	; 0x30
 80066aa:	18e1      	adds	r1, r4, r3
 80066ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066b6:	4422      	add	r2, r4
 80066b8:	3302      	adds	r3, #2
 80066ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066be:	e7c4      	b.n	800664a <_printf_common+0x62>
 80066c0:	2301      	movs	r3, #1
 80066c2:	4622      	mov	r2, r4
 80066c4:	4639      	mov	r1, r7
 80066c6:	4630      	mov	r0, r6
 80066c8:	47c0      	blx	r8
 80066ca:	3001      	adds	r0, #1
 80066cc:	d0e6      	beq.n	800669c <_printf_common+0xb4>
 80066ce:	f109 0901 	add.w	r9, r9, #1
 80066d2:	e7d8      	b.n	8006686 <_printf_common+0x9e>

080066d4 <_printf_i>:
 80066d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80066d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80066dc:	460c      	mov	r4, r1
 80066de:	7e09      	ldrb	r1, [r1, #24]
 80066e0:	b085      	sub	sp, #20
 80066e2:	296e      	cmp	r1, #110	; 0x6e
 80066e4:	4617      	mov	r7, r2
 80066e6:	4606      	mov	r6, r0
 80066e8:	4698      	mov	r8, r3
 80066ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80066ec:	f000 80b3 	beq.w	8006856 <_printf_i+0x182>
 80066f0:	d822      	bhi.n	8006738 <_printf_i+0x64>
 80066f2:	2963      	cmp	r1, #99	; 0x63
 80066f4:	d036      	beq.n	8006764 <_printf_i+0x90>
 80066f6:	d80a      	bhi.n	800670e <_printf_i+0x3a>
 80066f8:	2900      	cmp	r1, #0
 80066fa:	f000 80b9 	beq.w	8006870 <_printf_i+0x19c>
 80066fe:	2958      	cmp	r1, #88	; 0x58
 8006700:	f000 8083 	beq.w	800680a <_printf_i+0x136>
 8006704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006708:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800670c:	e032      	b.n	8006774 <_printf_i+0xa0>
 800670e:	2964      	cmp	r1, #100	; 0x64
 8006710:	d001      	beq.n	8006716 <_printf_i+0x42>
 8006712:	2969      	cmp	r1, #105	; 0x69
 8006714:	d1f6      	bne.n	8006704 <_printf_i+0x30>
 8006716:	6820      	ldr	r0, [r4, #0]
 8006718:	6813      	ldr	r3, [r2, #0]
 800671a:	0605      	lsls	r5, r0, #24
 800671c:	f103 0104 	add.w	r1, r3, #4
 8006720:	d52a      	bpl.n	8006778 <_printf_i+0xa4>
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6011      	str	r1, [r2, #0]
 8006726:	2b00      	cmp	r3, #0
 8006728:	da03      	bge.n	8006732 <_printf_i+0x5e>
 800672a:	222d      	movs	r2, #45	; 0x2d
 800672c:	425b      	negs	r3, r3
 800672e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006732:	486f      	ldr	r0, [pc, #444]	; (80068f0 <_printf_i+0x21c>)
 8006734:	220a      	movs	r2, #10
 8006736:	e039      	b.n	80067ac <_printf_i+0xd8>
 8006738:	2973      	cmp	r1, #115	; 0x73
 800673a:	f000 809d 	beq.w	8006878 <_printf_i+0x1a4>
 800673e:	d808      	bhi.n	8006752 <_printf_i+0x7e>
 8006740:	296f      	cmp	r1, #111	; 0x6f
 8006742:	d020      	beq.n	8006786 <_printf_i+0xb2>
 8006744:	2970      	cmp	r1, #112	; 0x70
 8006746:	d1dd      	bne.n	8006704 <_printf_i+0x30>
 8006748:	6823      	ldr	r3, [r4, #0]
 800674a:	f043 0320 	orr.w	r3, r3, #32
 800674e:	6023      	str	r3, [r4, #0]
 8006750:	e003      	b.n	800675a <_printf_i+0x86>
 8006752:	2975      	cmp	r1, #117	; 0x75
 8006754:	d017      	beq.n	8006786 <_printf_i+0xb2>
 8006756:	2978      	cmp	r1, #120	; 0x78
 8006758:	d1d4      	bne.n	8006704 <_printf_i+0x30>
 800675a:	2378      	movs	r3, #120	; 0x78
 800675c:	4865      	ldr	r0, [pc, #404]	; (80068f4 <_printf_i+0x220>)
 800675e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006762:	e055      	b.n	8006810 <_printf_i+0x13c>
 8006764:	6813      	ldr	r3, [r2, #0]
 8006766:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800676a:	1d19      	adds	r1, r3, #4
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	6011      	str	r1, [r2, #0]
 8006770:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006774:	2301      	movs	r3, #1
 8006776:	e08c      	b.n	8006892 <_printf_i+0x1be>
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800677e:	6011      	str	r1, [r2, #0]
 8006780:	bf18      	it	ne
 8006782:	b21b      	sxthne	r3, r3
 8006784:	e7cf      	b.n	8006726 <_printf_i+0x52>
 8006786:	6813      	ldr	r3, [r2, #0]
 8006788:	6825      	ldr	r5, [r4, #0]
 800678a:	1d18      	adds	r0, r3, #4
 800678c:	6010      	str	r0, [r2, #0]
 800678e:	0628      	lsls	r0, r5, #24
 8006790:	d501      	bpl.n	8006796 <_printf_i+0xc2>
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	e002      	b.n	800679c <_printf_i+0xc8>
 8006796:	0668      	lsls	r0, r5, #25
 8006798:	d5fb      	bpl.n	8006792 <_printf_i+0xbe>
 800679a:	881b      	ldrh	r3, [r3, #0]
 800679c:	296f      	cmp	r1, #111	; 0x6f
 800679e:	bf14      	ite	ne
 80067a0:	220a      	movne	r2, #10
 80067a2:	2208      	moveq	r2, #8
 80067a4:	4852      	ldr	r0, [pc, #328]	; (80068f0 <_printf_i+0x21c>)
 80067a6:	2100      	movs	r1, #0
 80067a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067ac:	6865      	ldr	r5, [r4, #4]
 80067ae:	2d00      	cmp	r5, #0
 80067b0:	60a5      	str	r5, [r4, #8]
 80067b2:	f2c0 8095 	blt.w	80068e0 <_printf_i+0x20c>
 80067b6:	6821      	ldr	r1, [r4, #0]
 80067b8:	f021 0104 	bic.w	r1, r1, #4
 80067bc:	6021      	str	r1, [r4, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d13d      	bne.n	800683e <_printf_i+0x16a>
 80067c2:	2d00      	cmp	r5, #0
 80067c4:	f040 808e 	bne.w	80068e4 <_printf_i+0x210>
 80067c8:	4665      	mov	r5, ip
 80067ca:	2a08      	cmp	r2, #8
 80067cc:	d10b      	bne.n	80067e6 <_printf_i+0x112>
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	07db      	lsls	r3, r3, #31
 80067d2:	d508      	bpl.n	80067e6 <_printf_i+0x112>
 80067d4:	6923      	ldr	r3, [r4, #16]
 80067d6:	6862      	ldr	r2, [r4, #4]
 80067d8:	429a      	cmp	r2, r3
 80067da:	bfde      	ittt	le
 80067dc:	2330      	movle	r3, #48	; 0x30
 80067de:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067e2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80067e6:	ebac 0305 	sub.w	r3, ip, r5
 80067ea:	6123      	str	r3, [r4, #16]
 80067ec:	f8cd 8000 	str.w	r8, [sp]
 80067f0:	463b      	mov	r3, r7
 80067f2:	aa03      	add	r2, sp, #12
 80067f4:	4621      	mov	r1, r4
 80067f6:	4630      	mov	r0, r6
 80067f8:	f7ff fef6 	bl	80065e8 <_printf_common>
 80067fc:	3001      	adds	r0, #1
 80067fe:	d14d      	bne.n	800689c <_printf_i+0x1c8>
 8006800:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006804:	b005      	add	sp, #20
 8006806:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800680a:	4839      	ldr	r0, [pc, #228]	; (80068f0 <_printf_i+0x21c>)
 800680c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006810:	6813      	ldr	r3, [r2, #0]
 8006812:	6821      	ldr	r1, [r4, #0]
 8006814:	1d1d      	adds	r5, r3, #4
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6015      	str	r5, [r2, #0]
 800681a:	060a      	lsls	r2, r1, #24
 800681c:	d50b      	bpl.n	8006836 <_printf_i+0x162>
 800681e:	07ca      	lsls	r2, r1, #31
 8006820:	bf44      	itt	mi
 8006822:	f041 0120 	orrmi.w	r1, r1, #32
 8006826:	6021      	strmi	r1, [r4, #0]
 8006828:	b91b      	cbnz	r3, 8006832 <_printf_i+0x15e>
 800682a:	6822      	ldr	r2, [r4, #0]
 800682c:	f022 0220 	bic.w	r2, r2, #32
 8006830:	6022      	str	r2, [r4, #0]
 8006832:	2210      	movs	r2, #16
 8006834:	e7b7      	b.n	80067a6 <_printf_i+0xd2>
 8006836:	064d      	lsls	r5, r1, #25
 8006838:	bf48      	it	mi
 800683a:	b29b      	uxthmi	r3, r3
 800683c:	e7ef      	b.n	800681e <_printf_i+0x14a>
 800683e:	4665      	mov	r5, ip
 8006840:	fbb3 f1f2 	udiv	r1, r3, r2
 8006844:	fb02 3311 	mls	r3, r2, r1, r3
 8006848:	5cc3      	ldrb	r3, [r0, r3]
 800684a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800684e:	460b      	mov	r3, r1
 8006850:	2900      	cmp	r1, #0
 8006852:	d1f5      	bne.n	8006840 <_printf_i+0x16c>
 8006854:	e7b9      	b.n	80067ca <_printf_i+0xf6>
 8006856:	6813      	ldr	r3, [r2, #0]
 8006858:	6825      	ldr	r5, [r4, #0]
 800685a:	1d18      	adds	r0, r3, #4
 800685c:	6961      	ldr	r1, [r4, #20]
 800685e:	6010      	str	r0, [r2, #0]
 8006860:	0628      	lsls	r0, r5, #24
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	d501      	bpl.n	800686a <_printf_i+0x196>
 8006866:	6019      	str	r1, [r3, #0]
 8006868:	e002      	b.n	8006870 <_printf_i+0x19c>
 800686a:	066a      	lsls	r2, r5, #25
 800686c:	d5fb      	bpl.n	8006866 <_printf_i+0x192>
 800686e:	8019      	strh	r1, [r3, #0]
 8006870:	2300      	movs	r3, #0
 8006872:	4665      	mov	r5, ip
 8006874:	6123      	str	r3, [r4, #16]
 8006876:	e7b9      	b.n	80067ec <_printf_i+0x118>
 8006878:	6813      	ldr	r3, [r2, #0]
 800687a:	1d19      	adds	r1, r3, #4
 800687c:	6011      	str	r1, [r2, #0]
 800687e:	681d      	ldr	r5, [r3, #0]
 8006880:	6862      	ldr	r2, [r4, #4]
 8006882:	2100      	movs	r1, #0
 8006884:	4628      	mov	r0, r5
 8006886:	f002 fac9 	bl	8008e1c <memchr>
 800688a:	b108      	cbz	r0, 8006890 <_printf_i+0x1bc>
 800688c:	1b40      	subs	r0, r0, r5
 800688e:	6060      	str	r0, [r4, #4]
 8006890:	6863      	ldr	r3, [r4, #4]
 8006892:	6123      	str	r3, [r4, #16]
 8006894:	2300      	movs	r3, #0
 8006896:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800689a:	e7a7      	b.n	80067ec <_printf_i+0x118>
 800689c:	6923      	ldr	r3, [r4, #16]
 800689e:	462a      	mov	r2, r5
 80068a0:	4639      	mov	r1, r7
 80068a2:	4630      	mov	r0, r6
 80068a4:	47c0      	blx	r8
 80068a6:	3001      	adds	r0, #1
 80068a8:	d0aa      	beq.n	8006800 <_printf_i+0x12c>
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	079b      	lsls	r3, r3, #30
 80068ae:	d413      	bmi.n	80068d8 <_printf_i+0x204>
 80068b0:	68e0      	ldr	r0, [r4, #12]
 80068b2:	9b03      	ldr	r3, [sp, #12]
 80068b4:	4298      	cmp	r0, r3
 80068b6:	bfb8      	it	lt
 80068b8:	4618      	movlt	r0, r3
 80068ba:	e7a3      	b.n	8006804 <_printf_i+0x130>
 80068bc:	2301      	movs	r3, #1
 80068be:	464a      	mov	r2, r9
 80068c0:	4639      	mov	r1, r7
 80068c2:	4630      	mov	r0, r6
 80068c4:	47c0      	blx	r8
 80068c6:	3001      	adds	r0, #1
 80068c8:	d09a      	beq.n	8006800 <_printf_i+0x12c>
 80068ca:	3501      	adds	r5, #1
 80068cc:	68e3      	ldr	r3, [r4, #12]
 80068ce:	9a03      	ldr	r2, [sp, #12]
 80068d0:	1a9b      	subs	r3, r3, r2
 80068d2:	42ab      	cmp	r3, r5
 80068d4:	dcf2      	bgt.n	80068bc <_printf_i+0x1e8>
 80068d6:	e7eb      	b.n	80068b0 <_printf_i+0x1dc>
 80068d8:	2500      	movs	r5, #0
 80068da:	f104 0919 	add.w	r9, r4, #25
 80068de:	e7f5      	b.n	80068cc <_printf_i+0x1f8>
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1ac      	bne.n	800683e <_printf_i+0x16a>
 80068e4:	7803      	ldrb	r3, [r0, #0]
 80068e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068ee:	e76c      	b.n	80067ca <_printf_i+0xf6>
 80068f0:	0800a272 	.word	0x0800a272
 80068f4:	0800a283 	.word	0x0800a283

080068f8 <_scanf_float>:
 80068f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068fc:	469a      	mov	sl, r3
 80068fe:	688b      	ldr	r3, [r1, #8]
 8006900:	4616      	mov	r6, r2
 8006902:	1e5a      	subs	r2, r3, #1
 8006904:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006908:	bf88      	it	hi
 800690a:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800690e:	b087      	sub	sp, #28
 8006910:	bf85      	ittet	hi
 8006912:	189b      	addhi	r3, r3, r2
 8006914:	9301      	strhi	r3, [sp, #4]
 8006916:	2300      	movls	r3, #0
 8006918:	f240 135d 	movwhi	r3, #349	; 0x15d
 800691c:	4688      	mov	r8, r1
 800691e:	f04f 0b00 	mov.w	fp, #0
 8006922:	bf8c      	ite	hi
 8006924:	608b      	strhi	r3, [r1, #8]
 8006926:	9301      	strls	r3, [sp, #4]
 8006928:	680b      	ldr	r3, [r1, #0]
 800692a:	4607      	mov	r7, r0
 800692c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006930:	f848 3b1c 	str.w	r3, [r8], #28
 8006934:	460c      	mov	r4, r1
 8006936:	4645      	mov	r5, r8
 8006938:	465a      	mov	r2, fp
 800693a:	46d9      	mov	r9, fp
 800693c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006940:	f8cd b008 	str.w	fp, [sp, #8]
 8006944:	68a1      	ldr	r1, [r4, #8]
 8006946:	b181      	cbz	r1, 800696a <_scanf_float+0x72>
 8006948:	6833      	ldr	r3, [r6, #0]
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	2b49      	cmp	r3, #73	; 0x49
 800694e:	d071      	beq.n	8006a34 <_scanf_float+0x13c>
 8006950:	d84d      	bhi.n	80069ee <_scanf_float+0xf6>
 8006952:	2b39      	cmp	r3, #57	; 0x39
 8006954:	d840      	bhi.n	80069d8 <_scanf_float+0xe0>
 8006956:	2b31      	cmp	r3, #49	; 0x31
 8006958:	f080 8088 	bcs.w	8006a6c <_scanf_float+0x174>
 800695c:	2b2d      	cmp	r3, #45	; 0x2d
 800695e:	f000 8090 	beq.w	8006a82 <_scanf_float+0x18a>
 8006962:	d815      	bhi.n	8006990 <_scanf_float+0x98>
 8006964:	2b2b      	cmp	r3, #43	; 0x2b
 8006966:	f000 808c 	beq.w	8006a82 <_scanf_float+0x18a>
 800696a:	f1b9 0f00 	cmp.w	r9, #0
 800696e:	d003      	beq.n	8006978 <_scanf_float+0x80>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006976:	6023      	str	r3, [r4, #0]
 8006978:	3a01      	subs	r2, #1
 800697a:	2a01      	cmp	r2, #1
 800697c:	f200 80ea 	bhi.w	8006b54 <_scanf_float+0x25c>
 8006980:	4545      	cmp	r5, r8
 8006982:	f200 80dc 	bhi.w	8006b3e <_scanf_float+0x246>
 8006986:	2601      	movs	r6, #1
 8006988:	4630      	mov	r0, r6
 800698a:	b007      	add	sp, #28
 800698c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006990:	2b2e      	cmp	r3, #46	; 0x2e
 8006992:	f000 809f 	beq.w	8006ad4 <_scanf_float+0x1dc>
 8006996:	2b30      	cmp	r3, #48	; 0x30
 8006998:	d1e7      	bne.n	800696a <_scanf_float+0x72>
 800699a:	6820      	ldr	r0, [r4, #0]
 800699c:	f410 7f80 	tst.w	r0, #256	; 0x100
 80069a0:	d064      	beq.n	8006a6c <_scanf_float+0x174>
 80069a2:	9b01      	ldr	r3, [sp, #4]
 80069a4:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80069a8:	6020      	str	r0, [r4, #0]
 80069aa:	f109 0901 	add.w	r9, r9, #1
 80069ae:	b11b      	cbz	r3, 80069b8 <_scanf_float+0xc0>
 80069b0:	3b01      	subs	r3, #1
 80069b2:	3101      	adds	r1, #1
 80069b4:	9301      	str	r3, [sp, #4]
 80069b6:	60a1      	str	r1, [r4, #8]
 80069b8:	68a3      	ldr	r3, [r4, #8]
 80069ba:	3b01      	subs	r3, #1
 80069bc:	60a3      	str	r3, [r4, #8]
 80069be:	6923      	ldr	r3, [r4, #16]
 80069c0:	3301      	adds	r3, #1
 80069c2:	6123      	str	r3, [r4, #16]
 80069c4:	6873      	ldr	r3, [r6, #4]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	6073      	str	r3, [r6, #4]
 80069cc:	f340 80ac 	ble.w	8006b28 <_scanf_float+0x230>
 80069d0:	6833      	ldr	r3, [r6, #0]
 80069d2:	3301      	adds	r3, #1
 80069d4:	6033      	str	r3, [r6, #0]
 80069d6:	e7b5      	b.n	8006944 <_scanf_float+0x4c>
 80069d8:	2b45      	cmp	r3, #69	; 0x45
 80069da:	f000 8085 	beq.w	8006ae8 <_scanf_float+0x1f0>
 80069de:	2b46      	cmp	r3, #70	; 0x46
 80069e0:	d06a      	beq.n	8006ab8 <_scanf_float+0x1c0>
 80069e2:	2b41      	cmp	r3, #65	; 0x41
 80069e4:	d1c1      	bne.n	800696a <_scanf_float+0x72>
 80069e6:	2a01      	cmp	r2, #1
 80069e8:	d1bf      	bne.n	800696a <_scanf_float+0x72>
 80069ea:	2202      	movs	r2, #2
 80069ec:	e046      	b.n	8006a7c <_scanf_float+0x184>
 80069ee:	2b65      	cmp	r3, #101	; 0x65
 80069f0:	d07a      	beq.n	8006ae8 <_scanf_float+0x1f0>
 80069f2:	d818      	bhi.n	8006a26 <_scanf_float+0x12e>
 80069f4:	2b54      	cmp	r3, #84	; 0x54
 80069f6:	d066      	beq.n	8006ac6 <_scanf_float+0x1ce>
 80069f8:	d811      	bhi.n	8006a1e <_scanf_float+0x126>
 80069fa:	2b4e      	cmp	r3, #78	; 0x4e
 80069fc:	d1b5      	bne.n	800696a <_scanf_float+0x72>
 80069fe:	2a00      	cmp	r2, #0
 8006a00:	d146      	bne.n	8006a90 <_scanf_float+0x198>
 8006a02:	f1b9 0f00 	cmp.w	r9, #0
 8006a06:	d145      	bne.n	8006a94 <_scanf_float+0x19c>
 8006a08:	6821      	ldr	r1, [r4, #0]
 8006a0a:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006a0e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006a12:	d13f      	bne.n	8006a94 <_scanf_float+0x19c>
 8006a14:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006a18:	6021      	str	r1, [r4, #0]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	e02e      	b.n	8006a7c <_scanf_float+0x184>
 8006a1e:	2b59      	cmp	r3, #89	; 0x59
 8006a20:	d01e      	beq.n	8006a60 <_scanf_float+0x168>
 8006a22:	2b61      	cmp	r3, #97	; 0x61
 8006a24:	e7de      	b.n	80069e4 <_scanf_float+0xec>
 8006a26:	2b6e      	cmp	r3, #110	; 0x6e
 8006a28:	d0e9      	beq.n	80069fe <_scanf_float+0x106>
 8006a2a:	d815      	bhi.n	8006a58 <_scanf_float+0x160>
 8006a2c:	2b66      	cmp	r3, #102	; 0x66
 8006a2e:	d043      	beq.n	8006ab8 <_scanf_float+0x1c0>
 8006a30:	2b69      	cmp	r3, #105	; 0x69
 8006a32:	d19a      	bne.n	800696a <_scanf_float+0x72>
 8006a34:	f1bb 0f00 	cmp.w	fp, #0
 8006a38:	d138      	bne.n	8006aac <_scanf_float+0x1b4>
 8006a3a:	f1b9 0f00 	cmp.w	r9, #0
 8006a3e:	d197      	bne.n	8006970 <_scanf_float+0x78>
 8006a40:	6821      	ldr	r1, [r4, #0]
 8006a42:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006a46:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006a4a:	d195      	bne.n	8006978 <_scanf_float+0x80>
 8006a4c:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006a50:	6021      	str	r1, [r4, #0]
 8006a52:	f04f 0b01 	mov.w	fp, #1
 8006a56:	e011      	b.n	8006a7c <_scanf_float+0x184>
 8006a58:	2b74      	cmp	r3, #116	; 0x74
 8006a5a:	d034      	beq.n	8006ac6 <_scanf_float+0x1ce>
 8006a5c:	2b79      	cmp	r3, #121	; 0x79
 8006a5e:	d184      	bne.n	800696a <_scanf_float+0x72>
 8006a60:	f1bb 0f07 	cmp.w	fp, #7
 8006a64:	d181      	bne.n	800696a <_scanf_float+0x72>
 8006a66:	f04f 0b08 	mov.w	fp, #8
 8006a6a:	e007      	b.n	8006a7c <_scanf_float+0x184>
 8006a6c:	eb12 0f0b 	cmn.w	r2, fp
 8006a70:	f47f af7b 	bne.w	800696a <_scanf_float+0x72>
 8006a74:	6821      	ldr	r1, [r4, #0]
 8006a76:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006a7a:	6021      	str	r1, [r4, #0]
 8006a7c:	702b      	strb	r3, [r5, #0]
 8006a7e:	3501      	adds	r5, #1
 8006a80:	e79a      	b.n	80069b8 <_scanf_float+0xc0>
 8006a82:	6821      	ldr	r1, [r4, #0]
 8006a84:	0608      	lsls	r0, r1, #24
 8006a86:	f57f af70 	bpl.w	800696a <_scanf_float+0x72>
 8006a8a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006a8e:	e7f4      	b.n	8006a7a <_scanf_float+0x182>
 8006a90:	2a02      	cmp	r2, #2
 8006a92:	d047      	beq.n	8006b24 <_scanf_float+0x22c>
 8006a94:	f1bb 0f01 	cmp.w	fp, #1
 8006a98:	d003      	beq.n	8006aa2 <_scanf_float+0x1aa>
 8006a9a:	f1bb 0f04 	cmp.w	fp, #4
 8006a9e:	f47f af64 	bne.w	800696a <_scanf_float+0x72>
 8006aa2:	f10b 0b01 	add.w	fp, fp, #1
 8006aa6:	fa5f fb8b 	uxtb.w	fp, fp
 8006aaa:	e7e7      	b.n	8006a7c <_scanf_float+0x184>
 8006aac:	f1bb 0f03 	cmp.w	fp, #3
 8006ab0:	d0f7      	beq.n	8006aa2 <_scanf_float+0x1aa>
 8006ab2:	f1bb 0f05 	cmp.w	fp, #5
 8006ab6:	e7f2      	b.n	8006a9e <_scanf_float+0x1a6>
 8006ab8:	f1bb 0f02 	cmp.w	fp, #2
 8006abc:	f47f af55 	bne.w	800696a <_scanf_float+0x72>
 8006ac0:	f04f 0b03 	mov.w	fp, #3
 8006ac4:	e7da      	b.n	8006a7c <_scanf_float+0x184>
 8006ac6:	f1bb 0f06 	cmp.w	fp, #6
 8006aca:	f47f af4e 	bne.w	800696a <_scanf_float+0x72>
 8006ace:	f04f 0b07 	mov.w	fp, #7
 8006ad2:	e7d3      	b.n	8006a7c <_scanf_float+0x184>
 8006ad4:	6821      	ldr	r1, [r4, #0]
 8006ad6:	0588      	lsls	r0, r1, #22
 8006ad8:	f57f af47 	bpl.w	800696a <_scanf_float+0x72>
 8006adc:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006ae0:	6021      	str	r1, [r4, #0]
 8006ae2:	f8cd 9008 	str.w	r9, [sp, #8]
 8006ae6:	e7c9      	b.n	8006a7c <_scanf_float+0x184>
 8006ae8:	6821      	ldr	r1, [r4, #0]
 8006aea:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006aee:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006af2:	d006      	beq.n	8006b02 <_scanf_float+0x20a>
 8006af4:	0548      	lsls	r0, r1, #21
 8006af6:	f57f af38 	bpl.w	800696a <_scanf_float+0x72>
 8006afa:	f1b9 0f00 	cmp.w	r9, #0
 8006afe:	f43f af3b 	beq.w	8006978 <_scanf_float+0x80>
 8006b02:	0588      	lsls	r0, r1, #22
 8006b04:	bf58      	it	pl
 8006b06:	9802      	ldrpl	r0, [sp, #8]
 8006b08:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006b0c:	bf58      	it	pl
 8006b0e:	eba9 0000 	subpl.w	r0, r9, r0
 8006b12:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006b16:	bf58      	it	pl
 8006b18:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006b1c:	6021      	str	r1, [r4, #0]
 8006b1e:	f04f 0900 	mov.w	r9, #0
 8006b22:	e7ab      	b.n	8006a7c <_scanf_float+0x184>
 8006b24:	2203      	movs	r2, #3
 8006b26:	e7a9      	b.n	8006a7c <_scanf_float+0x184>
 8006b28:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b2c:	4631      	mov	r1, r6
 8006b2e:	4638      	mov	r0, r7
 8006b30:	9205      	str	r2, [sp, #20]
 8006b32:	4798      	blx	r3
 8006b34:	9a05      	ldr	r2, [sp, #20]
 8006b36:	2800      	cmp	r0, #0
 8006b38:	f43f af04 	beq.w	8006944 <_scanf_float+0x4c>
 8006b3c:	e715      	b.n	800696a <_scanf_float+0x72>
 8006b3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b42:	4632      	mov	r2, r6
 8006b44:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006b48:	4638      	mov	r0, r7
 8006b4a:	4798      	blx	r3
 8006b4c:	6923      	ldr	r3, [r4, #16]
 8006b4e:	3b01      	subs	r3, #1
 8006b50:	6123      	str	r3, [r4, #16]
 8006b52:	e715      	b.n	8006980 <_scanf_float+0x88>
 8006b54:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8006b58:	2b06      	cmp	r3, #6
 8006b5a:	d80a      	bhi.n	8006b72 <_scanf_float+0x27a>
 8006b5c:	f1bb 0f02 	cmp.w	fp, #2
 8006b60:	d967      	bls.n	8006c32 <_scanf_float+0x33a>
 8006b62:	f1ab 0b03 	sub.w	fp, fp, #3
 8006b66:	fa5f fb8b 	uxtb.w	fp, fp
 8006b6a:	eba5 0b0b 	sub.w	fp, r5, fp
 8006b6e:	455d      	cmp	r5, fp
 8006b70:	d14a      	bne.n	8006c08 <_scanf_float+0x310>
 8006b72:	6823      	ldr	r3, [r4, #0]
 8006b74:	05da      	lsls	r2, r3, #23
 8006b76:	d51f      	bpl.n	8006bb8 <_scanf_float+0x2c0>
 8006b78:	055b      	lsls	r3, r3, #21
 8006b7a:	d467      	bmi.n	8006c4c <_scanf_float+0x354>
 8006b7c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006b80:	6923      	ldr	r3, [r4, #16]
 8006b82:	2965      	cmp	r1, #101	; 0x65
 8006b84:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8006b88:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8006b8c:	6123      	str	r3, [r4, #16]
 8006b8e:	d00d      	beq.n	8006bac <_scanf_float+0x2b4>
 8006b90:	2945      	cmp	r1, #69	; 0x45
 8006b92:	d00b      	beq.n	8006bac <_scanf_float+0x2b4>
 8006b94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b98:	4632      	mov	r2, r6
 8006b9a:	4638      	mov	r0, r7
 8006b9c:	4798      	blx	r3
 8006b9e:	6923      	ldr	r3, [r4, #16]
 8006ba0:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	f1a5 0b02 	sub.w	fp, r5, #2
 8006baa:	6123      	str	r3, [r4, #16]
 8006bac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bb0:	4632      	mov	r2, r6
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	4798      	blx	r3
 8006bb6:	465d      	mov	r5, fp
 8006bb8:	6826      	ldr	r6, [r4, #0]
 8006bba:	f016 0610 	ands.w	r6, r6, #16
 8006bbe:	d176      	bne.n	8006cae <_scanf_float+0x3b6>
 8006bc0:	702e      	strb	r6, [r5, #0]
 8006bc2:	6823      	ldr	r3, [r4, #0]
 8006bc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bcc:	d141      	bne.n	8006c52 <_scanf_float+0x35a>
 8006bce:	9b02      	ldr	r3, [sp, #8]
 8006bd0:	eba9 0303 	sub.w	r3, r9, r3
 8006bd4:	425a      	negs	r2, r3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d148      	bne.n	8006c6c <_scanf_float+0x374>
 8006bda:	4641      	mov	r1, r8
 8006bdc:	2200      	movs	r2, #0
 8006bde:	4638      	mov	r0, r7
 8006be0:	f000 fee6 	bl	80079b0 <_strtod_r>
 8006be4:	6825      	ldr	r5, [r4, #0]
 8006be6:	4680      	mov	r8, r0
 8006be8:	f015 0f02 	tst.w	r5, #2
 8006bec:	4689      	mov	r9, r1
 8006bee:	f8da 3000 	ldr.w	r3, [sl]
 8006bf2:	d046      	beq.n	8006c82 <_scanf_float+0x38a>
 8006bf4:	1d1a      	adds	r2, r3, #4
 8006bf6:	f8ca 2000 	str.w	r2, [sl]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	e9c3 8900 	strd	r8, r9, [r3]
 8006c00:	68e3      	ldr	r3, [r4, #12]
 8006c02:	3301      	adds	r3, #1
 8006c04:	60e3      	str	r3, [r4, #12]
 8006c06:	e6bf      	b.n	8006988 <_scanf_float+0x90>
 8006c08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c0c:	4632      	mov	r2, r6
 8006c0e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c12:	4638      	mov	r0, r7
 8006c14:	4798      	blx	r3
 8006c16:	6923      	ldr	r3, [r4, #16]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	6123      	str	r3, [r4, #16]
 8006c1c:	e7a7      	b.n	8006b6e <_scanf_float+0x276>
 8006c1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c22:	4632      	mov	r2, r6
 8006c24:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c28:	4638      	mov	r0, r7
 8006c2a:	4798      	blx	r3
 8006c2c:	6923      	ldr	r3, [r4, #16]
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	6123      	str	r3, [r4, #16]
 8006c32:	4545      	cmp	r5, r8
 8006c34:	d8f3      	bhi.n	8006c1e <_scanf_float+0x326>
 8006c36:	e6a6      	b.n	8006986 <_scanf_float+0x8e>
 8006c38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c3c:	4632      	mov	r2, r6
 8006c3e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006c42:	4638      	mov	r0, r7
 8006c44:	4798      	blx	r3
 8006c46:	6923      	ldr	r3, [r4, #16]
 8006c48:	3b01      	subs	r3, #1
 8006c4a:	6123      	str	r3, [r4, #16]
 8006c4c:	4545      	cmp	r5, r8
 8006c4e:	d8f3      	bhi.n	8006c38 <_scanf_float+0x340>
 8006c50:	e699      	b.n	8006986 <_scanf_float+0x8e>
 8006c52:	9b03      	ldr	r3, [sp, #12]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d0c0      	beq.n	8006bda <_scanf_float+0x2e2>
 8006c58:	9904      	ldr	r1, [sp, #16]
 8006c5a:	230a      	movs	r3, #10
 8006c5c:	4632      	mov	r2, r6
 8006c5e:	3101      	adds	r1, #1
 8006c60:	4638      	mov	r0, r7
 8006c62:	f000 ff31 	bl	8007ac8 <_strtol_r>
 8006c66:	9b03      	ldr	r3, [sp, #12]
 8006c68:	9d04      	ldr	r5, [sp, #16]
 8006c6a:	1ac2      	subs	r2, r0, r3
 8006c6c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006c70:	429d      	cmp	r5, r3
 8006c72:	bf28      	it	cs
 8006c74:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006c78:	490e      	ldr	r1, [pc, #56]	; (8006cb4 <_scanf_float+0x3bc>)
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	f000 f854 	bl	8006d28 <siprintf>
 8006c80:	e7ab      	b.n	8006bda <_scanf_float+0x2e2>
 8006c82:	1d1f      	adds	r7, r3, #4
 8006c84:	f015 0504 	ands.w	r5, r5, #4
 8006c88:	f8ca 7000 	str.w	r7, [sl]
 8006c8c:	d1b5      	bne.n	8006bfa <_scanf_float+0x302>
 8006c8e:	681f      	ldr	r7, [r3, #0]
 8006c90:	4602      	mov	r2, r0
 8006c92:	460b      	mov	r3, r1
 8006c94:	f7f9 feba 	bl	8000a0c <__aeabi_dcmpun>
 8006c98:	b120      	cbz	r0, 8006ca4 <_scanf_float+0x3ac>
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f000 f80c 	bl	8006cb8 <nanf>
 8006ca0:	6038      	str	r0, [r7, #0]
 8006ca2:	e7ad      	b.n	8006c00 <_scanf_float+0x308>
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	f7f9 ff0e 	bl	8000ac8 <__aeabi_d2f>
 8006cac:	e7f8      	b.n	8006ca0 <_scanf_float+0x3a8>
 8006cae:	2600      	movs	r6, #0
 8006cb0:	e66a      	b.n	8006988 <_scanf_float+0x90>
 8006cb2:	bf00      	nop
 8006cb4:	0800a294 	.word	0x0800a294

08006cb8 <nanf>:
 8006cb8:	4800      	ldr	r0, [pc, #0]	; (8006cbc <nanf+0x4>)
 8006cba:	4770      	bx	lr
 8006cbc:	7fc00000 	.word	0x7fc00000

08006cc0 <sniprintf>:
 8006cc0:	b40c      	push	{r2, r3}
 8006cc2:	b530      	push	{r4, r5, lr}
 8006cc4:	4b17      	ldr	r3, [pc, #92]	; (8006d24 <sniprintf+0x64>)
 8006cc6:	1e0c      	subs	r4, r1, #0
 8006cc8:	b09d      	sub	sp, #116	; 0x74
 8006cca:	681d      	ldr	r5, [r3, #0]
 8006ccc:	da08      	bge.n	8006ce0 <sniprintf+0x20>
 8006cce:	238b      	movs	r3, #139	; 0x8b
 8006cd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006cd4:	602b      	str	r3, [r5, #0]
 8006cd6:	b01d      	add	sp, #116	; 0x74
 8006cd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006cdc:	b002      	add	sp, #8
 8006cde:	4770      	bx	lr
 8006ce0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006ce4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006ce8:	bf0c      	ite	eq
 8006cea:	4623      	moveq	r3, r4
 8006cec:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8006cf0:	9304      	str	r3, [sp, #16]
 8006cf2:	9307      	str	r3, [sp, #28]
 8006cf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006cf8:	9002      	str	r0, [sp, #8]
 8006cfa:	9006      	str	r0, [sp, #24]
 8006cfc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d00:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d02:	ab21      	add	r3, sp, #132	; 0x84
 8006d04:	a902      	add	r1, sp, #8
 8006d06:	4628      	mov	r0, r5
 8006d08:	9301      	str	r3, [sp, #4]
 8006d0a:	f002 fd9b 	bl	8009844 <_svfiprintf_r>
 8006d0e:	1c43      	adds	r3, r0, #1
 8006d10:	bfbc      	itt	lt
 8006d12:	238b      	movlt	r3, #139	; 0x8b
 8006d14:	602b      	strlt	r3, [r5, #0]
 8006d16:	2c00      	cmp	r4, #0
 8006d18:	d0dd      	beq.n	8006cd6 <sniprintf+0x16>
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	9b02      	ldr	r3, [sp, #8]
 8006d1e:	701a      	strb	r2, [r3, #0]
 8006d20:	e7d9      	b.n	8006cd6 <sniprintf+0x16>
 8006d22:	bf00      	nop
 8006d24:	20000018 	.word	0x20000018

08006d28 <siprintf>:
 8006d28:	b40e      	push	{r1, r2, r3}
 8006d2a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d2e:	b500      	push	{lr}
 8006d30:	b09c      	sub	sp, #112	; 0x70
 8006d32:	ab1d      	add	r3, sp, #116	; 0x74
 8006d34:	9002      	str	r0, [sp, #8]
 8006d36:	9006      	str	r0, [sp, #24]
 8006d38:	9107      	str	r1, [sp, #28]
 8006d3a:	9104      	str	r1, [sp, #16]
 8006d3c:	4808      	ldr	r0, [pc, #32]	; (8006d60 <siprintf+0x38>)
 8006d3e:	4909      	ldr	r1, [pc, #36]	; (8006d64 <siprintf+0x3c>)
 8006d40:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d44:	9105      	str	r1, [sp, #20]
 8006d46:	6800      	ldr	r0, [r0, #0]
 8006d48:	a902      	add	r1, sp, #8
 8006d4a:	9301      	str	r3, [sp, #4]
 8006d4c:	f002 fd7a 	bl	8009844 <_svfiprintf_r>
 8006d50:	2200      	movs	r2, #0
 8006d52:	9b02      	ldr	r3, [sp, #8]
 8006d54:	701a      	strb	r2, [r3, #0]
 8006d56:	b01c      	add	sp, #112	; 0x70
 8006d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d5c:	b003      	add	sp, #12
 8006d5e:	4770      	bx	lr
 8006d60:	20000018 	.word	0x20000018
 8006d64:	ffff0208 	.word	0xffff0208

08006d68 <sulp>:
 8006d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6c:	460f      	mov	r7, r1
 8006d6e:	4690      	mov	r8, r2
 8006d70:	f002 fb2c 	bl	80093cc <__ulp>
 8006d74:	4604      	mov	r4, r0
 8006d76:	460d      	mov	r5, r1
 8006d78:	f1b8 0f00 	cmp.w	r8, #0
 8006d7c:	d011      	beq.n	8006da2 <sulp+0x3a>
 8006d7e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006d82:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	dd0b      	ble.n	8006da2 <sulp+0x3a>
 8006d8a:	2400      	movs	r4, #0
 8006d8c:	051b      	lsls	r3, r3, #20
 8006d8e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006d92:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006d96:	4622      	mov	r2, r4
 8006d98:	462b      	mov	r3, r5
 8006d9a:	f7f9 fb9d 	bl	80004d8 <__aeabi_dmul>
 8006d9e:	4604      	mov	r4, r0
 8006da0:	460d      	mov	r5, r1
 8006da2:	4620      	mov	r0, r4
 8006da4:	4629      	mov	r1, r5
 8006da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006daa:	0000      	movs	r0, r0
 8006dac:	0000      	movs	r0, r0
	...

08006db0 <_strtod_l>:
 8006db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006db4:	461f      	mov	r7, r3
 8006db6:	2300      	movs	r3, #0
 8006db8:	b0a1      	sub	sp, #132	; 0x84
 8006dba:	4683      	mov	fp, r0
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	460e      	mov	r6, r1
 8006dc0:	9217      	str	r2, [sp, #92]	; 0x5c
 8006dc2:	931c      	str	r3, [sp, #112]	; 0x70
 8006dc4:	f001 ffff 	bl	8008dc6 <__localeconv_l>
 8006dc8:	4680      	mov	r8, r0
 8006dca:	6800      	ldr	r0, [r0, #0]
 8006dcc:	f7f9 f9c0 	bl	8000150 <strlen>
 8006dd0:	f04f 0900 	mov.w	r9, #0
 8006dd4:	4604      	mov	r4, r0
 8006dd6:	f04f 0a00 	mov.w	sl, #0
 8006dda:	961b      	str	r6, [sp, #108]	; 0x6c
 8006ddc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dde:	781a      	ldrb	r2, [r3, #0]
 8006de0:	2a0d      	cmp	r2, #13
 8006de2:	d832      	bhi.n	8006e4a <_strtod_l+0x9a>
 8006de4:	2a09      	cmp	r2, #9
 8006de6:	d236      	bcs.n	8006e56 <_strtod_l+0xa6>
 8006de8:	2a00      	cmp	r2, #0
 8006dea:	d03e      	beq.n	8006e6a <_strtod_l+0xba>
 8006dec:	2300      	movs	r3, #0
 8006dee:	930d      	str	r3, [sp, #52]	; 0x34
 8006df0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006df2:	782b      	ldrb	r3, [r5, #0]
 8006df4:	2b30      	cmp	r3, #48	; 0x30
 8006df6:	f040 80ac 	bne.w	8006f52 <_strtod_l+0x1a2>
 8006dfa:	786b      	ldrb	r3, [r5, #1]
 8006dfc:	2b58      	cmp	r3, #88	; 0x58
 8006dfe:	d001      	beq.n	8006e04 <_strtod_l+0x54>
 8006e00:	2b78      	cmp	r3, #120	; 0x78
 8006e02:	d167      	bne.n	8006ed4 <_strtod_l+0x124>
 8006e04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e06:	9702      	str	r7, [sp, #8]
 8006e08:	9301      	str	r3, [sp, #4]
 8006e0a:	ab1c      	add	r3, sp, #112	; 0x70
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	4a89      	ldr	r2, [pc, #548]	; (8007034 <_strtod_l+0x284>)
 8006e10:	ab1d      	add	r3, sp, #116	; 0x74
 8006e12:	a91b      	add	r1, sp, #108	; 0x6c
 8006e14:	4658      	mov	r0, fp
 8006e16:	f001 fcfb 	bl	8008810 <__gethex>
 8006e1a:	f010 0407 	ands.w	r4, r0, #7
 8006e1e:	4606      	mov	r6, r0
 8006e20:	d005      	beq.n	8006e2e <_strtod_l+0x7e>
 8006e22:	2c06      	cmp	r4, #6
 8006e24:	d12b      	bne.n	8006e7e <_strtod_l+0xce>
 8006e26:	2300      	movs	r3, #0
 8006e28:	3501      	adds	r5, #1
 8006e2a:	951b      	str	r5, [sp, #108]	; 0x6c
 8006e2c:	930d      	str	r3, [sp, #52]	; 0x34
 8006e2e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f040 85a6 	bne.w	8007982 <_strtod_l+0xbd2>
 8006e36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e38:	b1e3      	cbz	r3, 8006e74 <_strtod_l+0xc4>
 8006e3a:	464a      	mov	r2, r9
 8006e3c:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8006e40:	4610      	mov	r0, r2
 8006e42:	4619      	mov	r1, r3
 8006e44:	b021      	add	sp, #132	; 0x84
 8006e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e4a:	2a2b      	cmp	r2, #43	; 0x2b
 8006e4c:	d015      	beq.n	8006e7a <_strtod_l+0xca>
 8006e4e:	2a2d      	cmp	r2, #45	; 0x2d
 8006e50:	d004      	beq.n	8006e5c <_strtod_l+0xac>
 8006e52:	2a20      	cmp	r2, #32
 8006e54:	d1ca      	bne.n	8006dec <_strtod_l+0x3c>
 8006e56:	3301      	adds	r3, #1
 8006e58:	931b      	str	r3, [sp, #108]	; 0x6c
 8006e5a:	e7bf      	b.n	8006ddc <_strtod_l+0x2c>
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	920d      	str	r2, [sp, #52]	; 0x34
 8006e60:	1c5a      	adds	r2, r3, #1
 8006e62:	921b      	str	r2, [sp, #108]	; 0x6c
 8006e64:	785b      	ldrb	r3, [r3, #1]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d1c2      	bne.n	8006df0 <_strtod_l+0x40>
 8006e6a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e6c:	961b      	str	r6, [sp, #108]	; 0x6c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	f040 8585 	bne.w	800797e <_strtod_l+0xbce>
 8006e74:	464a      	mov	r2, r9
 8006e76:	4653      	mov	r3, sl
 8006e78:	e7e2      	b.n	8006e40 <_strtod_l+0x90>
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	e7ef      	b.n	8006e5e <_strtod_l+0xae>
 8006e7e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006e80:	b13a      	cbz	r2, 8006e92 <_strtod_l+0xe2>
 8006e82:	2135      	movs	r1, #53	; 0x35
 8006e84:	a81e      	add	r0, sp, #120	; 0x78
 8006e86:	f002 fb94 	bl	80095b2 <__copybits>
 8006e8a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006e8c:	4658      	mov	r0, fp
 8006e8e:	f002 f807 	bl	8008ea0 <_Bfree>
 8006e92:	3c01      	subs	r4, #1
 8006e94:	2c04      	cmp	r4, #4
 8006e96:	d806      	bhi.n	8006ea6 <_strtod_l+0xf6>
 8006e98:	e8df f004 	tbb	[pc, r4]
 8006e9c:	1714030a 	.word	0x1714030a
 8006ea0:	0a          	.byte	0x0a
 8006ea1:	00          	.byte	0x00
 8006ea2:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8006ea6:	0731      	lsls	r1, r6, #28
 8006ea8:	d5c1      	bpl.n	8006e2e <_strtod_l+0x7e>
 8006eaa:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8006eae:	e7be      	b.n	8006e2e <_strtod_l+0x7e>
 8006eb0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006eb2:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8006eb6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006eba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006ebe:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8006ec2:	e7f0      	b.n	8006ea6 <_strtod_l+0xf6>
 8006ec4:	f8df a170 	ldr.w	sl, [pc, #368]	; 8007038 <_strtod_l+0x288>
 8006ec8:	e7ed      	b.n	8006ea6 <_strtod_l+0xf6>
 8006eca:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8006ece:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006ed2:	e7e8      	b.n	8006ea6 <_strtod_l+0xf6>
 8006ed4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ed6:	1c5a      	adds	r2, r3, #1
 8006ed8:	921b      	str	r2, [sp, #108]	; 0x6c
 8006eda:	785b      	ldrb	r3, [r3, #1]
 8006edc:	2b30      	cmp	r3, #48	; 0x30
 8006ede:	d0f9      	beq.n	8006ed4 <_strtod_l+0x124>
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d0a4      	beq.n	8006e2e <_strtod_l+0x7e>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	2500      	movs	r5, #0
 8006ee8:	220a      	movs	r2, #10
 8006eea:	9307      	str	r3, [sp, #28]
 8006eec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006eee:	9506      	str	r5, [sp, #24]
 8006ef0:	9308      	str	r3, [sp, #32]
 8006ef2:	9504      	str	r5, [sp, #16]
 8006ef4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006ef6:	7807      	ldrb	r7, [r0, #0]
 8006ef8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006efc:	b2d9      	uxtb	r1, r3
 8006efe:	2909      	cmp	r1, #9
 8006f00:	d929      	bls.n	8006f56 <_strtod_l+0x1a6>
 8006f02:	4622      	mov	r2, r4
 8006f04:	f8d8 1000 	ldr.w	r1, [r8]
 8006f08:	f002 fda4 	bl	8009a54 <strncmp>
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	d031      	beq.n	8006f74 <_strtod_l+0x1c4>
 8006f10:	2000      	movs	r0, #0
 8006f12:	463b      	mov	r3, r7
 8006f14:	4602      	mov	r2, r0
 8006f16:	9c04      	ldr	r4, [sp, #16]
 8006f18:	9005      	str	r0, [sp, #20]
 8006f1a:	2b65      	cmp	r3, #101	; 0x65
 8006f1c:	d001      	beq.n	8006f22 <_strtod_l+0x172>
 8006f1e:	2b45      	cmp	r3, #69	; 0x45
 8006f20:	d114      	bne.n	8006f4c <_strtod_l+0x19c>
 8006f22:	b924      	cbnz	r4, 8006f2e <_strtod_l+0x17e>
 8006f24:	b910      	cbnz	r0, 8006f2c <_strtod_l+0x17c>
 8006f26:	9b07      	ldr	r3, [sp, #28]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d09e      	beq.n	8006e6a <_strtod_l+0xba>
 8006f2c:	2400      	movs	r4, #0
 8006f2e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006f30:	1c73      	adds	r3, r6, #1
 8006f32:	931b      	str	r3, [sp, #108]	; 0x6c
 8006f34:	7873      	ldrb	r3, [r6, #1]
 8006f36:	2b2b      	cmp	r3, #43	; 0x2b
 8006f38:	d078      	beq.n	800702c <_strtod_l+0x27c>
 8006f3a:	2b2d      	cmp	r3, #45	; 0x2d
 8006f3c:	d070      	beq.n	8007020 <_strtod_l+0x270>
 8006f3e:	f04f 0c00 	mov.w	ip, #0
 8006f42:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006f46:	2f09      	cmp	r7, #9
 8006f48:	d97c      	bls.n	8007044 <_strtod_l+0x294>
 8006f4a:	961b      	str	r6, [sp, #108]	; 0x6c
 8006f4c:	f04f 0e00 	mov.w	lr, #0
 8006f50:	e09a      	b.n	8007088 <_strtod_l+0x2d8>
 8006f52:	2300      	movs	r3, #0
 8006f54:	e7c7      	b.n	8006ee6 <_strtod_l+0x136>
 8006f56:	9904      	ldr	r1, [sp, #16]
 8006f58:	3001      	adds	r0, #1
 8006f5a:	2908      	cmp	r1, #8
 8006f5c:	bfd7      	itett	le
 8006f5e:	9906      	ldrle	r1, [sp, #24]
 8006f60:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006f64:	fb02 3301 	mlale	r3, r2, r1, r3
 8006f68:	9306      	strle	r3, [sp, #24]
 8006f6a:	9b04      	ldr	r3, [sp, #16]
 8006f6c:	901b      	str	r0, [sp, #108]	; 0x6c
 8006f6e:	3301      	adds	r3, #1
 8006f70:	9304      	str	r3, [sp, #16]
 8006f72:	e7bf      	b.n	8006ef4 <_strtod_l+0x144>
 8006f74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f76:	191a      	adds	r2, r3, r4
 8006f78:	921b      	str	r2, [sp, #108]	; 0x6c
 8006f7a:	9a04      	ldr	r2, [sp, #16]
 8006f7c:	5d1b      	ldrb	r3, [r3, r4]
 8006f7e:	2a00      	cmp	r2, #0
 8006f80:	d037      	beq.n	8006ff2 <_strtod_l+0x242>
 8006f82:	4602      	mov	r2, r0
 8006f84:	9c04      	ldr	r4, [sp, #16]
 8006f86:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006f8a:	2909      	cmp	r1, #9
 8006f8c:	d913      	bls.n	8006fb6 <_strtod_l+0x206>
 8006f8e:	2101      	movs	r1, #1
 8006f90:	9105      	str	r1, [sp, #20]
 8006f92:	e7c2      	b.n	8006f1a <_strtod_l+0x16a>
 8006f94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f96:	3001      	adds	r0, #1
 8006f98:	1c5a      	adds	r2, r3, #1
 8006f9a:	921b      	str	r2, [sp, #108]	; 0x6c
 8006f9c:	785b      	ldrb	r3, [r3, #1]
 8006f9e:	2b30      	cmp	r3, #48	; 0x30
 8006fa0:	d0f8      	beq.n	8006f94 <_strtod_l+0x1e4>
 8006fa2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006fa6:	2a08      	cmp	r2, #8
 8006fa8:	f200 84f0 	bhi.w	800798c <_strtod_l+0xbdc>
 8006fac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006fae:	9208      	str	r2, [sp, #32]
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	2000      	movs	r0, #0
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006fba:	f100 0101 	add.w	r1, r0, #1
 8006fbe:	d012      	beq.n	8006fe6 <_strtod_l+0x236>
 8006fc0:	440a      	add	r2, r1
 8006fc2:	270a      	movs	r7, #10
 8006fc4:	4621      	mov	r1, r4
 8006fc6:	eb00 0c04 	add.w	ip, r0, r4
 8006fca:	458c      	cmp	ip, r1
 8006fcc:	d113      	bne.n	8006ff6 <_strtod_l+0x246>
 8006fce:	1821      	adds	r1, r4, r0
 8006fd0:	2908      	cmp	r1, #8
 8006fd2:	f104 0401 	add.w	r4, r4, #1
 8006fd6:	4404      	add	r4, r0
 8006fd8:	dc19      	bgt.n	800700e <_strtod_l+0x25e>
 8006fda:	210a      	movs	r1, #10
 8006fdc:	9b06      	ldr	r3, [sp, #24]
 8006fde:	fb01 e303 	mla	r3, r1, r3, lr
 8006fe2:	9306      	str	r3, [sp, #24]
 8006fe4:	2100      	movs	r1, #0
 8006fe6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006fe8:	1c58      	adds	r0, r3, #1
 8006fea:	901b      	str	r0, [sp, #108]	; 0x6c
 8006fec:	785b      	ldrb	r3, [r3, #1]
 8006fee:	4608      	mov	r0, r1
 8006ff0:	e7c9      	b.n	8006f86 <_strtod_l+0x1d6>
 8006ff2:	9804      	ldr	r0, [sp, #16]
 8006ff4:	e7d3      	b.n	8006f9e <_strtod_l+0x1ee>
 8006ff6:	2908      	cmp	r1, #8
 8006ff8:	f101 0101 	add.w	r1, r1, #1
 8006ffc:	dc03      	bgt.n	8007006 <_strtod_l+0x256>
 8006ffe:	9b06      	ldr	r3, [sp, #24]
 8007000:	437b      	muls	r3, r7
 8007002:	9306      	str	r3, [sp, #24]
 8007004:	e7e1      	b.n	8006fca <_strtod_l+0x21a>
 8007006:	2910      	cmp	r1, #16
 8007008:	bfd8      	it	le
 800700a:	437d      	mulle	r5, r7
 800700c:	e7dd      	b.n	8006fca <_strtod_l+0x21a>
 800700e:	2c10      	cmp	r4, #16
 8007010:	bfdc      	itt	le
 8007012:	210a      	movle	r1, #10
 8007014:	fb01 e505 	mlale	r5, r1, r5, lr
 8007018:	e7e4      	b.n	8006fe4 <_strtod_l+0x234>
 800701a:	2301      	movs	r3, #1
 800701c:	9305      	str	r3, [sp, #20]
 800701e:	e781      	b.n	8006f24 <_strtod_l+0x174>
 8007020:	f04f 0c01 	mov.w	ip, #1
 8007024:	1cb3      	adds	r3, r6, #2
 8007026:	931b      	str	r3, [sp, #108]	; 0x6c
 8007028:	78b3      	ldrb	r3, [r6, #2]
 800702a:	e78a      	b.n	8006f42 <_strtod_l+0x192>
 800702c:	f04f 0c00 	mov.w	ip, #0
 8007030:	e7f8      	b.n	8007024 <_strtod_l+0x274>
 8007032:	bf00      	nop
 8007034:	0800a29c 	.word	0x0800a29c
 8007038:	7ff00000 	.word	0x7ff00000
 800703c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800703e:	1c5f      	adds	r7, r3, #1
 8007040:	971b      	str	r7, [sp, #108]	; 0x6c
 8007042:	785b      	ldrb	r3, [r3, #1]
 8007044:	2b30      	cmp	r3, #48	; 0x30
 8007046:	d0f9      	beq.n	800703c <_strtod_l+0x28c>
 8007048:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800704c:	2f08      	cmp	r7, #8
 800704e:	f63f af7d 	bhi.w	8006f4c <_strtod_l+0x19c>
 8007052:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007056:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007058:	9309      	str	r3, [sp, #36]	; 0x24
 800705a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800705c:	1c5f      	adds	r7, r3, #1
 800705e:	971b      	str	r7, [sp, #108]	; 0x6c
 8007060:	785b      	ldrb	r3, [r3, #1]
 8007062:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8007066:	f1b8 0f09 	cmp.w	r8, #9
 800706a:	d937      	bls.n	80070dc <_strtod_l+0x32c>
 800706c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800706e:	1a7f      	subs	r7, r7, r1
 8007070:	2f08      	cmp	r7, #8
 8007072:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007076:	dc37      	bgt.n	80070e8 <_strtod_l+0x338>
 8007078:	45be      	cmp	lr, r7
 800707a:	bfa8      	it	ge
 800707c:	46be      	movge	lr, r7
 800707e:	f1bc 0f00 	cmp.w	ip, #0
 8007082:	d001      	beq.n	8007088 <_strtod_l+0x2d8>
 8007084:	f1ce 0e00 	rsb	lr, lr, #0
 8007088:	2c00      	cmp	r4, #0
 800708a:	d151      	bne.n	8007130 <_strtod_l+0x380>
 800708c:	2800      	cmp	r0, #0
 800708e:	f47f aece 	bne.w	8006e2e <_strtod_l+0x7e>
 8007092:	9a07      	ldr	r2, [sp, #28]
 8007094:	2a00      	cmp	r2, #0
 8007096:	f47f aeca 	bne.w	8006e2e <_strtod_l+0x7e>
 800709a:	9a05      	ldr	r2, [sp, #20]
 800709c:	2a00      	cmp	r2, #0
 800709e:	f47f aee4 	bne.w	8006e6a <_strtod_l+0xba>
 80070a2:	2b4e      	cmp	r3, #78	; 0x4e
 80070a4:	d027      	beq.n	80070f6 <_strtod_l+0x346>
 80070a6:	dc21      	bgt.n	80070ec <_strtod_l+0x33c>
 80070a8:	2b49      	cmp	r3, #73	; 0x49
 80070aa:	f47f aede 	bne.w	8006e6a <_strtod_l+0xba>
 80070ae:	49a4      	ldr	r1, [pc, #656]	; (8007340 <_strtod_l+0x590>)
 80070b0:	a81b      	add	r0, sp, #108	; 0x6c
 80070b2:	f001 fde1 	bl	8008c78 <__match>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f43f aed7 	beq.w	8006e6a <_strtod_l+0xba>
 80070bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070be:	49a1      	ldr	r1, [pc, #644]	; (8007344 <_strtod_l+0x594>)
 80070c0:	3b01      	subs	r3, #1
 80070c2:	a81b      	add	r0, sp, #108	; 0x6c
 80070c4:	931b      	str	r3, [sp, #108]	; 0x6c
 80070c6:	f001 fdd7 	bl	8008c78 <__match>
 80070ca:	b910      	cbnz	r0, 80070d2 <_strtod_l+0x322>
 80070cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070ce:	3301      	adds	r3, #1
 80070d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80070d2:	f8df a284 	ldr.w	sl, [pc, #644]	; 8007358 <_strtod_l+0x5a8>
 80070d6:	f04f 0900 	mov.w	r9, #0
 80070da:	e6a8      	b.n	8006e2e <_strtod_l+0x7e>
 80070dc:	210a      	movs	r1, #10
 80070de:	fb01 3e0e 	mla	lr, r1, lr, r3
 80070e2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80070e6:	e7b8      	b.n	800705a <_strtod_l+0x2aa>
 80070e8:	46be      	mov	lr, r7
 80070ea:	e7c8      	b.n	800707e <_strtod_l+0x2ce>
 80070ec:	2b69      	cmp	r3, #105	; 0x69
 80070ee:	d0de      	beq.n	80070ae <_strtod_l+0x2fe>
 80070f0:	2b6e      	cmp	r3, #110	; 0x6e
 80070f2:	f47f aeba 	bne.w	8006e6a <_strtod_l+0xba>
 80070f6:	4994      	ldr	r1, [pc, #592]	; (8007348 <_strtod_l+0x598>)
 80070f8:	a81b      	add	r0, sp, #108	; 0x6c
 80070fa:	f001 fdbd 	bl	8008c78 <__match>
 80070fe:	2800      	cmp	r0, #0
 8007100:	f43f aeb3 	beq.w	8006e6a <_strtod_l+0xba>
 8007104:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007106:	781b      	ldrb	r3, [r3, #0]
 8007108:	2b28      	cmp	r3, #40	; 0x28
 800710a:	d10e      	bne.n	800712a <_strtod_l+0x37a>
 800710c:	aa1e      	add	r2, sp, #120	; 0x78
 800710e:	498f      	ldr	r1, [pc, #572]	; (800734c <_strtod_l+0x59c>)
 8007110:	a81b      	add	r0, sp, #108	; 0x6c
 8007112:	f001 fdc5 	bl	8008ca0 <__hexnan>
 8007116:	2805      	cmp	r0, #5
 8007118:	d107      	bne.n	800712a <_strtod_l+0x37a>
 800711a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800711c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8007120:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8007124:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8007128:	e681      	b.n	8006e2e <_strtod_l+0x7e>
 800712a:	f8df a234 	ldr.w	sl, [pc, #564]	; 8007360 <_strtod_l+0x5b0>
 800712e:	e7d2      	b.n	80070d6 <_strtod_l+0x326>
 8007130:	ebae 0302 	sub.w	r3, lr, r2
 8007134:	9307      	str	r3, [sp, #28]
 8007136:	9b04      	ldr	r3, [sp, #16]
 8007138:	9806      	ldr	r0, [sp, #24]
 800713a:	2b00      	cmp	r3, #0
 800713c:	bf08      	it	eq
 800713e:	4623      	moveq	r3, r4
 8007140:	2c10      	cmp	r4, #16
 8007142:	9304      	str	r3, [sp, #16]
 8007144:	46a0      	mov	r8, r4
 8007146:	bfa8      	it	ge
 8007148:	f04f 0810 	movge.w	r8, #16
 800714c:	f7f9 f94a 	bl	80003e4 <__aeabi_ui2d>
 8007150:	2c09      	cmp	r4, #9
 8007152:	4681      	mov	r9, r0
 8007154:	468a      	mov	sl, r1
 8007156:	dc13      	bgt.n	8007180 <_strtod_l+0x3d0>
 8007158:	9b07      	ldr	r3, [sp, #28]
 800715a:	2b00      	cmp	r3, #0
 800715c:	f43f ae67 	beq.w	8006e2e <_strtod_l+0x7e>
 8007160:	9b07      	ldr	r3, [sp, #28]
 8007162:	dd7e      	ble.n	8007262 <_strtod_l+0x4b2>
 8007164:	2b16      	cmp	r3, #22
 8007166:	dc65      	bgt.n	8007234 <_strtod_l+0x484>
 8007168:	4a79      	ldr	r2, [pc, #484]	; (8007350 <_strtod_l+0x5a0>)
 800716a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800716e:	464a      	mov	r2, r9
 8007170:	e9de 0100 	ldrd	r0, r1, [lr]
 8007174:	4653      	mov	r3, sl
 8007176:	f7f9 f9af 	bl	80004d8 <__aeabi_dmul>
 800717a:	4681      	mov	r9, r0
 800717c:	468a      	mov	sl, r1
 800717e:	e656      	b.n	8006e2e <_strtod_l+0x7e>
 8007180:	4b73      	ldr	r3, [pc, #460]	; (8007350 <_strtod_l+0x5a0>)
 8007182:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007186:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800718a:	f7f9 f9a5 	bl	80004d8 <__aeabi_dmul>
 800718e:	4606      	mov	r6, r0
 8007190:	4628      	mov	r0, r5
 8007192:	460f      	mov	r7, r1
 8007194:	f7f9 f926 	bl	80003e4 <__aeabi_ui2d>
 8007198:	4602      	mov	r2, r0
 800719a:	460b      	mov	r3, r1
 800719c:	4630      	mov	r0, r6
 800719e:	4639      	mov	r1, r7
 80071a0:	f7f8 ffe4 	bl	800016c <__adddf3>
 80071a4:	2c0f      	cmp	r4, #15
 80071a6:	4681      	mov	r9, r0
 80071a8:	468a      	mov	sl, r1
 80071aa:	ddd5      	ble.n	8007158 <_strtod_l+0x3a8>
 80071ac:	9b07      	ldr	r3, [sp, #28]
 80071ae:	eba4 0808 	sub.w	r8, r4, r8
 80071b2:	4498      	add	r8, r3
 80071b4:	f1b8 0f00 	cmp.w	r8, #0
 80071b8:	f340 809a 	ble.w	80072f0 <_strtod_l+0x540>
 80071bc:	f018 030f 	ands.w	r3, r8, #15
 80071c0:	d00a      	beq.n	80071d8 <_strtod_l+0x428>
 80071c2:	4963      	ldr	r1, [pc, #396]	; (8007350 <_strtod_l+0x5a0>)
 80071c4:	464a      	mov	r2, r9
 80071c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80071ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071ce:	4653      	mov	r3, sl
 80071d0:	f7f9 f982 	bl	80004d8 <__aeabi_dmul>
 80071d4:	4681      	mov	r9, r0
 80071d6:	468a      	mov	sl, r1
 80071d8:	f038 080f 	bics.w	r8, r8, #15
 80071dc:	d077      	beq.n	80072ce <_strtod_l+0x51e>
 80071de:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80071e2:	dd4b      	ble.n	800727c <_strtod_l+0x4cc>
 80071e4:	f04f 0800 	mov.w	r8, #0
 80071e8:	f8cd 8010 	str.w	r8, [sp, #16]
 80071ec:	f8cd 8020 	str.w	r8, [sp, #32]
 80071f0:	f8cd 8018 	str.w	r8, [sp, #24]
 80071f4:	2322      	movs	r3, #34	; 0x22
 80071f6:	f04f 0900 	mov.w	r9, #0
 80071fa:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8007358 <_strtod_l+0x5a8>
 80071fe:	f8cb 3000 	str.w	r3, [fp]
 8007202:	9b08      	ldr	r3, [sp, #32]
 8007204:	2b00      	cmp	r3, #0
 8007206:	f43f ae12 	beq.w	8006e2e <_strtod_l+0x7e>
 800720a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800720c:	4658      	mov	r0, fp
 800720e:	f001 fe47 	bl	8008ea0 <_Bfree>
 8007212:	9906      	ldr	r1, [sp, #24]
 8007214:	4658      	mov	r0, fp
 8007216:	f001 fe43 	bl	8008ea0 <_Bfree>
 800721a:	9904      	ldr	r1, [sp, #16]
 800721c:	4658      	mov	r0, fp
 800721e:	f001 fe3f 	bl	8008ea0 <_Bfree>
 8007222:	9908      	ldr	r1, [sp, #32]
 8007224:	4658      	mov	r0, fp
 8007226:	f001 fe3b 	bl	8008ea0 <_Bfree>
 800722a:	4641      	mov	r1, r8
 800722c:	4658      	mov	r0, fp
 800722e:	f001 fe37 	bl	8008ea0 <_Bfree>
 8007232:	e5fc      	b.n	8006e2e <_strtod_l+0x7e>
 8007234:	9a07      	ldr	r2, [sp, #28]
 8007236:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800723a:	4293      	cmp	r3, r2
 800723c:	dbb6      	blt.n	80071ac <_strtod_l+0x3fc>
 800723e:	4d44      	ldr	r5, [pc, #272]	; (8007350 <_strtod_l+0x5a0>)
 8007240:	f1c4 040f 	rsb	r4, r4, #15
 8007244:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007248:	464a      	mov	r2, r9
 800724a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800724e:	4653      	mov	r3, sl
 8007250:	f7f9 f942 	bl	80004d8 <__aeabi_dmul>
 8007254:	9b07      	ldr	r3, [sp, #28]
 8007256:	1b1c      	subs	r4, r3, r4
 8007258:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800725c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007260:	e789      	b.n	8007176 <_strtod_l+0x3c6>
 8007262:	f113 0f16 	cmn.w	r3, #22
 8007266:	dba1      	blt.n	80071ac <_strtod_l+0x3fc>
 8007268:	4a39      	ldr	r2, [pc, #228]	; (8007350 <_strtod_l+0x5a0>)
 800726a:	4648      	mov	r0, r9
 800726c:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8007270:	e9d2 2300 	ldrd	r2, r3, [r2]
 8007274:	4651      	mov	r1, sl
 8007276:	f7f9 fa59 	bl	800072c <__aeabi_ddiv>
 800727a:	e77e      	b.n	800717a <_strtod_l+0x3ca>
 800727c:	2300      	movs	r3, #0
 800727e:	4648      	mov	r0, r9
 8007280:	4651      	mov	r1, sl
 8007282:	461d      	mov	r5, r3
 8007284:	4e33      	ldr	r6, [pc, #204]	; (8007354 <_strtod_l+0x5a4>)
 8007286:	ea4f 1828 	mov.w	r8, r8, asr #4
 800728a:	f1b8 0f01 	cmp.w	r8, #1
 800728e:	dc21      	bgt.n	80072d4 <_strtod_l+0x524>
 8007290:	b10b      	cbz	r3, 8007296 <_strtod_l+0x4e6>
 8007292:	4681      	mov	r9, r0
 8007294:	468a      	mov	sl, r1
 8007296:	4b2f      	ldr	r3, [pc, #188]	; (8007354 <_strtod_l+0x5a4>)
 8007298:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 800729c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80072a0:	464a      	mov	r2, r9
 80072a2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80072a6:	4653      	mov	r3, sl
 80072a8:	f7f9 f916 	bl	80004d8 <__aeabi_dmul>
 80072ac:	4b2a      	ldr	r3, [pc, #168]	; (8007358 <_strtod_l+0x5a8>)
 80072ae:	460a      	mov	r2, r1
 80072b0:	400b      	ands	r3, r1
 80072b2:	492a      	ldr	r1, [pc, #168]	; (800735c <_strtod_l+0x5ac>)
 80072b4:	4681      	mov	r9, r0
 80072b6:	428b      	cmp	r3, r1
 80072b8:	d894      	bhi.n	80071e4 <_strtod_l+0x434>
 80072ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80072be:	428b      	cmp	r3, r1
 80072c0:	bf86      	itte	hi
 80072c2:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 80072c6:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 8007364 <_strtod_l+0x5b4>
 80072ca:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 80072ce:	2300      	movs	r3, #0
 80072d0:	9305      	str	r3, [sp, #20]
 80072d2:	e07b      	b.n	80073cc <_strtod_l+0x61c>
 80072d4:	f018 0f01 	tst.w	r8, #1
 80072d8:	d006      	beq.n	80072e8 <_strtod_l+0x538>
 80072da:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80072de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e2:	f7f9 f8f9 	bl	80004d8 <__aeabi_dmul>
 80072e6:	2301      	movs	r3, #1
 80072e8:	3501      	adds	r5, #1
 80072ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 80072ee:	e7cc      	b.n	800728a <_strtod_l+0x4da>
 80072f0:	d0ed      	beq.n	80072ce <_strtod_l+0x51e>
 80072f2:	f1c8 0800 	rsb	r8, r8, #0
 80072f6:	f018 020f 	ands.w	r2, r8, #15
 80072fa:	d00a      	beq.n	8007312 <_strtod_l+0x562>
 80072fc:	4b14      	ldr	r3, [pc, #80]	; (8007350 <_strtod_l+0x5a0>)
 80072fe:	4648      	mov	r0, r9
 8007300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007304:	4651      	mov	r1, sl
 8007306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730a:	f7f9 fa0f 	bl	800072c <__aeabi_ddiv>
 800730e:	4681      	mov	r9, r0
 8007310:	468a      	mov	sl, r1
 8007312:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007316:	d0da      	beq.n	80072ce <_strtod_l+0x51e>
 8007318:	f1b8 0f1f 	cmp.w	r8, #31
 800731c:	dd24      	ble.n	8007368 <_strtod_l+0x5b8>
 800731e:	f04f 0800 	mov.w	r8, #0
 8007322:	f8cd 8010 	str.w	r8, [sp, #16]
 8007326:	f8cd 8020 	str.w	r8, [sp, #32]
 800732a:	f8cd 8018 	str.w	r8, [sp, #24]
 800732e:	2322      	movs	r3, #34	; 0x22
 8007330:	f04f 0900 	mov.w	r9, #0
 8007334:	f04f 0a00 	mov.w	sl, #0
 8007338:	f8cb 3000 	str.w	r3, [fp]
 800733c:	e761      	b.n	8007202 <_strtod_l+0x452>
 800733e:	bf00      	nop
 8007340:	0800a265 	.word	0x0800a265
 8007344:	0800a2f3 	.word	0x0800a2f3
 8007348:	0800a26d 	.word	0x0800a26d
 800734c:	0800a2b0 	.word	0x0800a2b0
 8007350:	0800a330 	.word	0x0800a330
 8007354:	0800a308 	.word	0x0800a308
 8007358:	7ff00000 	.word	0x7ff00000
 800735c:	7ca00000 	.word	0x7ca00000
 8007360:	fff80000 	.word	0xfff80000
 8007364:	7fefffff 	.word	0x7fefffff
 8007368:	f018 0310 	ands.w	r3, r8, #16
 800736c:	bf18      	it	ne
 800736e:	236a      	movne	r3, #106	; 0x6a
 8007370:	4648      	mov	r0, r9
 8007372:	9305      	str	r3, [sp, #20]
 8007374:	4651      	mov	r1, sl
 8007376:	2300      	movs	r3, #0
 8007378:	4da1      	ldr	r5, [pc, #644]	; (8007600 <_strtod_l+0x850>)
 800737a:	f1b8 0f00 	cmp.w	r8, #0
 800737e:	f300 8113 	bgt.w	80075a8 <_strtod_l+0x7f8>
 8007382:	b10b      	cbz	r3, 8007388 <_strtod_l+0x5d8>
 8007384:	4681      	mov	r9, r0
 8007386:	468a      	mov	sl, r1
 8007388:	9b05      	ldr	r3, [sp, #20]
 800738a:	b1bb      	cbz	r3, 80073bc <_strtod_l+0x60c>
 800738c:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8007390:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007394:	2b00      	cmp	r3, #0
 8007396:	4651      	mov	r1, sl
 8007398:	dd10      	ble.n	80073bc <_strtod_l+0x60c>
 800739a:	2b1f      	cmp	r3, #31
 800739c:	f340 8110 	ble.w	80075c0 <_strtod_l+0x810>
 80073a0:	2b34      	cmp	r3, #52	; 0x34
 80073a2:	bfd8      	it	le
 80073a4:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80073a8:	f04f 0900 	mov.w	r9, #0
 80073ac:	bfcf      	iteee	gt
 80073ae:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80073b2:	3b20      	suble	r3, #32
 80073b4:	fa02 f303 	lslle.w	r3, r2, r3
 80073b8:	ea03 0a01 	andle.w	sl, r3, r1
 80073bc:	2200      	movs	r2, #0
 80073be:	2300      	movs	r3, #0
 80073c0:	4648      	mov	r0, r9
 80073c2:	4651      	mov	r1, sl
 80073c4:	f7f9 faf0 	bl	80009a8 <__aeabi_dcmpeq>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d1a8      	bne.n	800731e <_strtod_l+0x56e>
 80073cc:	9b06      	ldr	r3, [sp, #24]
 80073ce:	9a04      	ldr	r2, [sp, #16]
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	9908      	ldr	r1, [sp, #32]
 80073d4:	4623      	mov	r3, r4
 80073d6:	4658      	mov	r0, fp
 80073d8:	f001 fdb4 	bl	8008f44 <__s2b>
 80073dc:	9008      	str	r0, [sp, #32]
 80073de:	2800      	cmp	r0, #0
 80073e0:	f43f af00 	beq.w	80071e4 <_strtod_l+0x434>
 80073e4:	9a07      	ldr	r2, [sp, #28]
 80073e6:	9b07      	ldr	r3, [sp, #28]
 80073e8:	2a00      	cmp	r2, #0
 80073ea:	f1c3 0300 	rsb	r3, r3, #0
 80073ee:	bfa8      	it	ge
 80073f0:	2300      	movge	r3, #0
 80073f2:	f04f 0800 	mov.w	r8, #0
 80073f6:	930e      	str	r3, [sp, #56]	; 0x38
 80073f8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80073fc:	9316      	str	r3, [sp, #88]	; 0x58
 80073fe:	f8cd 8010 	str.w	r8, [sp, #16]
 8007402:	9b08      	ldr	r3, [sp, #32]
 8007404:	4658      	mov	r0, fp
 8007406:	6859      	ldr	r1, [r3, #4]
 8007408:	f001 fd16 	bl	8008e38 <_Balloc>
 800740c:	9006      	str	r0, [sp, #24]
 800740e:	2800      	cmp	r0, #0
 8007410:	f43f aef0 	beq.w	80071f4 <_strtod_l+0x444>
 8007414:	9b08      	ldr	r3, [sp, #32]
 8007416:	300c      	adds	r0, #12
 8007418:	691a      	ldr	r2, [r3, #16]
 800741a:	f103 010c 	add.w	r1, r3, #12
 800741e:	3202      	adds	r2, #2
 8007420:	0092      	lsls	r2, r2, #2
 8007422:	f7fe fded 	bl	8006000 <memcpy>
 8007426:	ab1e      	add	r3, sp, #120	; 0x78
 8007428:	9301      	str	r3, [sp, #4]
 800742a:	ab1d      	add	r3, sp, #116	; 0x74
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	464a      	mov	r2, r9
 8007430:	4653      	mov	r3, sl
 8007432:	4658      	mov	r0, fp
 8007434:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8007438:	f002 f83e 	bl	80094b8 <__d2b>
 800743c:	901c      	str	r0, [sp, #112]	; 0x70
 800743e:	2800      	cmp	r0, #0
 8007440:	f43f aed8 	beq.w	80071f4 <_strtod_l+0x444>
 8007444:	2101      	movs	r1, #1
 8007446:	4658      	mov	r0, fp
 8007448:	f001 fe08 	bl	800905c <__i2b>
 800744c:	9004      	str	r0, [sp, #16]
 800744e:	4603      	mov	r3, r0
 8007450:	2800      	cmp	r0, #0
 8007452:	f43f aecf 	beq.w	80071f4 <_strtod_l+0x444>
 8007456:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8007458:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800745a:	2d00      	cmp	r5, #0
 800745c:	bfab      	itete	ge
 800745e:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007460:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007462:	18ee      	addge	r6, r5, r3
 8007464:	1b5c      	sublt	r4, r3, r5
 8007466:	9b05      	ldr	r3, [sp, #20]
 8007468:	bfa8      	it	ge
 800746a:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800746c:	eba5 0503 	sub.w	r5, r5, r3
 8007470:	4415      	add	r5, r2
 8007472:	4b64      	ldr	r3, [pc, #400]	; (8007604 <_strtod_l+0x854>)
 8007474:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8007478:	bfb8      	it	lt
 800747a:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800747c:	429d      	cmp	r5, r3
 800747e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007482:	f280 80af 	bge.w	80075e4 <_strtod_l+0x834>
 8007486:	1b5b      	subs	r3, r3, r5
 8007488:	2b1f      	cmp	r3, #31
 800748a:	eba2 0203 	sub.w	r2, r2, r3
 800748e:	f04f 0701 	mov.w	r7, #1
 8007492:	f300 809c 	bgt.w	80075ce <_strtod_l+0x81e>
 8007496:	2500      	movs	r5, #0
 8007498:	fa07 f303 	lsl.w	r3, r7, r3
 800749c:	930f      	str	r3, [sp, #60]	; 0x3c
 800749e:	18b7      	adds	r7, r6, r2
 80074a0:	9b05      	ldr	r3, [sp, #20]
 80074a2:	42be      	cmp	r6, r7
 80074a4:	4414      	add	r4, r2
 80074a6:	441c      	add	r4, r3
 80074a8:	4633      	mov	r3, r6
 80074aa:	bfa8      	it	ge
 80074ac:	463b      	movge	r3, r7
 80074ae:	42a3      	cmp	r3, r4
 80074b0:	bfa8      	it	ge
 80074b2:	4623      	movge	r3, r4
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	bfc2      	ittt	gt
 80074b8:	1aff      	subgt	r7, r7, r3
 80074ba:	1ae4      	subgt	r4, r4, r3
 80074bc:	1af6      	subgt	r6, r6, r3
 80074be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074c0:	b1bb      	cbz	r3, 80074f2 <_strtod_l+0x742>
 80074c2:	461a      	mov	r2, r3
 80074c4:	9904      	ldr	r1, [sp, #16]
 80074c6:	4658      	mov	r0, fp
 80074c8:	f001 fe66 	bl	8009198 <__pow5mult>
 80074cc:	9004      	str	r0, [sp, #16]
 80074ce:	2800      	cmp	r0, #0
 80074d0:	f43f ae90 	beq.w	80071f4 <_strtod_l+0x444>
 80074d4:	4601      	mov	r1, r0
 80074d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80074d8:	4658      	mov	r0, fp
 80074da:	f001 fdc8 	bl	800906e <__multiply>
 80074de:	9009      	str	r0, [sp, #36]	; 0x24
 80074e0:	2800      	cmp	r0, #0
 80074e2:	f43f ae87 	beq.w	80071f4 <_strtod_l+0x444>
 80074e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80074e8:	4658      	mov	r0, fp
 80074ea:	f001 fcd9 	bl	8008ea0 <_Bfree>
 80074ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f0:	931c      	str	r3, [sp, #112]	; 0x70
 80074f2:	2f00      	cmp	r7, #0
 80074f4:	dc7a      	bgt.n	80075ec <_strtod_l+0x83c>
 80074f6:	9b07      	ldr	r3, [sp, #28]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dd08      	ble.n	800750e <_strtod_l+0x75e>
 80074fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80074fe:	9906      	ldr	r1, [sp, #24]
 8007500:	4658      	mov	r0, fp
 8007502:	f001 fe49 	bl	8009198 <__pow5mult>
 8007506:	9006      	str	r0, [sp, #24]
 8007508:	2800      	cmp	r0, #0
 800750a:	f43f ae73 	beq.w	80071f4 <_strtod_l+0x444>
 800750e:	2c00      	cmp	r4, #0
 8007510:	dd08      	ble.n	8007524 <_strtod_l+0x774>
 8007512:	4622      	mov	r2, r4
 8007514:	9906      	ldr	r1, [sp, #24]
 8007516:	4658      	mov	r0, fp
 8007518:	f001 fe8c 	bl	8009234 <__lshift>
 800751c:	9006      	str	r0, [sp, #24]
 800751e:	2800      	cmp	r0, #0
 8007520:	f43f ae68 	beq.w	80071f4 <_strtod_l+0x444>
 8007524:	2e00      	cmp	r6, #0
 8007526:	dd08      	ble.n	800753a <_strtod_l+0x78a>
 8007528:	4632      	mov	r2, r6
 800752a:	9904      	ldr	r1, [sp, #16]
 800752c:	4658      	mov	r0, fp
 800752e:	f001 fe81 	bl	8009234 <__lshift>
 8007532:	9004      	str	r0, [sp, #16]
 8007534:	2800      	cmp	r0, #0
 8007536:	f43f ae5d 	beq.w	80071f4 <_strtod_l+0x444>
 800753a:	9a06      	ldr	r2, [sp, #24]
 800753c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800753e:	4658      	mov	r0, fp
 8007540:	f001 fee6 	bl	8009310 <__mdiff>
 8007544:	4680      	mov	r8, r0
 8007546:	2800      	cmp	r0, #0
 8007548:	f43f ae54 	beq.w	80071f4 <_strtod_l+0x444>
 800754c:	2400      	movs	r4, #0
 800754e:	68c3      	ldr	r3, [r0, #12]
 8007550:	9904      	ldr	r1, [sp, #16]
 8007552:	60c4      	str	r4, [r0, #12]
 8007554:	930c      	str	r3, [sp, #48]	; 0x30
 8007556:	f001 fec1 	bl	80092dc <__mcmp>
 800755a:	42a0      	cmp	r0, r4
 800755c:	da54      	bge.n	8007608 <_strtod_l+0x858>
 800755e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007560:	b9f3      	cbnz	r3, 80075a0 <_strtod_l+0x7f0>
 8007562:	f1b9 0f00 	cmp.w	r9, #0
 8007566:	d11b      	bne.n	80075a0 <_strtod_l+0x7f0>
 8007568:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800756c:	b9c3      	cbnz	r3, 80075a0 <_strtod_l+0x7f0>
 800756e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007572:	0d1b      	lsrs	r3, r3, #20
 8007574:	051b      	lsls	r3, r3, #20
 8007576:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800757a:	d911      	bls.n	80075a0 <_strtod_l+0x7f0>
 800757c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8007580:	b91b      	cbnz	r3, 800758a <_strtod_l+0x7da>
 8007582:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007586:	2b01      	cmp	r3, #1
 8007588:	dd0a      	ble.n	80075a0 <_strtod_l+0x7f0>
 800758a:	4641      	mov	r1, r8
 800758c:	2201      	movs	r2, #1
 800758e:	4658      	mov	r0, fp
 8007590:	f001 fe50 	bl	8009234 <__lshift>
 8007594:	9904      	ldr	r1, [sp, #16]
 8007596:	4680      	mov	r8, r0
 8007598:	f001 fea0 	bl	80092dc <__mcmp>
 800759c:	2800      	cmp	r0, #0
 800759e:	dc68      	bgt.n	8007672 <_strtod_l+0x8c2>
 80075a0:	9b05      	ldr	r3, [sp, #20]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d172      	bne.n	800768c <_strtod_l+0x8dc>
 80075a6:	e630      	b.n	800720a <_strtod_l+0x45a>
 80075a8:	f018 0f01 	tst.w	r8, #1
 80075ac:	d004      	beq.n	80075b8 <_strtod_l+0x808>
 80075ae:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075b2:	f7f8 ff91 	bl	80004d8 <__aeabi_dmul>
 80075b6:	2301      	movs	r3, #1
 80075b8:	ea4f 0868 	mov.w	r8, r8, asr #1
 80075bc:	3508      	adds	r5, #8
 80075be:	e6dc      	b.n	800737a <_strtod_l+0x5ca>
 80075c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075c4:	fa02 f303 	lsl.w	r3, r2, r3
 80075c8:	ea03 0909 	and.w	r9, r3, r9
 80075cc:	e6f6      	b.n	80073bc <_strtod_l+0x60c>
 80075ce:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80075d2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80075d6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80075da:	35e2      	adds	r5, #226	; 0xe2
 80075dc:	fa07 f505 	lsl.w	r5, r7, r5
 80075e0:	970f      	str	r7, [sp, #60]	; 0x3c
 80075e2:	e75c      	b.n	800749e <_strtod_l+0x6ee>
 80075e4:	2301      	movs	r3, #1
 80075e6:	2500      	movs	r5, #0
 80075e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80075ea:	e758      	b.n	800749e <_strtod_l+0x6ee>
 80075ec:	463a      	mov	r2, r7
 80075ee:	991c      	ldr	r1, [sp, #112]	; 0x70
 80075f0:	4658      	mov	r0, fp
 80075f2:	f001 fe1f 	bl	8009234 <__lshift>
 80075f6:	901c      	str	r0, [sp, #112]	; 0x70
 80075f8:	2800      	cmp	r0, #0
 80075fa:	f47f af7c 	bne.w	80074f6 <_strtod_l+0x746>
 80075fe:	e5f9      	b.n	80071f4 <_strtod_l+0x444>
 8007600:	0800a2c8 	.word	0x0800a2c8
 8007604:	fffffc02 	.word	0xfffffc02
 8007608:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800760c:	f040 8089 	bne.w	8007722 <_strtod_l+0x972>
 8007610:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007612:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8007616:	b342      	cbz	r2, 800766a <_strtod_l+0x8ba>
 8007618:	4aaf      	ldr	r2, [pc, #700]	; (80078d8 <_strtod_l+0xb28>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d156      	bne.n	80076cc <_strtod_l+0x91c>
 800761e:	9b05      	ldr	r3, [sp, #20]
 8007620:	4648      	mov	r0, r9
 8007622:	b1eb      	cbz	r3, 8007660 <_strtod_l+0x8b0>
 8007624:	4653      	mov	r3, sl
 8007626:	4aad      	ldr	r2, [pc, #692]	; (80078dc <_strtod_l+0xb2c>)
 8007628:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800762c:	401a      	ands	r2, r3
 800762e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007632:	d818      	bhi.n	8007666 <_strtod_l+0x8b6>
 8007634:	0d12      	lsrs	r2, r2, #20
 8007636:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800763a:	fa01 f303 	lsl.w	r3, r1, r3
 800763e:	4298      	cmp	r0, r3
 8007640:	d144      	bne.n	80076cc <_strtod_l+0x91c>
 8007642:	4ba7      	ldr	r3, [pc, #668]	; (80078e0 <_strtod_l+0xb30>)
 8007644:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007646:	429a      	cmp	r2, r3
 8007648:	d102      	bne.n	8007650 <_strtod_l+0x8a0>
 800764a:	3001      	adds	r0, #1
 800764c:	f43f add2 	beq.w	80071f4 <_strtod_l+0x444>
 8007650:	4ba2      	ldr	r3, [pc, #648]	; (80078dc <_strtod_l+0xb2c>)
 8007652:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007654:	f04f 0900 	mov.w	r9, #0
 8007658:	401a      	ands	r2, r3
 800765a:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 800765e:	e79f      	b.n	80075a0 <_strtod_l+0x7f0>
 8007660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007664:	e7eb      	b.n	800763e <_strtod_l+0x88e>
 8007666:	460b      	mov	r3, r1
 8007668:	e7e9      	b.n	800763e <_strtod_l+0x88e>
 800766a:	bb7b      	cbnz	r3, 80076cc <_strtod_l+0x91c>
 800766c:	f1b9 0f00 	cmp.w	r9, #0
 8007670:	d12c      	bne.n	80076cc <_strtod_l+0x91c>
 8007672:	9905      	ldr	r1, [sp, #20]
 8007674:	4653      	mov	r3, sl
 8007676:	4a99      	ldr	r2, [pc, #612]	; (80078dc <_strtod_l+0xb2c>)
 8007678:	b1f1      	cbz	r1, 80076b8 <_strtod_l+0x908>
 800767a:	ea02 010a 	and.w	r1, r2, sl
 800767e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007682:	dc19      	bgt.n	80076b8 <_strtod_l+0x908>
 8007684:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007688:	f77f ae51 	ble.w	800732e <_strtod_l+0x57e>
 800768c:	2300      	movs	r3, #0
 800768e:	4a95      	ldr	r2, [pc, #596]	; (80078e4 <_strtod_l+0xb34>)
 8007690:	4648      	mov	r0, r9
 8007692:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007696:	4651      	mov	r1, sl
 8007698:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800769c:	f7f8 ff1c 	bl	80004d8 <__aeabi_dmul>
 80076a0:	4681      	mov	r9, r0
 80076a2:	468a      	mov	sl, r1
 80076a4:	2900      	cmp	r1, #0
 80076a6:	f47f adb0 	bne.w	800720a <_strtod_l+0x45a>
 80076aa:	2800      	cmp	r0, #0
 80076ac:	f47f adad 	bne.w	800720a <_strtod_l+0x45a>
 80076b0:	2322      	movs	r3, #34	; 0x22
 80076b2:	f8cb 3000 	str.w	r3, [fp]
 80076b6:	e5a8      	b.n	800720a <_strtod_l+0x45a>
 80076b8:	4013      	ands	r3, r2
 80076ba:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80076be:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80076c2:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80076c6:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80076ca:	e769      	b.n	80075a0 <_strtod_l+0x7f0>
 80076cc:	b19d      	cbz	r5, 80076f6 <_strtod_l+0x946>
 80076ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d0:	421d      	tst	r5, r3
 80076d2:	f43f af65 	beq.w	80075a0 <_strtod_l+0x7f0>
 80076d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076d8:	9a05      	ldr	r2, [sp, #20]
 80076da:	4648      	mov	r0, r9
 80076dc:	4651      	mov	r1, sl
 80076de:	b173      	cbz	r3, 80076fe <_strtod_l+0x94e>
 80076e0:	f7ff fb42 	bl	8006d68 <sulp>
 80076e4:	4602      	mov	r2, r0
 80076e6:	460b      	mov	r3, r1
 80076e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076ec:	f7f8 fd3e 	bl	800016c <__adddf3>
 80076f0:	4681      	mov	r9, r0
 80076f2:	468a      	mov	sl, r1
 80076f4:	e754      	b.n	80075a0 <_strtod_l+0x7f0>
 80076f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076f8:	ea13 0f09 	tst.w	r3, r9
 80076fc:	e7e9      	b.n	80076d2 <_strtod_l+0x922>
 80076fe:	f7ff fb33 	bl	8006d68 <sulp>
 8007702:	4602      	mov	r2, r0
 8007704:	460b      	mov	r3, r1
 8007706:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800770a:	f7f8 fd2d 	bl	8000168 <__aeabi_dsub>
 800770e:	2200      	movs	r2, #0
 8007710:	2300      	movs	r3, #0
 8007712:	4681      	mov	r9, r0
 8007714:	468a      	mov	sl, r1
 8007716:	f7f9 f947 	bl	80009a8 <__aeabi_dcmpeq>
 800771a:	2800      	cmp	r0, #0
 800771c:	f47f ae07 	bne.w	800732e <_strtod_l+0x57e>
 8007720:	e73e      	b.n	80075a0 <_strtod_l+0x7f0>
 8007722:	9904      	ldr	r1, [sp, #16]
 8007724:	4640      	mov	r0, r8
 8007726:	f001 ff16 	bl	8009556 <__ratio>
 800772a:	2200      	movs	r2, #0
 800772c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007730:	4606      	mov	r6, r0
 8007732:	460f      	mov	r7, r1
 8007734:	f7f9 f94c 	bl	80009d0 <__aeabi_dcmple>
 8007738:	2800      	cmp	r0, #0
 800773a:	d075      	beq.n	8007828 <_strtod_l+0xa78>
 800773c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800773e:	2b00      	cmp	r3, #0
 8007740:	d047      	beq.n	80077d2 <_strtod_l+0xa22>
 8007742:	2600      	movs	r6, #0
 8007744:	4f68      	ldr	r7, [pc, #416]	; (80078e8 <_strtod_l+0xb38>)
 8007746:	4d68      	ldr	r5, [pc, #416]	; (80078e8 <_strtod_l+0xb38>)
 8007748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800774a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800774e:	0d1b      	lsrs	r3, r3, #20
 8007750:	051b      	lsls	r3, r3, #20
 8007752:	930f      	str	r3, [sp, #60]	; 0x3c
 8007754:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007756:	4b65      	ldr	r3, [pc, #404]	; (80078ec <_strtod_l+0xb3c>)
 8007758:	429a      	cmp	r2, r3
 800775a:	f040 80cf 	bne.w	80078fc <_strtod_l+0xb4c>
 800775e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007762:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007768:	4648      	mov	r0, r9
 800776a:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 800776e:	4651      	mov	r1, sl
 8007770:	f001 fe2c 	bl	80093cc <__ulp>
 8007774:	4602      	mov	r2, r0
 8007776:	460b      	mov	r3, r1
 8007778:	4630      	mov	r0, r6
 800777a:	4639      	mov	r1, r7
 800777c:	f7f8 feac 	bl	80004d8 <__aeabi_dmul>
 8007780:	464a      	mov	r2, r9
 8007782:	4653      	mov	r3, sl
 8007784:	f7f8 fcf2 	bl	800016c <__adddf3>
 8007788:	460b      	mov	r3, r1
 800778a:	4954      	ldr	r1, [pc, #336]	; (80078dc <_strtod_l+0xb2c>)
 800778c:	4a58      	ldr	r2, [pc, #352]	; (80078f0 <_strtod_l+0xb40>)
 800778e:	4019      	ands	r1, r3
 8007790:	4291      	cmp	r1, r2
 8007792:	4681      	mov	r9, r0
 8007794:	d95e      	bls.n	8007854 <_strtod_l+0xaa4>
 8007796:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007798:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800779c:	4293      	cmp	r3, r2
 800779e:	d103      	bne.n	80077a8 <_strtod_l+0x9f8>
 80077a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077a2:	3301      	adds	r3, #1
 80077a4:	f43f ad26 	beq.w	80071f4 <_strtod_l+0x444>
 80077a8:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80077ac:	f8df a130 	ldr.w	sl, [pc, #304]	; 80078e0 <_strtod_l+0xb30>
 80077b0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80077b2:	4658      	mov	r0, fp
 80077b4:	f001 fb74 	bl	8008ea0 <_Bfree>
 80077b8:	9906      	ldr	r1, [sp, #24]
 80077ba:	4658      	mov	r0, fp
 80077bc:	f001 fb70 	bl	8008ea0 <_Bfree>
 80077c0:	9904      	ldr	r1, [sp, #16]
 80077c2:	4658      	mov	r0, fp
 80077c4:	f001 fb6c 	bl	8008ea0 <_Bfree>
 80077c8:	4641      	mov	r1, r8
 80077ca:	4658      	mov	r0, fp
 80077cc:	f001 fb68 	bl	8008ea0 <_Bfree>
 80077d0:	e617      	b.n	8007402 <_strtod_l+0x652>
 80077d2:	f1b9 0f00 	cmp.w	r9, #0
 80077d6:	d119      	bne.n	800780c <_strtod_l+0xa5c>
 80077d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077de:	b9e3      	cbnz	r3, 800781a <_strtod_l+0xa6a>
 80077e0:	2200      	movs	r2, #0
 80077e2:	4b41      	ldr	r3, [pc, #260]	; (80078e8 <_strtod_l+0xb38>)
 80077e4:	4630      	mov	r0, r6
 80077e6:	4639      	mov	r1, r7
 80077e8:	f7f9 f8e8 	bl	80009bc <__aeabi_dcmplt>
 80077ec:	b9c8      	cbnz	r0, 8007822 <_strtod_l+0xa72>
 80077ee:	2200      	movs	r2, #0
 80077f0:	4b40      	ldr	r3, [pc, #256]	; (80078f4 <_strtod_l+0xb44>)
 80077f2:	4630      	mov	r0, r6
 80077f4:	4639      	mov	r1, r7
 80077f6:	f7f8 fe6f 	bl	80004d8 <__aeabi_dmul>
 80077fa:	4604      	mov	r4, r0
 80077fc:	460d      	mov	r5, r1
 80077fe:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007802:	9418      	str	r4, [sp, #96]	; 0x60
 8007804:	9319      	str	r3, [sp, #100]	; 0x64
 8007806:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800780a:	e79d      	b.n	8007748 <_strtod_l+0x998>
 800780c:	f1b9 0f01 	cmp.w	r9, #1
 8007810:	d103      	bne.n	800781a <_strtod_l+0xa6a>
 8007812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007814:	2b00      	cmp	r3, #0
 8007816:	f43f ad8a 	beq.w	800732e <_strtod_l+0x57e>
 800781a:	2600      	movs	r6, #0
 800781c:	4f36      	ldr	r7, [pc, #216]	; (80078f8 <_strtod_l+0xb48>)
 800781e:	2400      	movs	r4, #0
 8007820:	e791      	b.n	8007746 <_strtod_l+0x996>
 8007822:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8007824:	4d33      	ldr	r5, [pc, #204]	; (80078f4 <_strtod_l+0xb44>)
 8007826:	e7ea      	b.n	80077fe <_strtod_l+0xa4e>
 8007828:	4b32      	ldr	r3, [pc, #200]	; (80078f4 <_strtod_l+0xb44>)
 800782a:	2200      	movs	r2, #0
 800782c:	4630      	mov	r0, r6
 800782e:	4639      	mov	r1, r7
 8007830:	f7f8 fe52 	bl	80004d8 <__aeabi_dmul>
 8007834:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007836:	4604      	mov	r4, r0
 8007838:	460d      	mov	r5, r1
 800783a:	b933      	cbnz	r3, 800784a <_strtod_l+0xa9a>
 800783c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007840:	9010      	str	r0, [sp, #64]	; 0x40
 8007842:	9311      	str	r3, [sp, #68]	; 0x44
 8007844:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007848:	e77e      	b.n	8007748 <_strtod_l+0x998>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007852:	e7f7      	b.n	8007844 <_strtod_l+0xa94>
 8007854:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8007858:	9b05      	ldr	r3, [sp, #20]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1a8      	bne.n	80077b0 <_strtod_l+0xa00>
 800785e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007862:	0d1b      	lsrs	r3, r3, #20
 8007864:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007866:	051b      	lsls	r3, r3, #20
 8007868:	429a      	cmp	r2, r3
 800786a:	4656      	mov	r6, sl
 800786c:	d1a0      	bne.n	80077b0 <_strtod_l+0xa00>
 800786e:	4629      	mov	r1, r5
 8007870:	4620      	mov	r0, r4
 8007872:	f7f9 f8e1 	bl	8000a38 <__aeabi_d2iz>
 8007876:	f7f8 fdc5 	bl	8000404 <__aeabi_i2d>
 800787a:	460b      	mov	r3, r1
 800787c:	4602      	mov	r2, r0
 800787e:	4629      	mov	r1, r5
 8007880:	4620      	mov	r0, r4
 8007882:	f7f8 fc71 	bl	8000168 <__aeabi_dsub>
 8007886:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007888:	4604      	mov	r4, r0
 800788a:	460d      	mov	r5, r1
 800788c:	b933      	cbnz	r3, 800789c <_strtod_l+0xaec>
 800788e:	f1b9 0f00 	cmp.w	r9, #0
 8007892:	d103      	bne.n	800789c <_strtod_l+0xaec>
 8007894:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8007898:	2e00      	cmp	r6, #0
 800789a:	d06a      	beq.n	8007972 <_strtod_l+0xbc2>
 800789c:	a30a      	add	r3, pc, #40	; (adr r3, 80078c8 <_strtod_l+0xb18>)
 800789e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a2:	4620      	mov	r0, r4
 80078a4:	4629      	mov	r1, r5
 80078a6:	f7f9 f889 	bl	80009bc <__aeabi_dcmplt>
 80078aa:	2800      	cmp	r0, #0
 80078ac:	f47f acad 	bne.w	800720a <_strtod_l+0x45a>
 80078b0:	a307      	add	r3, pc, #28	; (adr r3, 80078d0 <_strtod_l+0xb20>)
 80078b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b6:	4620      	mov	r0, r4
 80078b8:	4629      	mov	r1, r5
 80078ba:	f7f9 f89d 	bl	80009f8 <__aeabi_dcmpgt>
 80078be:	2800      	cmp	r0, #0
 80078c0:	f43f af76 	beq.w	80077b0 <_strtod_l+0xa00>
 80078c4:	e4a1      	b.n	800720a <_strtod_l+0x45a>
 80078c6:	bf00      	nop
 80078c8:	94a03595 	.word	0x94a03595
 80078cc:	3fdfffff 	.word	0x3fdfffff
 80078d0:	35afe535 	.word	0x35afe535
 80078d4:	3fe00000 	.word	0x3fe00000
 80078d8:	000fffff 	.word	0x000fffff
 80078dc:	7ff00000 	.word	0x7ff00000
 80078e0:	7fefffff 	.word	0x7fefffff
 80078e4:	39500000 	.word	0x39500000
 80078e8:	3ff00000 	.word	0x3ff00000
 80078ec:	7fe00000 	.word	0x7fe00000
 80078f0:	7c9fffff 	.word	0x7c9fffff
 80078f4:	3fe00000 	.word	0x3fe00000
 80078f8:	bff00000 	.word	0xbff00000
 80078fc:	9b05      	ldr	r3, [sp, #20]
 80078fe:	b313      	cbz	r3, 8007946 <_strtod_l+0xb96>
 8007900:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007902:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007906:	d81e      	bhi.n	8007946 <_strtod_l+0xb96>
 8007908:	a325      	add	r3, pc, #148	; (adr r3, 80079a0 <_strtod_l+0xbf0>)
 800790a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790e:	4620      	mov	r0, r4
 8007910:	4629      	mov	r1, r5
 8007912:	f7f9 f85d 	bl	80009d0 <__aeabi_dcmple>
 8007916:	b190      	cbz	r0, 800793e <_strtod_l+0xb8e>
 8007918:	4629      	mov	r1, r5
 800791a:	4620      	mov	r0, r4
 800791c:	f7f9 f8b4 	bl	8000a88 <__aeabi_d2uiz>
 8007920:	2800      	cmp	r0, #0
 8007922:	bf08      	it	eq
 8007924:	2001      	moveq	r0, #1
 8007926:	f7f8 fd5d 	bl	80003e4 <__aeabi_ui2d>
 800792a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800792c:	4604      	mov	r4, r0
 800792e:	460d      	mov	r5, r1
 8007930:	b9d3      	cbnz	r3, 8007968 <_strtod_l+0xbb8>
 8007932:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007936:	9012      	str	r0, [sp, #72]	; 0x48
 8007938:	9313      	str	r3, [sp, #76]	; 0x4c
 800793a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800793e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007940:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007944:	1a9f      	subs	r7, r3, r2
 8007946:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800794a:	f001 fd3f 	bl	80093cc <__ulp>
 800794e:	4602      	mov	r2, r0
 8007950:	460b      	mov	r3, r1
 8007952:	4630      	mov	r0, r6
 8007954:	4639      	mov	r1, r7
 8007956:	f7f8 fdbf 	bl	80004d8 <__aeabi_dmul>
 800795a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800795e:	f7f8 fc05 	bl	800016c <__adddf3>
 8007962:	4681      	mov	r9, r0
 8007964:	468a      	mov	sl, r1
 8007966:	e777      	b.n	8007858 <_strtod_l+0xaa8>
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007970:	e7e3      	b.n	800793a <_strtod_l+0xb8a>
 8007972:	a30d      	add	r3, pc, #52	; (adr r3, 80079a8 <_strtod_l+0xbf8>)
 8007974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007978:	f7f9 f820 	bl	80009bc <__aeabi_dcmplt>
 800797c:	e79f      	b.n	80078be <_strtod_l+0xb0e>
 800797e:	2300      	movs	r3, #0
 8007980:	930d      	str	r3, [sp, #52]	; 0x34
 8007982:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007984:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007986:	6013      	str	r3, [r2, #0]
 8007988:	f7ff ba55 	b.w	8006e36 <_strtod_l+0x86>
 800798c:	2b65      	cmp	r3, #101	; 0x65
 800798e:	f04f 0200 	mov.w	r2, #0
 8007992:	f43f ab42 	beq.w	800701a <_strtod_l+0x26a>
 8007996:	2101      	movs	r1, #1
 8007998:	4614      	mov	r4, r2
 800799a:	9105      	str	r1, [sp, #20]
 800799c:	f7ff babf 	b.w	8006f1e <_strtod_l+0x16e>
 80079a0:	ffc00000 	.word	0xffc00000
 80079a4:	41dfffff 	.word	0x41dfffff
 80079a8:	94a03595 	.word	0x94a03595
 80079ac:	3fcfffff 	.word	0x3fcfffff

080079b0 <_strtod_r>:
 80079b0:	4b05      	ldr	r3, [pc, #20]	; (80079c8 <_strtod_r+0x18>)
 80079b2:	b410      	push	{r4}
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4c05      	ldr	r4, [pc, #20]	; (80079cc <_strtod_r+0x1c>)
 80079b8:	6a1b      	ldr	r3, [r3, #32]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	bf08      	it	eq
 80079be:	4623      	moveq	r3, r4
 80079c0:	bc10      	pop	{r4}
 80079c2:	f7ff b9f5 	b.w	8006db0 <_strtod_l>
 80079c6:	bf00      	nop
 80079c8:	20000018 	.word	0x20000018
 80079cc:	2000007c 	.word	0x2000007c

080079d0 <_strtol_l.isra.0>:
 80079d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d4:	4680      	mov	r8, r0
 80079d6:	4689      	mov	r9, r1
 80079d8:	4692      	mov	sl, r2
 80079da:	461e      	mov	r6, r3
 80079dc:	460f      	mov	r7, r1
 80079de:	463d      	mov	r5, r7
 80079e0:	9808      	ldr	r0, [sp, #32]
 80079e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079e6:	f001 f9eb 	bl	8008dc0 <__locale_ctype_ptr_l>
 80079ea:	4420      	add	r0, r4
 80079ec:	7843      	ldrb	r3, [r0, #1]
 80079ee:	f013 0308 	ands.w	r3, r3, #8
 80079f2:	d132      	bne.n	8007a5a <_strtol_l.isra.0+0x8a>
 80079f4:	2c2d      	cmp	r4, #45	; 0x2d
 80079f6:	d132      	bne.n	8007a5e <_strtol_l.isra.0+0x8e>
 80079f8:	2201      	movs	r2, #1
 80079fa:	787c      	ldrb	r4, [r7, #1]
 80079fc:	1cbd      	adds	r5, r7, #2
 80079fe:	2e00      	cmp	r6, #0
 8007a00:	d05d      	beq.n	8007abe <_strtol_l.isra.0+0xee>
 8007a02:	2e10      	cmp	r6, #16
 8007a04:	d109      	bne.n	8007a1a <_strtol_l.isra.0+0x4a>
 8007a06:	2c30      	cmp	r4, #48	; 0x30
 8007a08:	d107      	bne.n	8007a1a <_strtol_l.isra.0+0x4a>
 8007a0a:	782b      	ldrb	r3, [r5, #0]
 8007a0c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a10:	2b58      	cmp	r3, #88	; 0x58
 8007a12:	d14f      	bne.n	8007ab4 <_strtol_l.isra.0+0xe4>
 8007a14:	2610      	movs	r6, #16
 8007a16:	786c      	ldrb	r4, [r5, #1]
 8007a18:	3502      	adds	r5, #2
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	bf14      	ite	ne
 8007a1e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007a22:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007a26:	2700      	movs	r7, #0
 8007a28:	fbb1 fcf6 	udiv	ip, r1, r6
 8007a2c:	4638      	mov	r0, r7
 8007a2e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007a32:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007a36:	2b09      	cmp	r3, #9
 8007a38:	d817      	bhi.n	8007a6a <_strtol_l.isra.0+0x9a>
 8007a3a:	461c      	mov	r4, r3
 8007a3c:	42a6      	cmp	r6, r4
 8007a3e:	dd23      	ble.n	8007a88 <_strtol_l.isra.0+0xb8>
 8007a40:	1c7b      	adds	r3, r7, #1
 8007a42:	d007      	beq.n	8007a54 <_strtol_l.isra.0+0x84>
 8007a44:	4584      	cmp	ip, r0
 8007a46:	d31c      	bcc.n	8007a82 <_strtol_l.isra.0+0xb2>
 8007a48:	d101      	bne.n	8007a4e <_strtol_l.isra.0+0x7e>
 8007a4a:	45a6      	cmp	lr, r4
 8007a4c:	db19      	blt.n	8007a82 <_strtol_l.isra.0+0xb2>
 8007a4e:	2701      	movs	r7, #1
 8007a50:	fb00 4006 	mla	r0, r0, r6, r4
 8007a54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007a58:	e7eb      	b.n	8007a32 <_strtol_l.isra.0+0x62>
 8007a5a:	462f      	mov	r7, r5
 8007a5c:	e7bf      	b.n	80079de <_strtol_l.isra.0+0xe>
 8007a5e:	2c2b      	cmp	r4, #43	; 0x2b
 8007a60:	bf04      	itt	eq
 8007a62:	1cbd      	addeq	r5, r7, #2
 8007a64:	787c      	ldrbeq	r4, [r7, #1]
 8007a66:	461a      	mov	r2, r3
 8007a68:	e7c9      	b.n	80079fe <_strtol_l.isra.0+0x2e>
 8007a6a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007a6e:	2b19      	cmp	r3, #25
 8007a70:	d801      	bhi.n	8007a76 <_strtol_l.isra.0+0xa6>
 8007a72:	3c37      	subs	r4, #55	; 0x37
 8007a74:	e7e2      	b.n	8007a3c <_strtol_l.isra.0+0x6c>
 8007a76:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007a7a:	2b19      	cmp	r3, #25
 8007a7c:	d804      	bhi.n	8007a88 <_strtol_l.isra.0+0xb8>
 8007a7e:	3c57      	subs	r4, #87	; 0x57
 8007a80:	e7dc      	b.n	8007a3c <_strtol_l.isra.0+0x6c>
 8007a82:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007a86:	e7e5      	b.n	8007a54 <_strtol_l.isra.0+0x84>
 8007a88:	1c7b      	adds	r3, r7, #1
 8007a8a:	d108      	bne.n	8007a9e <_strtol_l.isra.0+0xce>
 8007a8c:	2322      	movs	r3, #34	; 0x22
 8007a8e:	4608      	mov	r0, r1
 8007a90:	f8c8 3000 	str.w	r3, [r8]
 8007a94:	f1ba 0f00 	cmp.w	sl, #0
 8007a98:	d107      	bne.n	8007aaa <_strtol_l.isra.0+0xda>
 8007a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a9e:	b102      	cbz	r2, 8007aa2 <_strtol_l.isra.0+0xd2>
 8007aa0:	4240      	negs	r0, r0
 8007aa2:	f1ba 0f00 	cmp.w	sl, #0
 8007aa6:	d0f8      	beq.n	8007a9a <_strtol_l.isra.0+0xca>
 8007aa8:	b10f      	cbz	r7, 8007aae <_strtol_l.isra.0+0xde>
 8007aaa:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8007aae:	f8ca 9000 	str.w	r9, [sl]
 8007ab2:	e7f2      	b.n	8007a9a <_strtol_l.isra.0+0xca>
 8007ab4:	2430      	movs	r4, #48	; 0x30
 8007ab6:	2e00      	cmp	r6, #0
 8007ab8:	d1af      	bne.n	8007a1a <_strtol_l.isra.0+0x4a>
 8007aba:	2608      	movs	r6, #8
 8007abc:	e7ad      	b.n	8007a1a <_strtol_l.isra.0+0x4a>
 8007abe:	2c30      	cmp	r4, #48	; 0x30
 8007ac0:	d0a3      	beq.n	8007a0a <_strtol_l.isra.0+0x3a>
 8007ac2:	260a      	movs	r6, #10
 8007ac4:	e7a9      	b.n	8007a1a <_strtol_l.isra.0+0x4a>
	...

08007ac8 <_strtol_r>:
 8007ac8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007aca:	4c06      	ldr	r4, [pc, #24]	; (8007ae4 <_strtol_r+0x1c>)
 8007acc:	4d06      	ldr	r5, [pc, #24]	; (8007ae8 <_strtol_r+0x20>)
 8007ace:	6824      	ldr	r4, [r4, #0]
 8007ad0:	6a24      	ldr	r4, [r4, #32]
 8007ad2:	2c00      	cmp	r4, #0
 8007ad4:	bf08      	it	eq
 8007ad6:	462c      	moveq	r4, r5
 8007ad8:	9400      	str	r4, [sp, #0]
 8007ada:	f7ff ff79 	bl	80079d0 <_strtol_l.isra.0>
 8007ade:	b003      	add	sp, #12
 8007ae0:	bd30      	pop	{r4, r5, pc}
 8007ae2:	bf00      	nop
 8007ae4:	20000018 	.word	0x20000018
 8007ae8:	2000007c 	.word	0x2000007c

08007aec <quorem>:
 8007aec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af0:	6903      	ldr	r3, [r0, #16]
 8007af2:	690c      	ldr	r4, [r1, #16]
 8007af4:	4680      	mov	r8, r0
 8007af6:	42a3      	cmp	r3, r4
 8007af8:	f2c0 8084 	blt.w	8007c04 <quorem+0x118>
 8007afc:	3c01      	subs	r4, #1
 8007afe:	f101 0714 	add.w	r7, r1, #20
 8007b02:	f100 0614 	add.w	r6, r0, #20
 8007b06:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007b0a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007b0e:	3501      	adds	r5, #1
 8007b10:	fbb0 f5f5 	udiv	r5, r0, r5
 8007b14:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007b18:	eb06 030c 	add.w	r3, r6, ip
 8007b1c:	eb07 090c 	add.w	r9, r7, ip
 8007b20:	9301      	str	r3, [sp, #4]
 8007b22:	b39d      	cbz	r5, 8007b8c <quorem+0xa0>
 8007b24:	f04f 0a00 	mov.w	sl, #0
 8007b28:	4638      	mov	r0, r7
 8007b2a:	46b6      	mov	lr, r6
 8007b2c:	46d3      	mov	fp, sl
 8007b2e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b32:	b293      	uxth	r3, r2
 8007b34:	fb05 a303 	mla	r3, r5, r3, sl
 8007b38:	0c12      	lsrs	r2, r2, #16
 8007b3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b3e:	fb05 a202 	mla	r2, r5, r2, sl
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	ebab 0303 	sub.w	r3, fp, r3
 8007b48:	f8de b000 	ldr.w	fp, [lr]
 8007b4c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007b50:	fa1f fb8b 	uxth.w	fp, fp
 8007b54:	445b      	add	r3, fp
 8007b56:	fa1f fb82 	uxth.w	fp, r2
 8007b5a:	f8de 2000 	ldr.w	r2, [lr]
 8007b5e:	4581      	cmp	r9, r0
 8007b60:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007b64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b6e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007b72:	f84e 3b04 	str.w	r3, [lr], #4
 8007b76:	d2da      	bcs.n	8007b2e <quorem+0x42>
 8007b78:	f856 300c 	ldr.w	r3, [r6, ip]
 8007b7c:	b933      	cbnz	r3, 8007b8c <quorem+0xa0>
 8007b7e:	9b01      	ldr	r3, [sp, #4]
 8007b80:	3b04      	subs	r3, #4
 8007b82:	429e      	cmp	r6, r3
 8007b84:	461a      	mov	r2, r3
 8007b86:	d331      	bcc.n	8007bec <quorem+0x100>
 8007b88:	f8c8 4010 	str.w	r4, [r8, #16]
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	f001 fba5 	bl	80092dc <__mcmp>
 8007b92:	2800      	cmp	r0, #0
 8007b94:	db26      	blt.n	8007be4 <quorem+0xf8>
 8007b96:	4630      	mov	r0, r6
 8007b98:	f04f 0c00 	mov.w	ip, #0
 8007b9c:	3501      	adds	r5, #1
 8007b9e:	f857 1b04 	ldr.w	r1, [r7], #4
 8007ba2:	f8d0 e000 	ldr.w	lr, [r0]
 8007ba6:	b28b      	uxth	r3, r1
 8007ba8:	ebac 0303 	sub.w	r3, ip, r3
 8007bac:	fa1f f28e 	uxth.w	r2, lr
 8007bb0:	4413      	add	r3, r2
 8007bb2:	0c0a      	lsrs	r2, r1, #16
 8007bb4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007bb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bc2:	45b9      	cmp	r9, r7
 8007bc4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007bc8:	f840 3b04 	str.w	r3, [r0], #4
 8007bcc:	d2e7      	bcs.n	8007b9e <quorem+0xb2>
 8007bce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007bd2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007bd6:	b92a      	cbnz	r2, 8007be4 <quorem+0xf8>
 8007bd8:	3b04      	subs	r3, #4
 8007bda:	429e      	cmp	r6, r3
 8007bdc:	461a      	mov	r2, r3
 8007bde:	d30b      	bcc.n	8007bf8 <quorem+0x10c>
 8007be0:	f8c8 4010 	str.w	r4, [r8, #16]
 8007be4:	4628      	mov	r0, r5
 8007be6:	b003      	add	sp, #12
 8007be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bec:	6812      	ldr	r2, [r2, #0]
 8007bee:	3b04      	subs	r3, #4
 8007bf0:	2a00      	cmp	r2, #0
 8007bf2:	d1c9      	bne.n	8007b88 <quorem+0x9c>
 8007bf4:	3c01      	subs	r4, #1
 8007bf6:	e7c4      	b.n	8007b82 <quorem+0x96>
 8007bf8:	6812      	ldr	r2, [r2, #0]
 8007bfa:	3b04      	subs	r3, #4
 8007bfc:	2a00      	cmp	r2, #0
 8007bfe:	d1ef      	bne.n	8007be0 <quorem+0xf4>
 8007c00:	3c01      	subs	r4, #1
 8007c02:	e7ea      	b.n	8007bda <quorem+0xee>
 8007c04:	2000      	movs	r0, #0
 8007c06:	e7ee      	b.n	8007be6 <quorem+0xfa>

08007c08 <_dtoa_r>:
 8007c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c0c:	4616      	mov	r6, r2
 8007c0e:	461f      	mov	r7, r3
 8007c10:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c12:	b095      	sub	sp, #84	; 0x54
 8007c14:	4604      	mov	r4, r0
 8007c16:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8007c1a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007c1e:	b93d      	cbnz	r5, 8007c30 <_dtoa_r+0x28>
 8007c20:	2010      	movs	r0, #16
 8007c22:	f001 f8e1 	bl	8008de8 <malloc>
 8007c26:	6260      	str	r0, [r4, #36]	; 0x24
 8007c28:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c2c:	6005      	str	r5, [r0, #0]
 8007c2e:	60c5      	str	r5, [r0, #12]
 8007c30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c32:	6819      	ldr	r1, [r3, #0]
 8007c34:	b151      	cbz	r1, 8007c4c <_dtoa_r+0x44>
 8007c36:	685a      	ldr	r2, [r3, #4]
 8007c38:	2301      	movs	r3, #1
 8007c3a:	4093      	lsls	r3, r2
 8007c3c:	604a      	str	r2, [r1, #4]
 8007c3e:	608b      	str	r3, [r1, #8]
 8007c40:	4620      	mov	r0, r4
 8007c42:	f001 f92d 	bl	8008ea0 <_Bfree>
 8007c46:	2200      	movs	r2, #0
 8007c48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c4a:	601a      	str	r2, [r3, #0]
 8007c4c:	1e3b      	subs	r3, r7, #0
 8007c4e:	bfaf      	iteee	ge
 8007c50:	2300      	movge	r3, #0
 8007c52:	2201      	movlt	r2, #1
 8007c54:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007c58:	9303      	strlt	r3, [sp, #12]
 8007c5a:	bfac      	ite	ge
 8007c5c:	f8c8 3000 	strge.w	r3, [r8]
 8007c60:	f8c8 2000 	strlt.w	r2, [r8]
 8007c64:	4bae      	ldr	r3, [pc, #696]	; (8007f20 <_dtoa_r+0x318>)
 8007c66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007c6a:	ea33 0308 	bics.w	r3, r3, r8
 8007c6e:	d11b      	bne.n	8007ca8 <_dtoa_r+0xa0>
 8007c70:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c74:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007c76:	6013      	str	r3, [r2, #0]
 8007c78:	9b02      	ldr	r3, [sp, #8]
 8007c7a:	b923      	cbnz	r3, 8007c86 <_dtoa_r+0x7e>
 8007c7c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007c80:	2800      	cmp	r0, #0
 8007c82:	f000 8545 	beq.w	8008710 <_dtoa_r+0xb08>
 8007c86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c88:	b953      	cbnz	r3, 8007ca0 <_dtoa_r+0x98>
 8007c8a:	4ba6      	ldr	r3, [pc, #664]	; (8007f24 <_dtoa_r+0x31c>)
 8007c8c:	e021      	b.n	8007cd2 <_dtoa_r+0xca>
 8007c8e:	4ba6      	ldr	r3, [pc, #664]	; (8007f28 <_dtoa_r+0x320>)
 8007c90:	9306      	str	r3, [sp, #24]
 8007c92:	3308      	adds	r3, #8
 8007c94:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007c96:	6013      	str	r3, [r2, #0]
 8007c98:	9806      	ldr	r0, [sp, #24]
 8007c9a:	b015      	add	sp, #84	; 0x54
 8007c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca0:	4ba0      	ldr	r3, [pc, #640]	; (8007f24 <_dtoa_r+0x31c>)
 8007ca2:	9306      	str	r3, [sp, #24]
 8007ca4:	3303      	adds	r3, #3
 8007ca6:	e7f5      	b.n	8007c94 <_dtoa_r+0x8c>
 8007ca8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cac:	2200      	movs	r2, #0
 8007cae:	2300      	movs	r3, #0
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	4639      	mov	r1, r7
 8007cb4:	f7f8 fe78 	bl	80009a8 <__aeabi_dcmpeq>
 8007cb8:	4682      	mov	sl, r0
 8007cba:	b160      	cbz	r0, 8007cd6 <_dtoa_r+0xce>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007cc0:	6013      	str	r3, [r2, #0]
 8007cc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f000 8520 	beq.w	800870a <_dtoa_r+0xb02>
 8007cca:	4b98      	ldr	r3, [pc, #608]	; (8007f2c <_dtoa_r+0x324>)
 8007ccc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007cce:	6013      	str	r3, [r2, #0]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	9306      	str	r3, [sp, #24]
 8007cd4:	e7e0      	b.n	8007c98 <_dtoa_r+0x90>
 8007cd6:	ab12      	add	r3, sp, #72	; 0x48
 8007cd8:	9301      	str	r3, [sp, #4]
 8007cda:	ab13      	add	r3, sp, #76	; 0x4c
 8007cdc:	9300      	str	r3, [sp, #0]
 8007cde:	4632      	mov	r2, r6
 8007ce0:	463b      	mov	r3, r7
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	f001 fbe8 	bl	80094b8 <__d2b>
 8007ce8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007cec:	4683      	mov	fp, r0
 8007cee:	2d00      	cmp	r5, #0
 8007cf0:	d07d      	beq.n	8007dee <_dtoa_r+0x1e6>
 8007cf2:	46b0      	mov	r8, r6
 8007cf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007cf8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8007cfc:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8007d00:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007d04:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8007d08:	2200      	movs	r2, #0
 8007d0a:	4b89      	ldr	r3, [pc, #548]	; (8007f30 <_dtoa_r+0x328>)
 8007d0c:	4640      	mov	r0, r8
 8007d0e:	4649      	mov	r1, r9
 8007d10:	f7f8 fa2a 	bl	8000168 <__aeabi_dsub>
 8007d14:	a37c      	add	r3, pc, #496	; (adr r3, 8007f08 <_dtoa_r+0x300>)
 8007d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1a:	f7f8 fbdd 	bl	80004d8 <__aeabi_dmul>
 8007d1e:	a37c      	add	r3, pc, #496	; (adr r3, 8007f10 <_dtoa_r+0x308>)
 8007d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d24:	f7f8 fa22 	bl	800016c <__adddf3>
 8007d28:	4606      	mov	r6, r0
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	460f      	mov	r7, r1
 8007d2e:	f7f8 fb69 	bl	8000404 <__aeabi_i2d>
 8007d32:	a379      	add	r3, pc, #484	; (adr r3, 8007f18 <_dtoa_r+0x310>)
 8007d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d38:	f7f8 fbce 	bl	80004d8 <__aeabi_dmul>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	460b      	mov	r3, r1
 8007d40:	4630      	mov	r0, r6
 8007d42:	4639      	mov	r1, r7
 8007d44:	f7f8 fa12 	bl	800016c <__adddf3>
 8007d48:	4606      	mov	r6, r0
 8007d4a:	460f      	mov	r7, r1
 8007d4c:	f7f8 fe74 	bl	8000a38 <__aeabi_d2iz>
 8007d50:	2200      	movs	r2, #0
 8007d52:	4682      	mov	sl, r0
 8007d54:	2300      	movs	r3, #0
 8007d56:	4630      	mov	r0, r6
 8007d58:	4639      	mov	r1, r7
 8007d5a:	f7f8 fe2f 	bl	80009bc <__aeabi_dcmplt>
 8007d5e:	b148      	cbz	r0, 8007d74 <_dtoa_r+0x16c>
 8007d60:	4650      	mov	r0, sl
 8007d62:	f7f8 fb4f 	bl	8000404 <__aeabi_i2d>
 8007d66:	4632      	mov	r2, r6
 8007d68:	463b      	mov	r3, r7
 8007d6a:	f7f8 fe1d 	bl	80009a8 <__aeabi_dcmpeq>
 8007d6e:	b908      	cbnz	r0, 8007d74 <_dtoa_r+0x16c>
 8007d70:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007d74:	f1ba 0f16 	cmp.w	sl, #22
 8007d78:	d85a      	bhi.n	8007e30 <_dtoa_r+0x228>
 8007d7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d7e:	496d      	ldr	r1, [pc, #436]	; (8007f34 <_dtoa_r+0x32c>)
 8007d80:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007d84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d88:	f7f8 fe36 	bl	80009f8 <__aeabi_dcmpgt>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d051      	beq.n	8007e34 <_dtoa_r+0x22c>
 8007d90:	2300      	movs	r3, #0
 8007d92:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007d96:	930d      	str	r3, [sp, #52]	; 0x34
 8007d98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d9a:	1b5d      	subs	r5, r3, r5
 8007d9c:	1e6b      	subs	r3, r5, #1
 8007d9e:	9307      	str	r3, [sp, #28]
 8007da0:	bf43      	ittte	mi
 8007da2:	2300      	movmi	r3, #0
 8007da4:	f1c5 0901 	rsbmi	r9, r5, #1
 8007da8:	9307      	strmi	r3, [sp, #28]
 8007daa:	f04f 0900 	movpl.w	r9, #0
 8007dae:	f1ba 0f00 	cmp.w	sl, #0
 8007db2:	db41      	blt.n	8007e38 <_dtoa_r+0x230>
 8007db4:	9b07      	ldr	r3, [sp, #28]
 8007db6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007dba:	4453      	add	r3, sl
 8007dbc:	9307      	str	r3, [sp, #28]
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	9308      	str	r3, [sp, #32]
 8007dc2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007dc4:	2b09      	cmp	r3, #9
 8007dc6:	f200 808f 	bhi.w	8007ee8 <_dtoa_r+0x2e0>
 8007dca:	2b05      	cmp	r3, #5
 8007dcc:	bfc4      	itt	gt
 8007dce:	3b04      	subgt	r3, #4
 8007dd0:	931e      	strgt	r3, [sp, #120]	; 0x78
 8007dd2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007dd4:	bfc8      	it	gt
 8007dd6:	2500      	movgt	r5, #0
 8007dd8:	f1a3 0302 	sub.w	r3, r3, #2
 8007ddc:	bfd8      	it	le
 8007dde:	2501      	movle	r5, #1
 8007de0:	2b03      	cmp	r3, #3
 8007de2:	f200 808d 	bhi.w	8007f00 <_dtoa_r+0x2f8>
 8007de6:	e8df f003 	tbb	[pc, r3]
 8007dea:	7d7b      	.short	0x7d7b
 8007dec:	6f2f      	.short	0x6f2f
 8007dee:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007df2:	441d      	add	r5, r3
 8007df4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007df8:	2820      	cmp	r0, #32
 8007dfa:	dd13      	ble.n	8007e24 <_dtoa_r+0x21c>
 8007dfc:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007e00:	9b02      	ldr	r3, [sp, #8]
 8007e02:	fa08 f800 	lsl.w	r8, r8, r0
 8007e06:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007e0a:	fa23 f000 	lsr.w	r0, r3, r0
 8007e0e:	ea48 0000 	orr.w	r0, r8, r0
 8007e12:	f7f8 fae7 	bl	80003e4 <__aeabi_ui2d>
 8007e16:	2301      	movs	r3, #1
 8007e18:	4680      	mov	r8, r0
 8007e1a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8007e1e:	3d01      	subs	r5, #1
 8007e20:	9310      	str	r3, [sp, #64]	; 0x40
 8007e22:	e771      	b.n	8007d08 <_dtoa_r+0x100>
 8007e24:	9b02      	ldr	r3, [sp, #8]
 8007e26:	f1c0 0020 	rsb	r0, r0, #32
 8007e2a:	fa03 f000 	lsl.w	r0, r3, r0
 8007e2e:	e7f0      	b.n	8007e12 <_dtoa_r+0x20a>
 8007e30:	2301      	movs	r3, #1
 8007e32:	e7b0      	b.n	8007d96 <_dtoa_r+0x18e>
 8007e34:	900d      	str	r0, [sp, #52]	; 0x34
 8007e36:	e7af      	b.n	8007d98 <_dtoa_r+0x190>
 8007e38:	f1ca 0300 	rsb	r3, sl, #0
 8007e3c:	9308      	str	r3, [sp, #32]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	eba9 090a 	sub.w	r9, r9, sl
 8007e44:	930c      	str	r3, [sp, #48]	; 0x30
 8007e46:	e7bc      	b.n	8007dc2 <_dtoa_r+0x1ba>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e4c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	dd74      	ble.n	8007f3c <_dtoa_r+0x334>
 8007e52:	4698      	mov	r8, r3
 8007e54:	9304      	str	r3, [sp, #16]
 8007e56:	2200      	movs	r2, #0
 8007e58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e5a:	6072      	str	r2, [r6, #4]
 8007e5c:	2204      	movs	r2, #4
 8007e5e:	f102 0014 	add.w	r0, r2, #20
 8007e62:	4298      	cmp	r0, r3
 8007e64:	6871      	ldr	r1, [r6, #4]
 8007e66:	d96e      	bls.n	8007f46 <_dtoa_r+0x33e>
 8007e68:	4620      	mov	r0, r4
 8007e6a:	f000 ffe5 	bl	8008e38 <_Balloc>
 8007e6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e70:	6030      	str	r0, [r6, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f1b8 0f0e 	cmp.w	r8, #14
 8007e78:	9306      	str	r3, [sp, #24]
 8007e7a:	f200 80ed 	bhi.w	8008058 <_dtoa_r+0x450>
 8007e7e:	2d00      	cmp	r5, #0
 8007e80:	f000 80ea 	beq.w	8008058 <_dtoa_r+0x450>
 8007e84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e88:	f1ba 0f00 	cmp.w	sl, #0
 8007e8c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007e90:	dd77      	ble.n	8007f82 <_dtoa_r+0x37a>
 8007e92:	4a28      	ldr	r2, [pc, #160]	; (8007f34 <_dtoa_r+0x32c>)
 8007e94:	f00a 030f 	and.w	r3, sl, #15
 8007e98:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007e9c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ea0:	06f0      	lsls	r0, r6, #27
 8007ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007eaa:	d568      	bpl.n	8007f7e <_dtoa_r+0x376>
 8007eac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007eb0:	4b21      	ldr	r3, [pc, #132]	; (8007f38 <_dtoa_r+0x330>)
 8007eb2:	2503      	movs	r5, #3
 8007eb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007eb8:	f7f8 fc38 	bl	800072c <__aeabi_ddiv>
 8007ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ec0:	f006 060f 	and.w	r6, r6, #15
 8007ec4:	4f1c      	ldr	r7, [pc, #112]	; (8007f38 <_dtoa_r+0x330>)
 8007ec6:	e04f      	b.n	8007f68 <_dtoa_r+0x360>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	9309      	str	r3, [sp, #36]	; 0x24
 8007ecc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ece:	4453      	add	r3, sl
 8007ed0:	f103 0801 	add.w	r8, r3, #1
 8007ed4:	9304      	str	r3, [sp, #16]
 8007ed6:	4643      	mov	r3, r8
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	bfb8      	it	lt
 8007edc:	2301      	movlt	r3, #1
 8007ede:	e7ba      	b.n	8007e56 <_dtoa_r+0x24e>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e7b2      	b.n	8007e4a <_dtoa_r+0x242>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	e7f0      	b.n	8007eca <_dtoa_r+0x2c2>
 8007ee8:	2501      	movs	r5, #1
 8007eea:	2300      	movs	r3, #0
 8007eec:	9509      	str	r5, [sp, #36]	; 0x24
 8007eee:	931e      	str	r3, [sp, #120]	; 0x78
 8007ef0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	9304      	str	r3, [sp, #16]
 8007ef8:	4698      	mov	r8, r3
 8007efa:	2312      	movs	r3, #18
 8007efc:	921f      	str	r2, [sp, #124]	; 0x7c
 8007efe:	e7aa      	b.n	8007e56 <_dtoa_r+0x24e>
 8007f00:	2301      	movs	r3, #1
 8007f02:	9309      	str	r3, [sp, #36]	; 0x24
 8007f04:	e7f4      	b.n	8007ef0 <_dtoa_r+0x2e8>
 8007f06:	bf00      	nop
 8007f08:	636f4361 	.word	0x636f4361
 8007f0c:	3fd287a7 	.word	0x3fd287a7
 8007f10:	8b60c8b3 	.word	0x8b60c8b3
 8007f14:	3fc68a28 	.word	0x3fc68a28
 8007f18:	509f79fb 	.word	0x509f79fb
 8007f1c:	3fd34413 	.word	0x3fd34413
 8007f20:	7ff00000 	.word	0x7ff00000
 8007f24:	0800a2f9 	.word	0x0800a2f9
 8007f28:	0800a2f0 	.word	0x0800a2f0
 8007f2c:	0800a271 	.word	0x0800a271
 8007f30:	3ff80000 	.word	0x3ff80000
 8007f34:	0800a330 	.word	0x0800a330
 8007f38:	0800a308 	.word	0x0800a308
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	9304      	str	r3, [sp, #16]
 8007f40:	4698      	mov	r8, r3
 8007f42:	461a      	mov	r2, r3
 8007f44:	e7da      	b.n	8007efc <_dtoa_r+0x2f4>
 8007f46:	3101      	adds	r1, #1
 8007f48:	6071      	str	r1, [r6, #4]
 8007f4a:	0052      	lsls	r2, r2, #1
 8007f4c:	e787      	b.n	8007e5e <_dtoa_r+0x256>
 8007f4e:	07f1      	lsls	r1, r6, #31
 8007f50:	d508      	bpl.n	8007f64 <_dtoa_r+0x35c>
 8007f52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f5a:	f7f8 fabd 	bl	80004d8 <__aeabi_dmul>
 8007f5e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007f62:	3501      	adds	r5, #1
 8007f64:	1076      	asrs	r6, r6, #1
 8007f66:	3708      	adds	r7, #8
 8007f68:	2e00      	cmp	r6, #0
 8007f6a:	d1f0      	bne.n	8007f4e <_dtoa_r+0x346>
 8007f6c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007f70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f74:	f7f8 fbda 	bl	800072c <__aeabi_ddiv>
 8007f78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f7c:	e01b      	b.n	8007fb6 <_dtoa_r+0x3ae>
 8007f7e:	2502      	movs	r5, #2
 8007f80:	e7a0      	b.n	8007ec4 <_dtoa_r+0x2bc>
 8007f82:	f000 80a4 	beq.w	80080ce <_dtoa_r+0x4c6>
 8007f86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007f8a:	f1ca 0600 	rsb	r6, sl, #0
 8007f8e:	4ba0      	ldr	r3, [pc, #640]	; (8008210 <_dtoa_r+0x608>)
 8007f90:	f006 020f 	and.w	r2, r6, #15
 8007f94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	f7f8 fa9c 	bl	80004d8 <__aeabi_dmul>
 8007fa0:	2502      	movs	r5, #2
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fa8:	4f9a      	ldr	r7, [pc, #616]	; (8008214 <_dtoa_r+0x60c>)
 8007faa:	1136      	asrs	r6, r6, #4
 8007fac:	2e00      	cmp	r6, #0
 8007fae:	f040 8083 	bne.w	80080b8 <_dtoa_r+0x4b0>
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1e0      	bne.n	8007f78 <_dtoa_r+0x370>
 8007fb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f000 808a 	beq.w	80080d2 <_dtoa_r+0x4ca>
 8007fbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fc2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007fc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007fca:	2200      	movs	r2, #0
 8007fcc:	4b92      	ldr	r3, [pc, #584]	; (8008218 <_dtoa_r+0x610>)
 8007fce:	f7f8 fcf5 	bl	80009bc <__aeabi_dcmplt>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	d07d      	beq.n	80080d2 <_dtoa_r+0x4ca>
 8007fd6:	f1b8 0f00 	cmp.w	r8, #0
 8007fda:	d07a      	beq.n	80080d2 <_dtoa_r+0x4ca>
 8007fdc:	9b04      	ldr	r3, [sp, #16]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	dd36      	ble.n	8008050 <_dtoa_r+0x448>
 8007fe2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	4b8c      	ldr	r3, [pc, #560]	; (800821c <_dtoa_r+0x614>)
 8007fea:	f7f8 fa75 	bl	80004d8 <__aeabi_dmul>
 8007fee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ff2:	9e04      	ldr	r6, [sp, #16]
 8007ff4:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8007ff8:	3501      	adds	r5, #1
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	f7f8 fa02 	bl	8000404 <__aeabi_i2d>
 8008000:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008004:	f7f8 fa68 	bl	80004d8 <__aeabi_dmul>
 8008008:	2200      	movs	r2, #0
 800800a:	4b85      	ldr	r3, [pc, #532]	; (8008220 <_dtoa_r+0x618>)
 800800c:	f7f8 f8ae 	bl	800016c <__adddf3>
 8008010:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8008014:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008018:	950b      	str	r5, [sp, #44]	; 0x2c
 800801a:	2e00      	cmp	r6, #0
 800801c:	d15c      	bne.n	80080d8 <_dtoa_r+0x4d0>
 800801e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008022:	2200      	movs	r2, #0
 8008024:	4b7f      	ldr	r3, [pc, #508]	; (8008224 <_dtoa_r+0x61c>)
 8008026:	f7f8 f89f 	bl	8000168 <__aeabi_dsub>
 800802a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800802c:	462b      	mov	r3, r5
 800802e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008032:	f7f8 fce1 	bl	80009f8 <__aeabi_dcmpgt>
 8008036:	2800      	cmp	r0, #0
 8008038:	f040 8281 	bne.w	800853e <_dtoa_r+0x936>
 800803c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008040:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008042:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008046:	f7f8 fcb9 	bl	80009bc <__aeabi_dcmplt>
 800804a:	2800      	cmp	r0, #0
 800804c:	f040 8275 	bne.w	800853a <_dtoa_r+0x932>
 8008050:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008054:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008058:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800805a:	2b00      	cmp	r3, #0
 800805c:	f2c0 814b 	blt.w	80082f6 <_dtoa_r+0x6ee>
 8008060:	f1ba 0f0e 	cmp.w	sl, #14
 8008064:	f300 8147 	bgt.w	80082f6 <_dtoa_r+0x6ee>
 8008068:	4b69      	ldr	r3, [pc, #420]	; (8008210 <_dtoa_r+0x608>)
 800806a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008076:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008078:	2b00      	cmp	r3, #0
 800807a:	f280 80d7 	bge.w	800822c <_dtoa_r+0x624>
 800807e:	f1b8 0f00 	cmp.w	r8, #0
 8008082:	f300 80d3 	bgt.w	800822c <_dtoa_r+0x624>
 8008086:	f040 8257 	bne.w	8008538 <_dtoa_r+0x930>
 800808a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800808e:	2200      	movs	r2, #0
 8008090:	4b64      	ldr	r3, [pc, #400]	; (8008224 <_dtoa_r+0x61c>)
 8008092:	f7f8 fa21 	bl	80004d8 <__aeabi_dmul>
 8008096:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800809a:	f7f8 fca3 	bl	80009e4 <__aeabi_dcmpge>
 800809e:	4646      	mov	r6, r8
 80080a0:	4647      	mov	r7, r8
 80080a2:	2800      	cmp	r0, #0
 80080a4:	f040 822d 	bne.w	8008502 <_dtoa_r+0x8fa>
 80080a8:	9b06      	ldr	r3, [sp, #24]
 80080aa:	9a06      	ldr	r2, [sp, #24]
 80080ac:	1c5d      	adds	r5, r3, #1
 80080ae:	2331      	movs	r3, #49	; 0x31
 80080b0:	f10a 0a01 	add.w	sl, sl, #1
 80080b4:	7013      	strb	r3, [r2, #0]
 80080b6:	e228      	b.n	800850a <_dtoa_r+0x902>
 80080b8:	07f2      	lsls	r2, r6, #31
 80080ba:	d505      	bpl.n	80080c8 <_dtoa_r+0x4c0>
 80080bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080c0:	f7f8 fa0a 	bl	80004d8 <__aeabi_dmul>
 80080c4:	2301      	movs	r3, #1
 80080c6:	3501      	adds	r5, #1
 80080c8:	1076      	asrs	r6, r6, #1
 80080ca:	3708      	adds	r7, #8
 80080cc:	e76e      	b.n	8007fac <_dtoa_r+0x3a4>
 80080ce:	2502      	movs	r5, #2
 80080d0:	e771      	b.n	8007fb6 <_dtoa_r+0x3ae>
 80080d2:	4657      	mov	r7, sl
 80080d4:	4646      	mov	r6, r8
 80080d6:	e790      	b.n	8007ffa <_dtoa_r+0x3f2>
 80080d8:	4b4d      	ldr	r3, [pc, #308]	; (8008210 <_dtoa_r+0x608>)
 80080da:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80080de:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80080e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d048      	beq.n	800817a <_dtoa_r+0x572>
 80080e8:	4602      	mov	r2, r0
 80080ea:	460b      	mov	r3, r1
 80080ec:	2000      	movs	r0, #0
 80080ee:	494e      	ldr	r1, [pc, #312]	; (8008228 <_dtoa_r+0x620>)
 80080f0:	f7f8 fb1c 	bl	800072c <__aeabi_ddiv>
 80080f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80080f8:	f7f8 f836 	bl	8000168 <__aeabi_dsub>
 80080fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008100:	9d06      	ldr	r5, [sp, #24]
 8008102:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008106:	f7f8 fc97 	bl	8000a38 <__aeabi_d2iz>
 800810a:	9011      	str	r0, [sp, #68]	; 0x44
 800810c:	f7f8 f97a 	bl	8000404 <__aeabi_i2d>
 8008110:	4602      	mov	r2, r0
 8008112:	460b      	mov	r3, r1
 8008114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008118:	f7f8 f826 	bl	8000168 <__aeabi_dsub>
 800811c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800811e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008122:	3330      	adds	r3, #48	; 0x30
 8008124:	f805 3b01 	strb.w	r3, [r5], #1
 8008128:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800812c:	f7f8 fc46 	bl	80009bc <__aeabi_dcmplt>
 8008130:	2800      	cmp	r0, #0
 8008132:	d163      	bne.n	80081fc <_dtoa_r+0x5f4>
 8008134:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008138:	2000      	movs	r0, #0
 800813a:	4937      	ldr	r1, [pc, #220]	; (8008218 <_dtoa_r+0x610>)
 800813c:	f7f8 f814 	bl	8000168 <__aeabi_dsub>
 8008140:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008144:	f7f8 fc3a 	bl	80009bc <__aeabi_dcmplt>
 8008148:	2800      	cmp	r0, #0
 800814a:	f040 80b5 	bne.w	80082b8 <_dtoa_r+0x6b0>
 800814e:	9b06      	ldr	r3, [sp, #24]
 8008150:	1aeb      	subs	r3, r5, r3
 8008152:	429e      	cmp	r6, r3
 8008154:	f77f af7c 	ble.w	8008050 <_dtoa_r+0x448>
 8008158:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800815c:	2200      	movs	r2, #0
 800815e:	4b2f      	ldr	r3, [pc, #188]	; (800821c <_dtoa_r+0x614>)
 8008160:	f7f8 f9ba 	bl	80004d8 <__aeabi_dmul>
 8008164:	2200      	movs	r2, #0
 8008166:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800816a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800816e:	4b2b      	ldr	r3, [pc, #172]	; (800821c <_dtoa_r+0x614>)
 8008170:	f7f8 f9b2 	bl	80004d8 <__aeabi_dmul>
 8008174:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008178:	e7c3      	b.n	8008102 <_dtoa_r+0x4fa>
 800817a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800817e:	f7f8 f9ab 	bl	80004d8 <__aeabi_dmul>
 8008182:	9b06      	ldr	r3, [sp, #24]
 8008184:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008188:	199d      	adds	r5, r3, r6
 800818a:	461e      	mov	r6, r3
 800818c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008190:	f7f8 fc52 	bl	8000a38 <__aeabi_d2iz>
 8008194:	9011      	str	r0, [sp, #68]	; 0x44
 8008196:	f7f8 f935 	bl	8000404 <__aeabi_i2d>
 800819a:	4602      	mov	r2, r0
 800819c:	460b      	mov	r3, r1
 800819e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081a2:	f7f7 ffe1 	bl	8000168 <__aeabi_dsub>
 80081a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081ac:	3330      	adds	r3, #48	; 0x30
 80081ae:	f806 3b01 	strb.w	r3, [r6], #1
 80081b2:	42ae      	cmp	r6, r5
 80081b4:	f04f 0200 	mov.w	r2, #0
 80081b8:	d124      	bne.n	8008204 <_dtoa_r+0x5fc>
 80081ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80081be:	4b1a      	ldr	r3, [pc, #104]	; (8008228 <_dtoa_r+0x620>)
 80081c0:	f7f7 ffd4 	bl	800016c <__adddf3>
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081cc:	f7f8 fc14 	bl	80009f8 <__aeabi_dcmpgt>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d171      	bne.n	80082b8 <_dtoa_r+0x6b0>
 80081d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80081d8:	2000      	movs	r0, #0
 80081da:	4913      	ldr	r1, [pc, #76]	; (8008228 <_dtoa_r+0x620>)
 80081dc:	f7f7 ffc4 	bl	8000168 <__aeabi_dsub>
 80081e0:	4602      	mov	r2, r0
 80081e2:	460b      	mov	r3, r1
 80081e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081e8:	f7f8 fbe8 	bl	80009bc <__aeabi_dcmplt>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	f43f af2f 	beq.w	8008050 <_dtoa_r+0x448>
 80081f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081f6:	1e6a      	subs	r2, r5, #1
 80081f8:	2b30      	cmp	r3, #48	; 0x30
 80081fa:	d001      	beq.n	8008200 <_dtoa_r+0x5f8>
 80081fc:	46ba      	mov	sl, r7
 80081fe:	e04a      	b.n	8008296 <_dtoa_r+0x68e>
 8008200:	4615      	mov	r5, r2
 8008202:	e7f6      	b.n	80081f2 <_dtoa_r+0x5ea>
 8008204:	4b05      	ldr	r3, [pc, #20]	; (800821c <_dtoa_r+0x614>)
 8008206:	f7f8 f967 	bl	80004d8 <__aeabi_dmul>
 800820a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800820e:	e7bd      	b.n	800818c <_dtoa_r+0x584>
 8008210:	0800a330 	.word	0x0800a330
 8008214:	0800a308 	.word	0x0800a308
 8008218:	3ff00000 	.word	0x3ff00000
 800821c:	40240000 	.word	0x40240000
 8008220:	401c0000 	.word	0x401c0000
 8008224:	40140000 	.word	0x40140000
 8008228:	3fe00000 	.word	0x3fe00000
 800822c:	9d06      	ldr	r5, [sp, #24]
 800822e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008236:	4630      	mov	r0, r6
 8008238:	4639      	mov	r1, r7
 800823a:	f7f8 fa77 	bl	800072c <__aeabi_ddiv>
 800823e:	f7f8 fbfb 	bl	8000a38 <__aeabi_d2iz>
 8008242:	4681      	mov	r9, r0
 8008244:	f7f8 f8de 	bl	8000404 <__aeabi_i2d>
 8008248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800824c:	f7f8 f944 	bl	80004d8 <__aeabi_dmul>
 8008250:	4602      	mov	r2, r0
 8008252:	460b      	mov	r3, r1
 8008254:	4630      	mov	r0, r6
 8008256:	4639      	mov	r1, r7
 8008258:	f7f7 ff86 	bl	8000168 <__aeabi_dsub>
 800825c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8008260:	f805 6b01 	strb.w	r6, [r5], #1
 8008264:	9e06      	ldr	r6, [sp, #24]
 8008266:	4602      	mov	r2, r0
 8008268:	1bae      	subs	r6, r5, r6
 800826a:	45b0      	cmp	r8, r6
 800826c:	460b      	mov	r3, r1
 800826e:	d135      	bne.n	80082dc <_dtoa_r+0x6d4>
 8008270:	f7f7 ff7c 	bl	800016c <__adddf3>
 8008274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008278:	4606      	mov	r6, r0
 800827a:	460f      	mov	r7, r1
 800827c:	f7f8 fbbc 	bl	80009f8 <__aeabi_dcmpgt>
 8008280:	b9c8      	cbnz	r0, 80082b6 <_dtoa_r+0x6ae>
 8008282:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008286:	4630      	mov	r0, r6
 8008288:	4639      	mov	r1, r7
 800828a:	f7f8 fb8d 	bl	80009a8 <__aeabi_dcmpeq>
 800828e:	b110      	cbz	r0, 8008296 <_dtoa_r+0x68e>
 8008290:	f019 0f01 	tst.w	r9, #1
 8008294:	d10f      	bne.n	80082b6 <_dtoa_r+0x6ae>
 8008296:	4659      	mov	r1, fp
 8008298:	4620      	mov	r0, r4
 800829a:	f000 fe01 	bl	8008ea0 <_Bfree>
 800829e:	2300      	movs	r3, #0
 80082a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80082a2:	702b      	strb	r3, [r5, #0]
 80082a4:	f10a 0301 	add.w	r3, sl, #1
 80082a8:	6013      	str	r3, [r2, #0]
 80082aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f43f acf3 	beq.w	8007c98 <_dtoa_r+0x90>
 80082b2:	601d      	str	r5, [r3, #0]
 80082b4:	e4f0      	b.n	8007c98 <_dtoa_r+0x90>
 80082b6:	4657      	mov	r7, sl
 80082b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80082bc:	1e6b      	subs	r3, r5, #1
 80082be:	2a39      	cmp	r2, #57	; 0x39
 80082c0:	d106      	bne.n	80082d0 <_dtoa_r+0x6c8>
 80082c2:	9a06      	ldr	r2, [sp, #24]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d107      	bne.n	80082d8 <_dtoa_r+0x6d0>
 80082c8:	2330      	movs	r3, #48	; 0x30
 80082ca:	7013      	strb	r3, [r2, #0]
 80082cc:	4613      	mov	r3, r2
 80082ce:	3701      	adds	r7, #1
 80082d0:	781a      	ldrb	r2, [r3, #0]
 80082d2:	3201      	adds	r2, #1
 80082d4:	701a      	strb	r2, [r3, #0]
 80082d6:	e791      	b.n	80081fc <_dtoa_r+0x5f4>
 80082d8:	461d      	mov	r5, r3
 80082da:	e7ed      	b.n	80082b8 <_dtoa_r+0x6b0>
 80082dc:	2200      	movs	r2, #0
 80082de:	4b99      	ldr	r3, [pc, #612]	; (8008544 <_dtoa_r+0x93c>)
 80082e0:	f7f8 f8fa 	bl	80004d8 <__aeabi_dmul>
 80082e4:	2200      	movs	r2, #0
 80082e6:	2300      	movs	r3, #0
 80082e8:	4606      	mov	r6, r0
 80082ea:	460f      	mov	r7, r1
 80082ec:	f7f8 fb5c 	bl	80009a8 <__aeabi_dcmpeq>
 80082f0:	2800      	cmp	r0, #0
 80082f2:	d09e      	beq.n	8008232 <_dtoa_r+0x62a>
 80082f4:	e7cf      	b.n	8008296 <_dtoa_r+0x68e>
 80082f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082f8:	2a00      	cmp	r2, #0
 80082fa:	f000 8088 	beq.w	800840e <_dtoa_r+0x806>
 80082fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008300:	2a01      	cmp	r2, #1
 8008302:	dc6d      	bgt.n	80083e0 <_dtoa_r+0x7d8>
 8008304:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008306:	2a00      	cmp	r2, #0
 8008308:	d066      	beq.n	80083d8 <_dtoa_r+0x7d0>
 800830a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800830e:	464d      	mov	r5, r9
 8008310:	9e08      	ldr	r6, [sp, #32]
 8008312:	9a07      	ldr	r2, [sp, #28]
 8008314:	2101      	movs	r1, #1
 8008316:	441a      	add	r2, r3
 8008318:	4620      	mov	r0, r4
 800831a:	4499      	add	r9, r3
 800831c:	9207      	str	r2, [sp, #28]
 800831e:	f000 fe9d 	bl	800905c <__i2b>
 8008322:	4607      	mov	r7, r0
 8008324:	2d00      	cmp	r5, #0
 8008326:	dd0b      	ble.n	8008340 <_dtoa_r+0x738>
 8008328:	9b07      	ldr	r3, [sp, #28]
 800832a:	2b00      	cmp	r3, #0
 800832c:	dd08      	ble.n	8008340 <_dtoa_r+0x738>
 800832e:	42ab      	cmp	r3, r5
 8008330:	bfa8      	it	ge
 8008332:	462b      	movge	r3, r5
 8008334:	9a07      	ldr	r2, [sp, #28]
 8008336:	eba9 0903 	sub.w	r9, r9, r3
 800833a:	1aed      	subs	r5, r5, r3
 800833c:	1ad3      	subs	r3, r2, r3
 800833e:	9307      	str	r3, [sp, #28]
 8008340:	9b08      	ldr	r3, [sp, #32]
 8008342:	b1eb      	cbz	r3, 8008380 <_dtoa_r+0x778>
 8008344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008346:	2b00      	cmp	r3, #0
 8008348:	d065      	beq.n	8008416 <_dtoa_r+0x80e>
 800834a:	b18e      	cbz	r6, 8008370 <_dtoa_r+0x768>
 800834c:	4639      	mov	r1, r7
 800834e:	4632      	mov	r2, r6
 8008350:	4620      	mov	r0, r4
 8008352:	f000 ff21 	bl	8009198 <__pow5mult>
 8008356:	465a      	mov	r2, fp
 8008358:	4601      	mov	r1, r0
 800835a:	4607      	mov	r7, r0
 800835c:	4620      	mov	r0, r4
 800835e:	f000 fe86 	bl	800906e <__multiply>
 8008362:	4659      	mov	r1, fp
 8008364:	900a      	str	r0, [sp, #40]	; 0x28
 8008366:	4620      	mov	r0, r4
 8008368:	f000 fd9a 	bl	8008ea0 <_Bfree>
 800836c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800836e:	469b      	mov	fp, r3
 8008370:	9b08      	ldr	r3, [sp, #32]
 8008372:	1b9a      	subs	r2, r3, r6
 8008374:	d004      	beq.n	8008380 <_dtoa_r+0x778>
 8008376:	4659      	mov	r1, fp
 8008378:	4620      	mov	r0, r4
 800837a:	f000 ff0d 	bl	8009198 <__pow5mult>
 800837e:	4683      	mov	fp, r0
 8008380:	2101      	movs	r1, #1
 8008382:	4620      	mov	r0, r4
 8008384:	f000 fe6a 	bl	800905c <__i2b>
 8008388:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800838a:	4606      	mov	r6, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	f000 81c6 	beq.w	800871e <_dtoa_r+0xb16>
 8008392:	461a      	mov	r2, r3
 8008394:	4601      	mov	r1, r0
 8008396:	4620      	mov	r0, r4
 8008398:	f000 fefe 	bl	8009198 <__pow5mult>
 800839c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800839e:	4606      	mov	r6, r0
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	dc3e      	bgt.n	8008422 <_dtoa_r+0x81a>
 80083a4:	9b02      	ldr	r3, [sp, #8]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d137      	bne.n	800841a <_dtoa_r+0x812>
 80083aa:	9b03      	ldr	r3, [sp, #12]
 80083ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d134      	bne.n	800841e <_dtoa_r+0x816>
 80083b4:	9b03      	ldr	r3, [sp, #12]
 80083b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80083ba:	0d1b      	lsrs	r3, r3, #20
 80083bc:	051b      	lsls	r3, r3, #20
 80083be:	b12b      	cbz	r3, 80083cc <_dtoa_r+0x7c4>
 80083c0:	9b07      	ldr	r3, [sp, #28]
 80083c2:	f109 0901 	add.w	r9, r9, #1
 80083c6:	3301      	adds	r3, #1
 80083c8:	9307      	str	r3, [sp, #28]
 80083ca:	2301      	movs	r3, #1
 80083cc:	9308      	str	r3, [sp, #32]
 80083ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d128      	bne.n	8008426 <_dtoa_r+0x81e>
 80083d4:	2001      	movs	r0, #1
 80083d6:	e02e      	b.n	8008436 <_dtoa_r+0x82e>
 80083d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083da:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80083de:	e796      	b.n	800830e <_dtoa_r+0x706>
 80083e0:	9b08      	ldr	r3, [sp, #32]
 80083e2:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 80083e6:	42b3      	cmp	r3, r6
 80083e8:	bfb7      	itett	lt
 80083ea:	9b08      	ldrlt	r3, [sp, #32]
 80083ec:	1b9e      	subge	r6, r3, r6
 80083ee:	1af2      	sublt	r2, r6, r3
 80083f0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80083f2:	bfbf      	itttt	lt
 80083f4:	9608      	strlt	r6, [sp, #32]
 80083f6:	189b      	addlt	r3, r3, r2
 80083f8:	930c      	strlt	r3, [sp, #48]	; 0x30
 80083fa:	2600      	movlt	r6, #0
 80083fc:	f1b8 0f00 	cmp.w	r8, #0
 8008400:	bfb9      	ittee	lt
 8008402:	eba9 0508 	sublt.w	r5, r9, r8
 8008406:	2300      	movlt	r3, #0
 8008408:	464d      	movge	r5, r9
 800840a:	4643      	movge	r3, r8
 800840c:	e781      	b.n	8008312 <_dtoa_r+0x70a>
 800840e:	9e08      	ldr	r6, [sp, #32]
 8008410:	464d      	mov	r5, r9
 8008412:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008414:	e786      	b.n	8008324 <_dtoa_r+0x71c>
 8008416:	9a08      	ldr	r2, [sp, #32]
 8008418:	e7ad      	b.n	8008376 <_dtoa_r+0x76e>
 800841a:	2300      	movs	r3, #0
 800841c:	e7d6      	b.n	80083cc <_dtoa_r+0x7c4>
 800841e:	9b02      	ldr	r3, [sp, #8]
 8008420:	e7d4      	b.n	80083cc <_dtoa_r+0x7c4>
 8008422:	2300      	movs	r3, #0
 8008424:	9308      	str	r3, [sp, #32]
 8008426:	6933      	ldr	r3, [r6, #16]
 8008428:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800842c:	6918      	ldr	r0, [r3, #16]
 800842e:	f000 fdc7 	bl	8008fc0 <__hi0bits>
 8008432:	f1c0 0020 	rsb	r0, r0, #32
 8008436:	9b07      	ldr	r3, [sp, #28]
 8008438:	4418      	add	r0, r3
 800843a:	f010 001f 	ands.w	r0, r0, #31
 800843e:	d047      	beq.n	80084d0 <_dtoa_r+0x8c8>
 8008440:	f1c0 0320 	rsb	r3, r0, #32
 8008444:	2b04      	cmp	r3, #4
 8008446:	dd3b      	ble.n	80084c0 <_dtoa_r+0x8b8>
 8008448:	9b07      	ldr	r3, [sp, #28]
 800844a:	f1c0 001c 	rsb	r0, r0, #28
 800844e:	4481      	add	r9, r0
 8008450:	4405      	add	r5, r0
 8008452:	4403      	add	r3, r0
 8008454:	9307      	str	r3, [sp, #28]
 8008456:	f1b9 0f00 	cmp.w	r9, #0
 800845a:	dd05      	ble.n	8008468 <_dtoa_r+0x860>
 800845c:	4659      	mov	r1, fp
 800845e:	464a      	mov	r2, r9
 8008460:	4620      	mov	r0, r4
 8008462:	f000 fee7 	bl	8009234 <__lshift>
 8008466:	4683      	mov	fp, r0
 8008468:	9b07      	ldr	r3, [sp, #28]
 800846a:	2b00      	cmp	r3, #0
 800846c:	dd05      	ble.n	800847a <_dtoa_r+0x872>
 800846e:	4631      	mov	r1, r6
 8008470:	461a      	mov	r2, r3
 8008472:	4620      	mov	r0, r4
 8008474:	f000 fede 	bl	8009234 <__lshift>
 8008478:	4606      	mov	r6, r0
 800847a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800847c:	b353      	cbz	r3, 80084d4 <_dtoa_r+0x8cc>
 800847e:	4631      	mov	r1, r6
 8008480:	4658      	mov	r0, fp
 8008482:	f000 ff2b 	bl	80092dc <__mcmp>
 8008486:	2800      	cmp	r0, #0
 8008488:	da24      	bge.n	80084d4 <_dtoa_r+0x8cc>
 800848a:	2300      	movs	r3, #0
 800848c:	4659      	mov	r1, fp
 800848e:	220a      	movs	r2, #10
 8008490:	4620      	mov	r0, r4
 8008492:	f000 fd1c 	bl	8008ece <__multadd>
 8008496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008498:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800849c:	4683      	mov	fp, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f000 8144 	beq.w	800872c <_dtoa_r+0xb24>
 80084a4:	2300      	movs	r3, #0
 80084a6:	4639      	mov	r1, r7
 80084a8:	220a      	movs	r2, #10
 80084aa:	4620      	mov	r0, r4
 80084ac:	f000 fd0f 	bl	8008ece <__multadd>
 80084b0:	9b04      	ldr	r3, [sp, #16]
 80084b2:	4607      	mov	r7, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	dc4d      	bgt.n	8008554 <_dtoa_r+0x94c>
 80084b8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80084ba:	2b02      	cmp	r3, #2
 80084bc:	dd4a      	ble.n	8008554 <_dtoa_r+0x94c>
 80084be:	e011      	b.n	80084e4 <_dtoa_r+0x8dc>
 80084c0:	d0c9      	beq.n	8008456 <_dtoa_r+0x84e>
 80084c2:	9a07      	ldr	r2, [sp, #28]
 80084c4:	331c      	adds	r3, #28
 80084c6:	441a      	add	r2, r3
 80084c8:	4499      	add	r9, r3
 80084ca:	441d      	add	r5, r3
 80084cc:	4613      	mov	r3, r2
 80084ce:	e7c1      	b.n	8008454 <_dtoa_r+0x84c>
 80084d0:	4603      	mov	r3, r0
 80084d2:	e7f6      	b.n	80084c2 <_dtoa_r+0x8ba>
 80084d4:	f1b8 0f00 	cmp.w	r8, #0
 80084d8:	dc36      	bgt.n	8008548 <_dtoa_r+0x940>
 80084da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80084dc:	2b02      	cmp	r3, #2
 80084de:	dd33      	ble.n	8008548 <_dtoa_r+0x940>
 80084e0:	f8cd 8010 	str.w	r8, [sp, #16]
 80084e4:	9b04      	ldr	r3, [sp, #16]
 80084e6:	b963      	cbnz	r3, 8008502 <_dtoa_r+0x8fa>
 80084e8:	4631      	mov	r1, r6
 80084ea:	2205      	movs	r2, #5
 80084ec:	4620      	mov	r0, r4
 80084ee:	f000 fcee 	bl	8008ece <__multadd>
 80084f2:	4601      	mov	r1, r0
 80084f4:	4606      	mov	r6, r0
 80084f6:	4658      	mov	r0, fp
 80084f8:	f000 fef0 	bl	80092dc <__mcmp>
 80084fc:	2800      	cmp	r0, #0
 80084fe:	f73f add3 	bgt.w	80080a8 <_dtoa_r+0x4a0>
 8008502:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008504:	9d06      	ldr	r5, [sp, #24]
 8008506:	ea6f 0a03 	mvn.w	sl, r3
 800850a:	f04f 0900 	mov.w	r9, #0
 800850e:	4631      	mov	r1, r6
 8008510:	4620      	mov	r0, r4
 8008512:	f000 fcc5 	bl	8008ea0 <_Bfree>
 8008516:	2f00      	cmp	r7, #0
 8008518:	f43f aebd 	beq.w	8008296 <_dtoa_r+0x68e>
 800851c:	f1b9 0f00 	cmp.w	r9, #0
 8008520:	d005      	beq.n	800852e <_dtoa_r+0x926>
 8008522:	45b9      	cmp	r9, r7
 8008524:	d003      	beq.n	800852e <_dtoa_r+0x926>
 8008526:	4649      	mov	r1, r9
 8008528:	4620      	mov	r0, r4
 800852a:	f000 fcb9 	bl	8008ea0 <_Bfree>
 800852e:	4639      	mov	r1, r7
 8008530:	4620      	mov	r0, r4
 8008532:	f000 fcb5 	bl	8008ea0 <_Bfree>
 8008536:	e6ae      	b.n	8008296 <_dtoa_r+0x68e>
 8008538:	2600      	movs	r6, #0
 800853a:	4637      	mov	r7, r6
 800853c:	e7e1      	b.n	8008502 <_dtoa_r+0x8fa>
 800853e:	46ba      	mov	sl, r7
 8008540:	4637      	mov	r7, r6
 8008542:	e5b1      	b.n	80080a8 <_dtoa_r+0x4a0>
 8008544:	40240000 	.word	0x40240000
 8008548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800854a:	f8cd 8010 	str.w	r8, [sp, #16]
 800854e:	2b00      	cmp	r3, #0
 8008550:	f000 80f3 	beq.w	800873a <_dtoa_r+0xb32>
 8008554:	2d00      	cmp	r5, #0
 8008556:	dd05      	ble.n	8008564 <_dtoa_r+0x95c>
 8008558:	4639      	mov	r1, r7
 800855a:	462a      	mov	r2, r5
 800855c:	4620      	mov	r0, r4
 800855e:	f000 fe69 	bl	8009234 <__lshift>
 8008562:	4607      	mov	r7, r0
 8008564:	9b08      	ldr	r3, [sp, #32]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d04c      	beq.n	8008604 <_dtoa_r+0x9fc>
 800856a:	6879      	ldr	r1, [r7, #4]
 800856c:	4620      	mov	r0, r4
 800856e:	f000 fc63 	bl	8008e38 <_Balloc>
 8008572:	4605      	mov	r5, r0
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	f107 010c 	add.w	r1, r7, #12
 800857a:	3202      	adds	r2, #2
 800857c:	0092      	lsls	r2, r2, #2
 800857e:	300c      	adds	r0, #12
 8008580:	f7fd fd3e 	bl	8006000 <memcpy>
 8008584:	2201      	movs	r2, #1
 8008586:	4629      	mov	r1, r5
 8008588:	4620      	mov	r0, r4
 800858a:	f000 fe53 	bl	8009234 <__lshift>
 800858e:	46b9      	mov	r9, r7
 8008590:	4607      	mov	r7, r0
 8008592:	9b06      	ldr	r3, [sp, #24]
 8008594:	9307      	str	r3, [sp, #28]
 8008596:	9b02      	ldr	r3, [sp, #8]
 8008598:	f003 0301 	and.w	r3, r3, #1
 800859c:	9308      	str	r3, [sp, #32]
 800859e:	4631      	mov	r1, r6
 80085a0:	4658      	mov	r0, fp
 80085a2:	f7ff faa3 	bl	8007aec <quorem>
 80085a6:	4649      	mov	r1, r9
 80085a8:	4605      	mov	r5, r0
 80085aa:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80085ae:	4658      	mov	r0, fp
 80085b0:	f000 fe94 	bl	80092dc <__mcmp>
 80085b4:	463a      	mov	r2, r7
 80085b6:	9002      	str	r0, [sp, #8]
 80085b8:	4631      	mov	r1, r6
 80085ba:	4620      	mov	r0, r4
 80085bc:	f000 fea8 	bl	8009310 <__mdiff>
 80085c0:	68c3      	ldr	r3, [r0, #12]
 80085c2:	4602      	mov	r2, r0
 80085c4:	bb03      	cbnz	r3, 8008608 <_dtoa_r+0xa00>
 80085c6:	4601      	mov	r1, r0
 80085c8:	9009      	str	r0, [sp, #36]	; 0x24
 80085ca:	4658      	mov	r0, fp
 80085cc:	f000 fe86 	bl	80092dc <__mcmp>
 80085d0:	4603      	mov	r3, r0
 80085d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085d4:	4611      	mov	r1, r2
 80085d6:	4620      	mov	r0, r4
 80085d8:	9309      	str	r3, [sp, #36]	; 0x24
 80085da:	f000 fc61 	bl	8008ea0 <_Bfree>
 80085de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085e0:	b9a3      	cbnz	r3, 800860c <_dtoa_r+0xa04>
 80085e2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80085e4:	b992      	cbnz	r2, 800860c <_dtoa_r+0xa04>
 80085e6:	9a08      	ldr	r2, [sp, #32]
 80085e8:	b982      	cbnz	r2, 800860c <_dtoa_r+0xa04>
 80085ea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80085ee:	d029      	beq.n	8008644 <_dtoa_r+0xa3c>
 80085f0:	9b02      	ldr	r3, [sp, #8]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	dd01      	ble.n	80085fa <_dtoa_r+0x9f2>
 80085f6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80085fa:	9b07      	ldr	r3, [sp, #28]
 80085fc:	1c5d      	adds	r5, r3, #1
 80085fe:	f883 8000 	strb.w	r8, [r3]
 8008602:	e784      	b.n	800850e <_dtoa_r+0x906>
 8008604:	4638      	mov	r0, r7
 8008606:	e7c2      	b.n	800858e <_dtoa_r+0x986>
 8008608:	2301      	movs	r3, #1
 800860a:	e7e3      	b.n	80085d4 <_dtoa_r+0x9cc>
 800860c:	9a02      	ldr	r2, [sp, #8]
 800860e:	2a00      	cmp	r2, #0
 8008610:	db04      	blt.n	800861c <_dtoa_r+0xa14>
 8008612:	d123      	bne.n	800865c <_dtoa_r+0xa54>
 8008614:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008616:	bb0a      	cbnz	r2, 800865c <_dtoa_r+0xa54>
 8008618:	9a08      	ldr	r2, [sp, #32]
 800861a:	b9fa      	cbnz	r2, 800865c <_dtoa_r+0xa54>
 800861c:	2b00      	cmp	r3, #0
 800861e:	ddec      	ble.n	80085fa <_dtoa_r+0x9f2>
 8008620:	4659      	mov	r1, fp
 8008622:	2201      	movs	r2, #1
 8008624:	4620      	mov	r0, r4
 8008626:	f000 fe05 	bl	8009234 <__lshift>
 800862a:	4631      	mov	r1, r6
 800862c:	4683      	mov	fp, r0
 800862e:	f000 fe55 	bl	80092dc <__mcmp>
 8008632:	2800      	cmp	r0, #0
 8008634:	dc03      	bgt.n	800863e <_dtoa_r+0xa36>
 8008636:	d1e0      	bne.n	80085fa <_dtoa_r+0x9f2>
 8008638:	f018 0f01 	tst.w	r8, #1
 800863c:	d0dd      	beq.n	80085fa <_dtoa_r+0x9f2>
 800863e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008642:	d1d8      	bne.n	80085f6 <_dtoa_r+0x9ee>
 8008644:	9b07      	ldr	r3, [sp, #28]
 8008646:	9a07      	ldr	r2, [sp, #28]
 8008648:	1c5d      	adds	r5, r3, #1
 800864a:	2339      	movs	r3, #57	; 0x39
 800864c:	7013      	strb	r3, [r2, #0]
 800864e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008652:	1e6a      	subs	r2, r5, #1
 8008654:	2b39      	cmp	r3, #57	; 0x39
 8008656:	d04d      	beq.n	80086f4 <_dtoa_r+0xaec>
 8008658:	3301      	adds	r3, #1
 800865a:	e052      	b.n	8008702 <_dtoa_r+0xafa>
 800865c:	9a07      	ldr	r2, [sp, #28]
 800865e:	2b00      	cmp	r3, #0
 8008660:	f102 0501 	add.w	r5, r2, #1
 8008664:	dd06      	ble.n	8008674 <_dtoa_r+0xa6c>
 8008666:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800866a:	d0eb      	beq.n	8008644 <_dtoa_r+0xa3c>
 800866c:	f108 0801 	add.w	r8, r8, #1
 8008670:	9b07      	ldr	r3, [sp, #28]
 8008672:	e7c4      	b.n	80085fe <_dtoa_r+0x9f6>
 8008674:	9b06      	ldr	r3, [sp, #24]
 8008676:	9a04      	ldr	r2, [sp, #16]
 8008678:	1aeb      	subs	r3, r5, r3
 800867a:	4293      	cmp	r3, r2
 800867c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008680:	d021      	beq.n	80086c6 <_dtoa_r+0xabe>
 8008682:	4659      	mov	r1, fp
 8008684:	2300      	movs	r3, #0
 8008686:	220a      	movs	r2, #10
 8008688:	4620      	mov	r0, r4
 800868a:	f000 fc20 	bl	8008ece <__multadd>
 800868e:	45b9      	cmp	r9, r7
 8008690:	4683      	mov	fp, r0
 8008692:	f04f 0300 	mov.w	r3, #0
 8008696:	f04f 020a 	mov.w	r2, #10
 800869a:	4649      	mov	r1, r9
 800869c:	4620      	mov	r0, r4
 800869e:	d105      	bne.n	80086ac <_dtoa_r+0xaa4>
 80086a0:	f000 fc15 	bl	8008ece <__multadd>
 80086a4:	4681      	mov	r9, r0
 80086a6:	4607      	mov	r7, r0
 80086a8:	9507      	str	r5, [sp, #28]
 80086aa:	e778      	b.n	800859e <_dtoa_r+0x996>
 80086ac:	f000 fc0f 	bl	8008ece <__multadd>
 80086b0:	4639      	mov	r1, r7
 80086b2:	4681      	mov	r9, r0
 80086b4:	2300      	movs	r3, #0
 80086b6:	220a      	movs	r2, #10
 80086b8:	4620      	mov	r0, r4
 80086ba:	f000 fc08 	bl	8008ece <__multadd>
 80086be:	4607      	mov	r7, r0
 80086c0:	e7f2      	b.n	80086a8 <_dtoa_r+0xaa0>
 80086c2:	f04f 0900 	mov.w	r9, #0
 80086c6:	4659      	mov	r1, fp
 80086c8:	2201      	movs	r2, #1
 80086ca:	4620      	mov	r0, r4
 80086cc:	f000 fdb2 	bl	8009234 <__lshift>
 80086d0:	4631      	mov	r1, r6
 80086d2:	4683      	mov	fp, r0
 80086d4:	f000 fe02 	bl	80092dc <__mcmp>
 80086d8:	2800      	cmp	r0, #0
 80086da:	dcb8      	bgt.n	800864e <_dtoa_r+0xa46>
 80086dc:	d102      	bne.n	80086e4 <_dtoa_r+0xadc>
 80086de:	f018 0f01 	tst.w	r8, #1
 80086e2:	d1b4      	bne.n	800864e <_dtoa_r+0xa46>
 80086e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80086e8:	1e6a      	subs	r2, r5, #1
 80086ea:	2b30      	cmp	r3, #48	; 0x30
 80086ec:	f47f af0f 	bne.w	800850e <_dtoa_r+0x906>
 80086f0:	4615      	mov	r5, r2
 80086f2:	e7f7      	b.n	80086e4 <_dtoa_r+0xadc>
 80086f4:	9b06      	ldr	r3, [sp, #24]
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d105      	bne.n	8008706 <_dtoa_r+0xafe>
 80086fa:	2331      	movs	r3, #49	; 0x31
 80086fc:	9a06      	ldr	r2, [sp, #24]
 80086fe:	f10a 0a01 	add.w	sl, sl, #1
 8008702:	7013      	strb	r3, [r2, #0]
 8008704:	e703      	b.n	800850e <_dtoa_r+0x906>
 8008706:	4615      	mov	r5, r2
 8008708:	e7a1      	b.n	800864e <_dtoa_r+0xa46>
 800870a:	4b17      	ldr	r3, [pc, #92]	; (8008768 <_dtoa_r+0xb60>)
 800870c:	f7ff bae1 	b.w	8007cd2 <_dtoa_r+0xca>
 8008710:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008712:	2b00      	cmp	r3, #0
 8008714:	f47f aabb 	bne.w	8007c8e <_dtoa_r+0x86>
 8008718:	4b14      	ldr	r3, [pc, #80]	; (800876c <_dtoa_r+0xb64>)
 800871a:	f7ff bada 	b.w	8007cd2 <_dtoa_r+0xca>
 800871e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008720:	2b01      	cmp	r3, #1
 8008722:	f77f ae3f 	ble.w	80083a4 <_dtoa_r+0x79c>
 8008726:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008728:	9308      	str	r3, [sp, #32]
 800872a:	e653      	b.n	80083d4 <_dtoa_r+0x7cc>
 800872c:	9b04      	ldr	r3, [sp, #16]
 800872e:	2b00      	cmp	r3, #0
 8008730:	dc03      	bgt.n	800873a <_dtoa_r+0xb32>
 8008732:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008734:	2b02      	cmp	r3, #2
 8008736:	f73f aed5 	bgt.w	80084e4 <_dtoa_r+0x8dc>
 800873a:	9d06      	ldr	r5, [sp, #24]
 800873c:	4631      	mov	r1, r6
 800873e:	4658      	mov	r0, fp
 8008740:	f7ff f9d4 	bl	8007aec <quorem>
 8008744:	9b06      	ldr	r3, [sp, #24]
 8008746:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800874a:	f805 8b01 	strb.w	r8, [r5], #1
 800874e:	9a04      	ldr	r2, [sp, #16]
 8008750:	1aeb      	subs	r3, r5, r3
 8008752:	429a      	cmp	r2, r3
 8008754:	ddb5      	ble.n	80086c2 <_dtoa_r+0xaba>
 8008756:	4659      	mov	r1, fp
 8008758:	2300      	movs	r3, #0
 800875a:	220a      	movs	r2, #10
 800875c:	4620      	mov	r0, r4
 800875e:	f000 fbb6 	bl	8008ece <__multadd>
 8008762:	4683      	mov	fp, r0
 8008764:	e7ea      	b.n	800873c <_dtoa_r+0xb34>
 8008766:	bf00      	nop
 8008768:	0800a270 	.word	0x0800a270
 800876c:	0800a2f0 	.word	0x0800a2f0

08008770 <rshift>:
 8008770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008772:	6906      	ldr	r6, [r0, #16]
 8008774:	114b      	asrs	r3, r1, #5
 8008776:	429e      	cmp	r6, r3
 8008778:	f100 0414 	add.w	r4, r0, #20
 800877c:	dd31      	ble.n	80087e2 <rshift+0x72>
 800877e:	f011 011f 	ands.w	r1, r1, #31
 8008782:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008786:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800878a:	d108      	bne.n	800879e <rshift+0x2e>
 800878c:	4621      	mov	r1, r4
 800878e:	42b2      	cmp	r2, r6
 8008790:	460b      	mov	r3, r1
 8008792:	d211      	bcs.n	80087b8 <rshift+0x48>
 8008794:	f852 3b04 	ldr.w	r3, [r2], #4
 8008798:	f841 3b04 	str.w	r3, [r1], #4
 800879c:	e7f7      	b.n	800878e <rshift+0x1e>
 800879e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80087a2:	4623      	mov	r3, r4
 80087a4:	f1c1 0c20 	rsb	ip, r1, #32
 80087a8:	40cd      	lsrs	r5, r1
 80087aa:	3204      	adds	r2, #4
 80087ac:	42b2      	cmp	r2, r6
 80087ae:	4617      	mov	r7, r2
 80087b0:	d30d      	bcc.n	80087ce <rshift+0x5e>
 80087b2:	601d      	str	r5, [r3, #0]
 80087b4:	b105      	cbz	r5, 80087b8 <rshift+0x48>
 80087b6:	3304      	adds	r3, #4
 80087b8:	42a3      	cmp	r3, r4
 80087ba:	eba3 0204 	sub.w	r2, r3, r4
 80087be:	bf08      	it	eq
 80087c0:	2300      	moveq	r3, #0
 80087c2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80087c6:	6102      	str	r2, [r0, #16]
 80087c8:	bf08      	it	eq
 80087ca:	6143      	streq	r3, [r0, #20]
 80087cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087ce:	683f      	ldr	r7, [r7, #0]
 80087d0:	fa07 f70c 	lsl.w	r7, r7, ip
 80087d4:	433d      	orrs	r5, r7
 80087d6:	f843 5b04 	str.w	r5, [r3], #4
 80087da:	f852 5b04 	ldr.w	r5, [r2], #4
 80087de:	40cd      	lsrs	r5, r1
 80087e0:	e7e4      	b.n	80087ac <rshift+0x3c>
 80087e2:	4623      	mov	r3, r4
 80087e4:	e7e8      	b.n	80087b8 <rshift+0x48>

080087e6 <__hexdig_fun>:
 80087e6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80087ea:	2b09      	cmp	r3, #9
 80087ec:	d802      	bhi.n	80087f4 <__hexdig_fun+0xe>
 80087ee:	3820      	subs	r0, #32
 80087f0:	b2c0      	uxtb	r0, r0
 80087f2:	4770      	bx	lr
 80087f4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80087f8:	2b05      	cmp	r3, #5
 80087fa:	d801      	bhi.n	8008800 <__hexdig_fun+0x1a>
 80087fc:	3847      	subs	r0, #71	; 0x47
 80087fe:	e7f7      	b.n	80087f0 <__hexdig_fun+0xa>
 8008800:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008804:	2b05      	cmp	r3, #5
 8008806:	d801      	bhi.n	800880c <__hexdig_fun+0x26>
 8008808:	3827      	subs	r0, #39	; 0x27
 800880a:	e7f1      	b.n	80087f0 <__hexdig_fun+0xa>
 800880c:	2000      	movs	r0, #0
 800880e:	4770      	bx	lr

08008810 <__gethex>:
 8008810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008814:	b08b      	sub	sp, #44	; 0x2c
 8008816:	9002      	str	r0, [sp, #8]
 8008818:	9816      	ldr	r0, [sp, #88]	; 0x58
 800881a:	468a      	mov	sl, r1
 800881c:	4690      	mov	r8, r2
 800881e:	9306      	str	r3, [sp, #24]
 8008820:	f000 fad1 	bl	8008dc6 <__localeconv_l>
 8008824:	6803      	ldr	r3, [r0, #0]
 8008826:	f04f 0b00 	mov.w	fp, #0
 800882a:	4618      	mov	r0, r3
 800882c:	9303      	str	r3, [sp, #12]
 800882e:	f7f7 fc8f 	bl	8000150 <strlen>
 8008832:	9b03      	ldr	r3, [sp, #12]
 8008834:	9001      	str	r0, [sp, #4]
 8008836:	4403      	add	r3, r0
 8008838:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800883c:	9307      	str	r3, [sp, #28]
 800883e:	f8da 3000 	ldr.w	r3, [sl]
 8008842:	3302      	adds	r3, #2
 8008844:	461f      	mov	r7, r3
 8008846:	f813 0b01 	ldrb.w	r0, [r3], #1
 800884a:	2830      	cmp	r0, #48	; 0x30
 800884c:	d06c      	beq.n	8008928 <__gethex+0x118>
 800884e:	f7ff ffca 	bl	80087e6 <__hexdig_fun>
 8008852:	4604      	mov	r4, r0
 8008854:	2800      	cmp	r0, #0
 8008856:	d16a      	bne.n	800892e <__gethex+0x11e>
 8008858:	9a01      	ldr	r2, [sp, #4]
 800885a:	9903      	ldr	r1, [sp, #12]
 800885c:	4638      	mov	r0, r7
 800885e:	f001 f8f9 	bl	8009a54 <strncmp>
 8008862:	2800      	cmp	r0, #0
 8008864:	d166      	bne.n	8008934 <__gethex+0x124>
 8008866:	9b01      	ldr	r3, [sp, #4]
 8008868:	5cf8      	ldrb	r0, [r7, r3]
 800886a:	18fe      	adds	r6, r7, r3
 800886c:	f7ff ffbb 	bl	80087e6 <__hexdig_fun>
 8008870:	2800      	cmp	r0, #0
 8008872:	d062      	beq.n	800893a <__gethex+0x12a>
 8008874:	4633      	mov	r3, r6
 8008876:	7818      	ldrb	r0, [r3, #0]
 8008878:	461f      	mov	r7, r3
 800887a:	2830      	cmp	r0, #48	; 0x30
 800887c:	f103 0301 	add.w	r3, r3, #1
 8008880:	d0f9      	beq.n	8008876 <__gethex+0x66>
 8008882:	f7ff ffb0 	bl	80087e6 <__hexdig_fun>
 8008886:	fab0 f580 	clz	r5, r0
 800888a:	4634      	mov	r4, r6
 800888c:	f04f 0b01 	mov.w	fp, #1
 8008890:	096d      	lsrs	r5, r5, #5
 8008892:	463a      	mov	r2, r7
 8008894:	4616      	mov	r6, r2
 8008896:	7830      	ldrb	r0, [r6, #0]
 8008898:	3201      	adds	r2, #1
 800889a:	f7ff ffa4 	bl	80087e6 <__hexdig_fun>
 800889e:	2800      	cmp	r0, #0
 80088a0:	d1f8      	bne.n	8008894 <__gethex+0x84>
 80088a2:	9a01      	ldr	r2, [sp, #4]
 80088a4:	9903      	ldr	r1, [sp, #12]
 80088a6:	4630      	mov	r0, r6
 80088a8:	f001 f8d4 	bl	8009a54 <strncmp>
 80088ac:	b950      	cbnz	r0, 80088c4 <__gethex+0xb4>
 80088ae:	b954      	cbnz	r4, 80088c6 <__gethex+0xb6>
 80088b0:	9b01      	ldr	r3, [sp, #4]
 80088b2:	18f4      	adds	r4, r6, r3
 80088b4:	4622      	mov	r2, r4
 80088b6:	4616      	mov	r6, r2
 80088b8:	7830      	ldrb	r0, [r6, #0]
 80088ba:	3201      	adds	r2, #1
 80088bc:	f7ff ff93 	bl	80087e6 <__hexdig_fun>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d1f8      	bne.n	80088b6 <__gethex+0xa6>
 80088c4:	b10c      	cbz	r4, 80088ca <__gethex+0xba>
 80088c6:	1ba4      	subs	r4, r4, r6
 80088c8:	00a4      	lsls	r4, r4, #2
 80088ca:	7833      	ldrb	r3, [r6, #0]
 80088cc:	2b50      	cmp	r3, #80	; 0x50
 80088ce:	d001      	beq.n	80088d4 <__gethex+0xc4>
 80088d0:	2b70      	cmp	r3, #112	; 0x70
 80088d2:	d140      	bne.n	8008956 <__gethex+0x146>
 80088d4:	7873      	ldrb	r3, [r6, #1]
 80088d6:	2b2b      	cmp	r3, #43	; 0x2b
 80088d8:	d031      	beq.n	800893e <__gethex+0x12e>
 80088da:	2b2d      	cmp	r3, #45	; 0x2d
 80088dc:	d033      	beq.n	8008946 <__gethex+0x136>
 80088de:	f04f 0900 	mov.w	r9, #0
 80088e2:	1c71      	adds	r1, r6, #1
 80088e4:	7808      	ldrb	r0, [r1, #0]
 80088e6:	f7ff ff7e 	bl	80087e6 <__hexdig_fun>
 80088ea:	1e43      	subs	r3, r0, #1
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	2b18      	cmp	r3, #24
 80088f0:	d831      	bhi.n	8008956 <__gethex+0x146>
 80088f2:	f1a0 0210 	sub.w	r2, r0, #16
 80088f6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80088fa:	f7ff ff74 	bl	80087e6 <__hexdig_fun>
 80088fe:	1e43      	subs	r3, r0, #1
 8008900:	b2db      	uxtb	r3, r3
 8008902:	2b18      	cmp	r3, #24
 8008904:	d922      	bls.n	800894c <__gethex+0x13c>
 8008906:	f1b9 0f00 	cmp.w	r9, #0
 800890a:	d000      	beq.n	800890e <__gethex+0xfe>
 800890c:	4252      	negs	r2, r2
 800890e:	4414      	add	r4, r2
 8008910:	f8ca 1000 	str.w	r1, [sl]
 8008914:	b30d      	cbz	r5, 800895a <__gethex+0x14a>
 8008916:	f1bb 0f00 	cmp.w	fp, #0
 800891a:	bf0c      	ite	eq
 800891c:	2706      	moveq	r7, #6
 800891e:	2700      	movne	r7, #0
 8008920:	4638      	mov	r0, r7
 8008922:	b00b      	add	sp, #44	; 0x2c
 8008924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008928:	f10b 0b01 	add.w	fp, fp, #1
 800892c:	e78a      	b.n	8008844 <__gethex+0x34>
 800892e:	2500      	movs	r5, #0
 8008930:	462c      	mov	r4, r5
 8008932:	e7ae      	b.n	8008892 <__gethex+0x82>
 8008934:	463e      	mov	r6, r7
 8008936:	2501      	movs	r5, #1
 8008938:	e7c7      	b.n	80088ca <__gethex+0xba>
 800893a:	4604      	mov	r4, r0
 800893c:	e7fb      	b.n	8008936 <__gethex+0x126>
 800893e:	f04f 0900 	mov.w	r9, #0
 8008942:	1cb1      	adds	r1, r6, #2
 8008944:	e7ce      	b.n	80088e4 <__gethex+0xd4>
 8008946:	f04f 0901 	mov.w	r9, #1
 800894a:	e7fa      	b.n	8008942 <__gethex+0x132>
 800894c:	230a      	movs	r3, #10
 800894e:	fb03 0202 	mla	r2, r3, r2, r0
 8008952:	3a10      	subs	r2, #16
 8008954:	e7cf      	b.n	80088f6 <__gethex+0xe6>
 8008956:	4631      	mov	r1, r6
 8008958:	e7da      	b.n	8008910 <__gethex+0x100>
 800895a:	4629      	mov	r1, r5
 800895c:	1bf3      	subs	r3, r6, r7
 800895e:	3b01      	subs	r3, #1
 8008960:	2b07      	cmp	r3, #7
 8008962:	dc49      	bgt.n	80089f8 <__gethex+0x1e8>
 8008964:	9802      	ldr	r0, [sp, #8]
 8008966:	f000 fa67 	bl	8008e38 <_Balloc>
 800896a:	f04f 0b00 	mov.w	fp, #0
 800896e:	4605      	mov	r5, r0
 8008970:	46da      	mov	sl, fp
 8008972:	9b01      	ldr	r3, [sp, #4]
 8008974:	f100 0914 	add.w	r9, r0, #20
 8008978:	f1c3 0301 	rsb	r3, r3, #1
 800897c:	f8cd 9010 	str.w	r9, [sp, #16]
 8008980:	9308      	str	r3, [sp, #32]
 8008982:	42b7      	cmp	r7, r6
 8008984:	d33b      	bcc.n	80089fe <__gethex+0x1ee>
 8008986:	9804      	ldr	r0, [sp, #16]
 8008988:	f840 ab04 	str.w	sl, [r0], #4
 800898c:	eba0 0009 	sub.w	r0, r0, r9
 8008990:	1080      	asrs	r0, r0, #2
 8008992:	6128      	str	r0, [r5, #16]
 8008994:	0147      	lsls	r7, r0, #5
 8008996:	4650      	mov	r0, sl
 8008998:	f000 fb12 	bl	8008fc0 <__hi0bits>
 800899c:	f8d8 6000 	ldr.w	r6, [r8]
 80089a0:	1a3f      	subs	r7, r7, r0
 80089a2:	42b7      	cmp	r7, r6
 80089a4:	dd64      	ble.n	8008a70 <__gethex+0x260>
 80089a6:	1bbf      	subs	r7, r7, r6
 80089a8:	4639      	mov	r1, r7
 80089aa:	4628      	mov	r0, r5
 80089ac:	f000 fe1b 	bl	80095e6 <__any_on>
 80089b0:	4682      	mov	sl, r0
 80089b2:	b178      	cbz	r0, 80089d4 <__gethex+0x1c4>
 80089b4:	f04f 0a01 	mov.w	sl, #1
 80089b8:	1e7b      	subs	r3, r7, #1
 80089ba:	1159      	asrs	r1, r3, #5
 80089bc:	f003 021f 	and.w	r2, r3, #31
 80089c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80089c4:	fa0a f202 	lsl.w	r2, sl, r2
 80089c8:	420a      	tst	r2, r1
 80089ca:	d003      	beq.n	80089d4 <__gethex+0x1c4>
 80089cc:	4553      	cmp	r3, sl
 80089ce:	dc46      	bgt.n	8008a5e <__gethex+0x24e>
 80089d0:	f04f 0a02 	mov.w	sl, #2
 80089d4:	4639      	mov	r1, r7
 80089d6:	4628      	mov	r0, r5
 80089d8:	f7ff feca 	bl	8008770 <rshift>
 80089dc:	443c      	add	r4, r7
 80089de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089e2:	42a3      	cmp	r3, r4
 80089e4:	da52      	bge.n	8008a8c <__gethex+0x27c>
 80089e6:	4629      	mov	r1, r5
 80089e8:	9802      	ldr	r0, [sp, #8]
 80089ea:	f000 fa59 	bl	8008ea0 <_Bfree>
 80089ee:	2300      	movs	r3, #0
 80089f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80089f2:	27a3      	movs	r7, #163	; 0xa3
 80089f4:	6013      	str	r3, [r2, #0]
 80089f6:	e793      	b.n	8008920 <__gethex+0x110>
 80089f8:	3101      	adds	r1, #1
 80089fa:	105b      	asrs	r3, r3, #1
 80089fc:	e7b0      	b.n	8008960 <__gethex+0x150>
 80089fe:	1e73      	subs	r3, r6, #1
 8008a00:	9305      	str	r3, [sp, #20]
 8008a02:	9a07      	ldr	r2, [sp, #28]
 8008a04:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d018      	beq.n	8008a3e <__gethex+0x22e>
 8008a0c:	f1bb 0f20 	cmp.w	fp, #32
 8008a10:	d107      	bne.n	8008a22 <__gethex+0x212>
 8008a12:	9b04      	ldr	r3, [sp, #16]
 8008a14:	f8c3 a000 	str.w	sl, [r3]
 8008a18:	f04f 0a00 	mov.w	sl, #0
 8008a1c:	46d3      	mov	fp, sl
 8008a1e:	3304      	adds	r3, #4
 8008a20:	9304      	str	r3, [sp, #16]
 8008a22:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008a26:	f7ff fede 	bl	80087e6 <__hexdig_fun>
 8008a2a:	f000 000f 	and.w	r0, r0, #15
 8008a2e:	fa00 f00b 	lsl.w	r0, r0, fp
 8008a32:	ea4a 0a00 	orr.w	sl, sl, r0
 8008a36:	f10b 0b04 	add.w	fp, fp, #4
 8008a3a:	9b05      	ldr	r3, [sp, #20]
 8008a3c:	e00d      	b.n	8008a5a <__gethex+0x24a>
 8008a3e:	9b05      	ldr	r3, [sp, #20]
 8008a40:	9a08      	ldr	r2, [sp, #32]
 8008a42:	4413      	add	r3, r2
 8008a44:	42bb      	cmp	r3, r7
 8008a46:	d3e1      	bcc.n	8008a0c <__gethex+0x1fc>
 8008a48:	4618      	mov	r0, r3
 8008a4a:	9a01      	ldr	r2, [sp, #4]
 8008a4c:	9903      	ldr	r1, [sp, #12]
 8008a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a50:	f001 f800 	bl	8009a54 <strncmp>
 8008a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a56:	2800      	cmp	r0, #0
 8008a58:	d1d8      	bne.n	8008a0c <__gethex+0x1fc>
 8008a5a:	461e      	mov	r6, r3
 8008a5c:	e791      	b.n	8008982 <__gethex+0x172>
 8008a5e:	1eb9      	subs	r1, r7, #2
 8008a60:	4628      	mov	r0, r5
 8008a62:	f000 fdc0 	bl	80095e6 <__any_on>
 8008a66:	2800      	cmp	r0, #0
 8008a68:	d0b2      	beq.n	80089d0 <__gethex+0x1c0>
 8008a6a:	f04f 0a03 	mov.w	sl, #3
 8008a6e:	e7b1      	b.n	80089d4 <__gethex+0x1c4>
 8008a70:	da09      	bge.n	8008a86 <__gethex+0x276>
 8008a72:	1bf7      	subs	r7, r6, r7
 8008a74:	4629      	mov	r1, r5
 8008a76:	463a      	mov	r2, r7
 8008a78:	9802      	ldr	r0, [sp, #8]
 8008a7a:	f000 fbdb 	bl	8009234 <__lshift>
 8008a7e:	4605      	mov	r5, r0
 8008a80:	1be4      	subs	r4, r4, r7
 8008a82:	f100 0914 	add.w	r9, r0, #20
 8008a86:	f04f 0a00 	mov.w	sl, #0
 8008a8a:	e7a8      	b.n	80089de <__gethex+0x1ce>
 8008a8c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008a90:	42a0      	cmp	r0, r4
 8008a92:	dd6b      	ble.n	8008b6c <__gethex+0x35c>
 8008a94:	1b04      	subs	r4, r0, r4
 8008a96:	42a6      	cmp	r6, r4
 8008a98:	dc2e      	bgt.n	8008af8 <__gethex+0x2e8>
 8008a9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a9e:	2b02      	cmp	r3, #2
 8008aa0:	d022      	beq.n	8008ae8 <__gethex+0x2d8>
 8008aa2:	2b03      	cmp	r3, #3
 8008aa4:	d024      	beq.n	8008af0 <__gethex+0x2e0>
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	d115      	bne.n	8008ad6 <__gethex+0x2c6>
 8008aaa:	42a6      	cmp	r6, r4
 8008aac:	d113      	bne.n	8008ad6 <__gethex+0x2c6>
 8008aae:	2e01      	cmp	r6, #1
 8008ab0:	dc0b      	bgt.n	8008aca <__gethex+0x2ba>
 8008ab2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008ab6:	9a06      	ldr	r2, [sp, #24]
 8008ab8:	2762      	movs	r7, #98	; 0x62
 8008aba:	6013      	str	r3, [r2, #0]
 8008abc:	2301      	movs	r3, #1
 8008abe:	612b      	str	r3, [r5, #16]
 8008ac0:	f8c9 3000 	str.w	r3, [r9]
 8008ac4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ac6:	601d      	str	r5, [r3, #0]
 8008ac8:	e72a      	b.n	8008920 <__gethex+0x110>
 8008aca:	1e71      	subs	r1, r6, #1
 8008acc:	4628      	mov	r0, r5
 8008ace:	f000 fd8a 	bl	80095e6 <__any_on>
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d1ed      	bne.n	8008ab2 <__gethex+0x2a2>
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	9802      	ldr	r0, [sp, #8]
 8008ada:	f000 f9e1 	bl	8008ea0 <_Bfree>
 8008ade:	2300      	movs	r3, #0
 8008ae0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ae2:	2750      	movs	r7, #80	; 0x50
 8008ae4:	6013      	str	r3, [r2, #0]
 8008ae6:	e71b      	b.n	8008920 <__gethex+0x110>
 8008ae8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d0e1      	beq.n	8008ab2 <__gethex+0x2a2>
 8008aee:	e7f2      	b.n	8008ad6 <__gethex+0x2c6>
 8008af0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1dd      	bne.n	8008ab2 <__gethex+0x2a2>
 8008af6:	e7ee      	b.n	8008ad6 <__gethex+0x2c6>
 8008af8:	1e67      	subs	r7, r4, #1
 8008afa:	f1ba 0f00 	cmp.w	sl, #0
 8008afe:	d132      	bne.n	8008b66 <__gethex+0x356>
 8008b00:	b127      	cbz	r7, 8008b0c <__gethex+0x2fc>
 8008b02:	4639      	mov	r1, r7
 8008b04:	4628      	mov	r0, r5
 8008b06:	f000 fd6e 	bl	80095e6 <__any_on>
 8008b0a:	4682      	mov	sl, r0
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	117a      	asrs	r2, r7, #5
 8008b10:	f007 071f 	and.w	r7, r7, #31
 8008b14:	fa03 f707 	lsl.w	r7, r3, r7
 8008b18:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008b1c:	4621      	mov	r1, r4
 8008b1e:	421f      	tst	r7, r3
 8008b20:	f04f 0702 	mov.w	r7, #2
 8008b24:	4628      	mov	r0, r5
 8008b26:	bf18      	it	ne
 8008b28:	f04a 0a02 	orrne.w	sl, sl, #2
 8008b2c:	1b36      	subs	r6, r6, r4
 8008b2e:	f7ff fe1f 	bl	8008770 <rshift>
 8008b32:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008b36:	f1ba 0f00 	cmp.w	sl, #0
 8008b3a:	d048      	beq.n	8008bce <__gethex+0x3be>
 8008b3c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	d015      	beq.n	8008b70 <__gethex+0x360>
 8008b44:	2b03      	cmp	r3, #3
 8008b46:	d017      	beq.n	8008b78 <__gethex+0x368>
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d109      	bne.n	8008b60 <__gethex+0x350>
 8008b4c:	f01a 0f02 	tst.w	sl, #2
 8008b50:	d006      	beq.n	8008b60 <__gethex+0x350>
 8008b52:	f8d9 3000 	ldr.w	r3, [r9]
 8008b56:	ea4a 0a03 	orr.w	sl, sl, r3
 8008b5a:	f01a 0f01 	tst.w	sl, #1
 8008b5e:	d10e      	bne.n	8008b7e <__gethex+0x36e>
 8008b60:	f047 0710 	orr.w	r7, r7, #16
 8008b64:	e033      	b.n	8008bce <__gethex+0x3be>
 8008b66:	f04f 0a01 	mov.w	sl, #1
 8008b6a:	e7cf      	b.n	8008b0c <__gethex+0x2fc>
 8008b6c:	2701      	movs	r7, #1
 8008b6e:	e7e2      	b.n	8008b36 <__gethex+0x326>
 8008b70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b72:	f1c3 0301 	rsb	r3, r3, #1
 8008b76:	9315      	str	r3, [sp, #84]	; 0x54
 8008b78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d0f0      	beq.n	8008b60 <__gethex+0x350>
 8008b7e:	f04f 0c00 	mov.w	ip, #0
 8008b82:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008b86:	f105 0314 	add.w	r3, r5, #20
 8008b8a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008b8e:	eb03 010a 	add.w	r1, r3, sl
 8008b92:	4618      	mov	r0, r3
 8008b94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b98:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008b9c:	d01c      	beq.n	8008bd8 <__gethex+0x3c8>
 8008b9e:	3201      	adds	r2, #1
 8008ba0:	6002      	str	r2, [r0, #0]
 8008ba2:	2f02      	cmp	r7, #2
 8008ba4:	f105 0314 	add.w	r3, r5, #20
 8008ba8:	d138      	bne.n	8008c1c <__gethex+0x40c>
 8008baa:	f8d8 2000 	ldr.w	r2, [r8]
 8008bae:	3a01      	subs	r2, #1
 8008bb0:	42b2      	cmp	r2, r6
 8008bb2:	d10a      	bne.n	8008bca <__gethex+0x3ba>
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	1171      	asrs	r1, r6, #5
 8008bb8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008bbc:	f006 061f 	and.w	r6, r6, #31
 8008bc0:	fa02 f606 	lsl.w	r6, r2, r6
 8008bc4:	421e      	tst	r6, r3
 8008bc6:	bf18      	it	ne
 8008bc8:	4617      	movne	r7, r2
 8008bca:	f047 0720 	orr.w	r7, r7, #32
 8008bce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bd0:	601d      	str	r5, [r3, #0]
 8008bd2:	9b06      	ldr	r3, [sp, #24]
 8008bd4:	601c      	str	r4, [r3, #0]
 8008bd6:	e6a3      	b.n	8008920 <__gethex+0x110>
 8008bd8:	4299      	cmp	r1, r3
 8008bda:	f843 cc04 	str.w	ip, [r3, #-4]
 8008bde:	d8d8      	bhi.n	8008b92 <__gethex+0x382>
 8008be0:	68ab      	ldr	r3, [r5, #8]
 8008be2:	4599      	cmp	r9, r3
 8008be4:	db12      	blt.n	8008c0c <__gethex+0x3fc>
 8008be6:	6869      	ldr	r1, [r5, #4]
 8008be8:	9802      	ldr	r0, [sp, #8]
 8008bea:	3101      	adds	r1, #1
 8008bec:	f000 f924 	bl	8008e38 <_Balloc>
 8008bf0:	4683      	mov	fp, r0
 8008bf2:	692a      	ldr	r2, [r5, #16]
 8008bf4:	f105 010c 	add.w	r1, r5, #12
 8008bf8:	3202      	adds	r2, #2
 8008bfa:	0092      	lsls	r2, r2, #2
 8008bfc:	300c      	adds	r0, #12
 8008bfe:	f7fd f9ff 	bl	8006000 <memcpy>
 8008c02:	4629      	mov	r1, r5
 8008c04:	9802      	ldr	r0, [sp, #8]
 8008c06:	f000 f94b 	bl	8008ea0 <_Bfree>
 8008c0a:	465d      	mov	r5, fp
 8008c0c:	692b      	ldr	r3, [r5, #16]
 8008c0e:	1c5a      	adds	r2, r3, #1
 8008c10:	612a      	str	r2, [r5, #16]
 8008c12:	2201      	movs	r2, #1
 8008c14:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008c18:	615a      	str	r2, [r3, #20]
 8008c1a:	e7c2      	b.n	8008ba2 <__gethex+0x392>
 8008c1c:	692a      	ldr	r2, [r5, #16]
 8008c1e:	454a      	cmp	r2, r9
 8008c20:	dd0b      	ble.n	8008c3a <__gethex+0x42a>
 8008c22:	2101      	movs	r1, #1
 8008c24:	4628      	mov	r0, r5
 8008c26:	f7ff fda3 	bl	8008770 <rshift>
 8008c2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c2e:	3401      	adds	r4, #1
 8008c30:	42a3      	cmp	r3, r4
 8008c32:	f6ff aed8 	blt.w	80089e6 <__gethex+0x1d6>
 8008c36:	2701      	movs	r7, #1
 8008c38:	e7c7      	b.n	8008bca <__gethex+0x3ba>
 8008c3a:	f016 061f 	ands.w	r6, r6, #31
 8008c3e:	d0fa      	beq.n	8008c36 <__gethex+0x426>
 8008c40:	449a      	add	sl, r3
 8008c42:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008c46:	f000 f9bb 	bl	8008fc0 <__hi0bits>
 8008c4a:	f1c6 0620 	rsb	r6, r6, #32
 8008c4e:	42b0      	cmp	r0, r6
 8008c50:	dbe7      	blt.n	8008c22 <__gethex+0x412>
 8008c52:	e7f0      	b.n	8008c36 <__gethex+0x426>

08008c54 <L_shift>:
 8008c54:	f1c2 0208 	rsb	r2, r2, #8
 8008c58:	0092      	lsls	r2, r2, #2
 8008c5a:	b570      	push	{r4, r5, r6, lr}
 8008c5c:	f1c2 0620 	rsb	r6, r2, #32
 8008c60:	6843      	ldr	r3, [r0, #4]
 8008c62:	6804      	ldr	r4, [r0, #0]
 8008c64:	fa03 f506 	lsl.w	r5, r3, r6
 8008c68:	432c      	orrs	r4, r5
 8008c6a:	40d3      	lsrs	r3, r2
 8008c6c:	6004      	str	r4, [r0, #0]
 8008c6e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008c72:	4288      	cmp	r0, r1
 8008c74:	d3f4      	bcc.n	8008c60 <L_shift+0xc>
 8008c76:	bd70      	pop	{r4, r5, r6, pc}

08008c78 <__match>:
 8008c78:	b530      	push	{r4, r5, lr}
 8008c7a:	6803      	ldr	r3, [r0, #0]
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c82:	b914      	cbnz	r4, 8008c8a <__match+0x12>
 8008c84:	6003      	str	r3, [r0, #0]
 8008c86:	2001      	movs	r0, #1
 8008c88:	bd30      	pop	{r4, r5, pc}
 8008c8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c8e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008c92:	2d19      	cmp	r5, #25
 8008c94:	bf98      	it	ls
 8008c96:	3220      	addls	r2, #32
 8008c98:	42a2      	cmp	r2, r4
 8008c9a:	d0f0      	beq.n	8008c7e <__match+0x6>
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	e7f3      	b.n	8008c88 <__match+0x10>

08008ca0 <__hexnan>:
 8008ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	2500      	movs	r5, #0
 8008ca6:	680b      	ldr	r3, [r1, #0]
 8008ca8:	4682      	mov	sl, r0
 8008caa:	115f      	asrs	r7, r3, #5
 8008cac:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008cb0:	f013 031f 	ands.w	r3, r3, #31
 8008cb4:	bf18      	it	ne
 8008cb6:	3704      	addne	r7, #4
 8008cb8:	1f3e      	subs	r6, r7, #4
 8008cba:	4690      	mov	r8, r2
 8008cbc:	46b1      	mov	r9, r6
 8008cbe:	4634      	mov	r4, r6
 8008cc0:	46ab      	mov	fp, r5
 8008cc2:	b087      	sub	sp, #28
 8008cc4:	6801      	ldr	r1, [r0, #0]
 8008cc6:	9301      	str	r3, [sp, #4]
 8008cc8:	f847 5c04 	str.w	r5, [r7, #-4]
 8008ccc:	9502      	str	r5, [sp, #8]
 8008cce:	784a      	ldrb	r2, [r1, #1]
 8008cd0:	1c4b      	adds	r3, r1, #1
 8008cd2:	9303      	str	r3, [sp, #12]
 8008cd4:	b342      	cbz	r2, 8008d28 <__hexnan+0x88>
 8008cd6:	4610      	mov	r0, r2
 8008cd8:	9105      	str	r1, [sp, #20]
 8008cda:	9204      	str	r2, [sp, #16]
 8008cdc:	f7ff fd83 	bl	80087e6 <__hexdig_fun>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	d143      	bne.n	8008d6c <__hexnan+0xcc>
 8008ce4:	9a04      	ldr	r2, [sp, #16]
 8008ce6:	9905      	ldr	r1, [sp, #20]
 8008ce8:	2a20      	cmp	r2, #32
 8008cea:	d818      	bhi.n	8008d1e <__hexnan+0x7e>
 8008cec:	9b02      	ldr	r3, [sp, #8]
 8008cee:	459b      	cmp	fp, r3
 8008cf0:	dd13      	ble.n	8008d1a <__hexnan+0x7a>
 8008cf2:	454c      	cmp	r4, r9
 8008cf4:	d206      	bcs.n	8008d04 <__hexnan+0x64>
 8008cf6:	2d07      	cmp	r5, #7
 8008cf8:	dc04      	bgt.n	8008d04 <__hexnan+0x64>
 8008cfa:	462a      	mov	r2, r5
 8008cfc:	4649      	mov	r1, r9
 8008cfe:	4620      	mov	r0, r4
 8008d00:	f7ff ffa8 	bl	8008c54 <L_shift>
 8008d04:	4544      	cmp	r4, r8
 8008d06:	d944      	bls.n	8008d92 <__hexnan+0xf2>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	f1a4 0904 	sub.w	r9, r4, #4
 8008d0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d12:	461d      	mov	r5, r3
 8008d14:	464c      	mov	r4, r9
 8008d16:	f8cd b008 	str.w	fp, [sp, #8]
 8008d1a:	9903      	ldr	r1, [sp, #12]
 8008d1c:	e7d7      	b.n	8008cce <__hexnan+0x2e>
 8008d1e:	2a29      	cmp	r2, #41	; 0x29
 8008d20:	d14a      	bne.n	8008db8 <__hexnan+0x118>
 8008d22:	3102      	adds	r1, #2
 8008d24:	f8ca 1000 	str.w	r1, [sl]
 8008d28:	f1bb 0f00 	cmp.w	fp, #0
 8008d2c:	d044      	beq.n	8008db8 <__hexnan+0x118>
 8008d2e:	454c      	cmp	r4, r9
 8008d30:	d206      	bcs.n	8008d40 <__hexnan+0xa0>
 8008d32:	2d07      	cmp	r5, #7
 8008d34:	dc04      	bgt.n	8008d40 <__hexnan+0xa0>
 8008d36:	462a      	mov	r2, r5
 8008d38:	4649      	mov	r1, r9
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f7ff ff8a 	bl	8008c54 <L_shift>
 8008d40:	4544      	cmp	r4, r8
 8008d42:	d928      	bls.n	8008d96 <__hexnan+0xf6>
 8008d44:	4643      	mov	r3, r8
 8008d46:	f854 2b04 	ldr.w	r2, [r4], #4
 8008d4a:	42a6      	cmp	r6, r4
 8008d4c:	f843 2b04 	str.w	r2, [r3], #4
 8008d50:	d2f9      	bcs.n	8008d46 <__hexnan+0xa6>
 8008d52:	2200      	movs	r2, #0
 8008d54:	f843 2b04 	str.w	r2, [r3], #4
 8008d58:	429e      	cmp	r6, r3
 8008d5a:	d2fb      	bcs.n	8008d54 <__hexnan+0xb4>
 8008d5c:	6833      	ldr	r3, [r6, #0]
 8008d5e:	b91b      	cbnz	r3, 8008d68 <__hexnan+0xc8>
 8008d60:	4546      	cmp	r6, r8
 8008d62:	d127      	bne.n	8008db4 <__hexnan+0x114>
 8008d64:	2301      	movs	r3, #1
 8008d66:	6033      	str	r3, [r6, #0]
 8008d68:	2005      	movs	r0, #5
 8008d6a:	e026      	b.n	8008dba <__hexnan+0x11a>
 8008d6c:	3501      	adds	r5, #1
 8008d6e:	2d08      	cmp	r5, #8
 8008d70:	f10b 0b01 	add.w	fp, fp, #1
 8008d74:	dd06      	ble.n	8008d84 <__hexnan+0xe4>
 8008d76:	4544      	cmp	r4, r8
 8008d78:	d9cf      	bls.n	8008d1a <__hexnan+0x7a>
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	2501      	movs	r5, #1
 8008d7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d82:	3c04      	subs	r4, #4
 8008d84:	6822      	ldr	r2, [r4, #0]
 8008d86:	f000 000f 	and.w	r0, r0, #15
 8008d8a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008d8e:	6020      	str	r0, [r4, #0]
 8008d90:	e7c3      	b.n	8008d1a <__hexnan+0x7a>
 8008d92:	2508      	movs	r5, #8
 8008d94:	e7c1      	b.n	8008d1a <__hexnan+0x7a>
 8008d96:	9b01      	ldr	r3, [sp, #4]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d0df      	beq.n	8008d5c <__hexnan+0xbc>
 8008d9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008da0:	f1c3 0320 	rsb	r3, r3, #32
 8008da4:	fa22 f303 	lsr.w	r3, r2, r3
 8008da8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008dac:	401a      	ands	r2, r3
 8008dae:	f847 2c04 	str.w	r2, [r7, #-4]
 8008db2:	e7d3      	b.n	8008d5c <__hexnan+0xbc>
 8008db4:	3e04      	subs	r6, #4
 8008db6:	e7d1      	b.n	8008d5c <__hexnan+0xbc>
 8008db8:	2004      	movs	r0, #4
 8008dba:	b007      	add	sp, #28
 8008dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008dc0 <__locale_ctype_ptr_l>:
 8008dc0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008dc4:	4770      	bx	lr

08008dc6 <__localeconv_l>:
 8008dc6:	30f0      	adds	r0, #240	; 0xf0
 8008dc8:	4770      	bx	lr
	...

08008dcc <_localeconv_r>:
 8008dcc:	4b04      	ldr	r3, [pc, #16]	; (8008de0 <_localeconv_r+0x14>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	6a18      	ldr	r0, [r3, #32]
 8008dd2:	4b04      	ldr	r3, [pc, #16]	; (8008de4 <_localeconv_r+0x18>)
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	bf08      	it	eq
 8008dd8:	4618      	moveq	r0, r3
 8008dda:	30f0      	adds	r0, #240	; 0xf0
 8008ddc:	4770      	bx	lr
 8008dde:	bf00      	nop
 8008de0:	20000018 	.word	0x20000018
 8008de4:	2000007c 	.word	0x2000007c

08008de8 <malloc>:
 8008de8:	4b02      	ldr	r3, [pc, #8]	; (8008df4 <malloc+0xc>)
 8008dea:	4601      	mov	r1, r0
 8008dec:	6818      	ldr	r0, [r3, #0]
 8008dee:	f000 bc75 	b.w	80096dc <_malloc_r>
 8008df2:	bf00      	nop
 8008df4:	20000018 	.word	0x20000018

08008df8 <__ascii_mbtowc>:
 8008df8:	b082      	sub	sp, #8
 8008dfa:	b901      	cbnz	r1, 8008dfe <__ascii_mbtowc+0x6>
 8008dfc:	a901      	add	r1, sp, #4
 8008dfe:	b142      	cbz	r2, 8008e12 <__ascii_mbtowc+0x1a>
 8008e00:	b14b      	cbz	r3, 8008e16 <__ascii_mbtowc+0x1e>
 8008e02:	7813      	ldrb	r3, [r2, #0]
 8008e04:	600b      	str	r3, [r1, #0]
 8008e06:	7812      	ldrb	r2, [r2, #0]
 8008e08:	1c10      	adds	r0, r2, #0
 8008e0a:	bf18      	it	ne
 8008e0c:	2001      	movne	r0, #1
 8008e0e:	b002      	add	sp, #8
 8008e10:	4770      	bx	lr
 8008e12:	4610      	mov	r0, r2
 8008e14:	e7fb      	b.n	8008e0e <__ascii_mbtowc+0x16>
 8008e16:	f06f 0001 	mvn.w	r0, #1
 8008e1a:	e7f8      	b.n	8008e0e <__ascii_mbtowc+0x16>

08008e1c <memchr>:
 8008e1c:	b510      	push	{r4, lr}
 8008e1e:	b2c9      	uxtb	r1, r1
 8008e20:	4402      	add	r2, r0
 8008e22:	4290      	cmp	r0, r2
 8008e24:	4603      	mov	r3, r0
 8008e26:	d101      	bne.n	8008e2c <memchr+0x10>
 8008e28:	2300      	movs	r3, #0
 8008e2a:	e003      	b.n	8008e34 <memchr+0x18>
 8008e2c:	781c      	ldrb	r4, [r3, #0]
 8008e2e:	3001      	adds	r0, #1
 8008e30:	428c      	cmp	r4, r1
 8008e32:	d1f6      	bne.n	8008e22 <memchr+0x6>
 8008e34:	4618      	mov	r0, r3
 8008e36:	bd10      	pop	{r4, pc}

08008e38 <_Balloc>:
 8008e38:	b570      	push	{r4, r5, r6, lr}
 8008e3a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008e3c:	4604      	mov	r4, r0
 8008e3e:	460e      	mov	r6, r1
 8008e40:	b93d      	cbnz	r5, 8008e52 <_Balloc+0x1a>
 8008e42:	2010      	movs	r0, #16
 8008e44:	f7ff ffd0 	bl	8008de8 <malloc>
 8008e48:	6260      	str	r0, [r4, #36]	; 0x24
 8008e4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e4e:	6005      	str	r5, [r0, #0]
 8008e50:	60c5      	str	r5, [r0, #12]
 8008e52:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008e54:	68eb      	ldr	r3, [r5, #12]
 8008e56:	b183      	cbz	r3, 8008e7a <_Balloc+0x42>
 8008e58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008e60:	b9b8      	cbnz	r0, 8008e92 <_Balloc+0x5a>
 8008e62:	2101      	movs	r1, #1
 8008e64:	fa01 f506 	lsl.w	r5, r1, r6
 8008e68:	1d6a      	adds	r2, r5, #5
 8008e6a:	0092      	lsls	r2, r2, #2
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	f000 fbdb 	bl	8009628 <_calloc_r>
 8008e72:	b160      	cbz	r0, 8008e8e <_Balloc+0x56>
 8008e74:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008e78:	e00e      	b.n	8008e98 <_Balloc+0x60>
 8008e7a:	2221      	movs	r2, #33	; 0x21
 8008e7c:	2104      	movs	r1, #4
 8008e7e:	4620      	mov	r0, r4
 8008e80:	f000 fbd2 	bl	8009628 <_calloc_r>
 8008e84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e86:	60e8      	str	r0, [r5, #12]
 8008e88:	68db      	ldr	r3, [r3, #12]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d1e4      	bne.n	8008e58 <_Balloc+0x20>
 8008e8e:	2000      	movs	r0, #0
 8008e90:	bd70      	pop	{r4, r5, r6, pc}
 8008e92:	6802      	ldr	r2, [r0, #0]
 8008e94:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008e98:	2300      	movs	r3, #0
 8008e9a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e9e:	e7f7      	b.n	8008e90 <_Balloc+0x58>

08008ea0 <_Bfree>:
 8008ea0:	b570      	push	{r4, r5, r6, lr}
 8008ea2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008ea4:	4606      	mov	r6, r0
 8008ea6:	460d      	mov	r5, r1
 8008ea8:	b93c      	cbnz	r4, 8008eba <_Bfree+0x1a>
 8008eaa:	2010      	movs	r0, #16
 8008eac:	f7ff ff9c 	bl	8008de8 <malloc>
 8008eb0:	6270      	str	r0, [r6, #36]	; 0x24
 8008eb2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008eb6:	6004      	str	r4, [r0, #0]
 8008eb8:	60c4      	str	r4, [r0, #12]
 8008eba:	b13d      	cbz	r5, 8008ecc <_Bfree+0x2c>
 8008ebc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008ebe:	686a      	ldr	r2, [r5, #4]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ec6:	6029      	str	r1, [r5, #0]
 8008ec8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008ecc:	bd70      	pop	{r4, r5, r6, pc}

08008ece <__multadd>:
 8008ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ed2:	461f      	mov	r7, r3
 8008ed4:	4606      	mov	r6, r0
 8008ed6:	460c      	mov	r4, r1
 8008ed8:	2300      	movs	r3, #0
 8008eda:	690d      	ldr	r5, [r1, #16]
 8008edc:	f101 0c14 	add.w	ip, r1, #20
 8008ee0:	f8dc 0000 	ldr.w	r0, [ip]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	b281      	uxth	r1, r0
 8008ee8:	fb02 7101 	mla	r1, r2, r1, r7
 8008eec:	0c00      	lsrs	r0, r0, #16
 8008eee:	0c0f      	lsrs	r7, r1, #16
 8008ef0:	fb02 7000 	mla	r0, r2, r0, r7
 8008ef4:	b289      	uxth	r1, r1
 8008ef6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008efa:	429d      	cmp	r5, r3
 8008efc:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008f00:	f84c 1b04 	str.w	r1, [ip], #4
 8008f04:	dcec      	bgt.n	8008ee0 <__multadd+0x12>
 8008f06:	b1d7      	cbz	r7, 8008f3e <__multadd+0x70>
 8008f08:	68a3      	ldr	r3, [r4, #8]
 8008f0a:	42ab      	cmp	r3, r5
 8008f0c:	dc12      	bgt.n	8008f34 <__multadd+0x66>
 8008f0e:	6861      	ldr	r1, [r4, #4]
 8008f10:	4630      	mov	r0, r6
 8008f12:	3101      	adds	r1, #1
 8008f14:	f7ff ff90 	bl	8008e38 <_Balloc>
 8008f18:	4680      	mov	r8, r0
 8008f1a:	6922      	ldr	r2, [r4, #16]
 8008f1c:	f104 010c 	add.w	r1, r4, #12
 8008f20:	3202      	adds	r2, #2
 8008f22:	0092      	lsls	r2, r2, #2
 8008f24:	300c      	adds	r0, #12
 8008f26:	f7fd f86b 	bl	8006000 <memcpy>
 8008f2a:	4621      	mov	r1, r4
 8008f2c:	4630      	mov	r0, r6
 8008f2e:	f7ff ffb7 	bl	8008ea0 <_Bfree>
 8008f32:	4644      	mov	r4, r8
 8008f34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f38:	3501      	adds	r5, #1
 8008f3a:	615f      	str	r7, [r3, #20]
 8008f3c:	6125      	str	r5, [r4, #16]
 8008f3e:	4620      	mov	r0, r4
 8008f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008f44 <__s2b>:
 8008f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f48:	4615      	mov	r5, r2
 8008f4a:	2209      	movs	r2, #9
 8008f4c:	461f      	mov	r7, r3
 8008f4e:	3308      	adds	r3, #8
 8008f50:	460c      	mov	r4, r1
 8008f52:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f56:	4606      	mov	r6, r0
 8008f58:	2201      	movs	r2, #1
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	db20      	blt.n	8008fa2 <__s2b+0x5e>
 8008f60:	4630      	mov	r0, r6
 8008f62:	f7ff ff69 	bl	8008e38 <_Balloc>
 8008f66:	9b08      	ldr	r3, [sp, #32]
 8008f68:	2d09      	cmp	r5, #9
 8008f6a:	6143      	str	r3, [r0, #20]
 8008f6c:	f04f 0301 	mov.w	r3, #1
 8008f70:	6103      	str	r3, [r0, #16]
 8008f72:	dd19      	ble.n	8008fa8 <__s2b+0x64>
 8008f74:	f104 0809 	add.w	r8, r4, #9
 8008f78:	46c1      	mov	r9, r8
 8008f7a:	442c      	add	r4, r5
 8008f7c:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008f80:	4601      	mov	r1, r0
 8008f82:	3b30      	subs	r3, #48	; 0x30
 8008f84:	220a      	movs	r2, #10
 8008f86:	4630      	mov	r0, r6
 8008f88:	f7ff ffa1 	bl	8008ece <__multadd>
 8008f8c:	45a1      	cmp	r9, r4
 8008f8e:	d1f5      	bne.n	8008f7c <__s2b+0x38>
 8008f90:	eb08 0405 	add.w	r4, r8, r5
 8008f94:	3c08      	subs	r4, #8
 8008f96:	1b2d      	subs	r5, r5, r4
 8008f98:	1963      	adds	r3, r4, r5
 8008f9a:	42bb      	cmp	r3, r7
 8008f9c:	db07      	blt.n	8008fae <__s2b+0x6a>
 8008f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fa2:	0052      	lsls	r2, r2, #1
 8008fa4:	3101      	adds	r1, #1
 8008fa6:	e7d9      	b.n	8008f5c <__s2b+0x18>
 8008fa8:	340a      	adds	r4, #10
 8008faa:	2509      	movs	r5, #9
 8008fac:	e7f3      	b.n	8008f96 <__s2b+0x52>
 8008fae:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008fb2:	4601      	mov	r1, r0
 8008fb4:	3b30      	subs	r3, #48	; 0x30
 8008fb6:	220a      	movs	r2, #10
 8008fb8:	4630      	mov	r0, r6
 8008fba:	f7ff ff88 	bl	8008ece <__multadd>
 8008fbe:	e7eb      	b.n	8008f98 <__s2b+0x54>

08008fc0 <__hi0bits>:
 8008fc0:	0c02      	lsrs	r2, r0, #16
 8008fc2:	0412      	lsls	r2, r2, #16
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	b9b2      	cbnz	r2, 8008ff6 <__hi0bits+0x36>
 8008fc8:	0403      	lsls	r3, r0, #16
 8008fca:	2010      	movs	r0, #16
 8008fcc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008fd0:	bf04      	itt	eq
 8008fd2:	021b      	lsleq	r3, r3, #8
 8008fd4:	3008      	addeq	r0, #8
 8008fd6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008fda:	bf04      	itt	eq
 8008fdc:	011b      	lsleq	r3, r3, #4
 8008fde:	3004      	addeq	r0, #4
 8008fe0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008fe4:	bf04      	itt	eq
 8008fe6:	009b      	lsleq	r3, r3, #2
 8008fe8:	3002      	addeq	r0, #2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	db06      	blt.n	8008ffc <__hi0bits+0x3c>
 8008fee:	005b      	lsls	r3, r3, #1
 8008ff0:	d503      	bpl.n	8008ffa <__hi0bits+0x3a>
 8008ff2:	3001      	adds	r0, #1
 8008ff4:	4770      	bx	lr
 8008ff6:	2000      	movs	r0, #0
 8008ff8:	e7e8      	b.n	8008fcc <__hi0bits+0xc>
 8008ffa:	2020      	movs	r0, #32
 8008ffc:	4770      	bx	lr

08008ffe <__lo0bits>:
 8008ffe:	6803      	ldr	r3, [r0, #0]
 8009000:	4601      	mov	r1, r0
 8009002:	f013 0207 	ands.w	r2, r3, #7
 8009006:	d00b      	beq.n	8009020 <__lo0bits+0x22>
 8009008:	07da      	lsls	r2, r3, #31
 800900a:	d423      	bmi.n	8009054 <__lo0bits+0x56>
 800900c:	0798      	lsls	r0, r3, #30
 800900e:	bf49      	itett	mi
 8009010:	085b      	lsrmi	r3, r3, #1
 8009012:	089b      	lsrpl	r3, r3, #2
 8009014:	2001      	movmi	r0, #1
 8009016:	600b      	strmi	r3, [r1, #0]
 8009018:	bf5c      	itt	pl
 800901a:	600b      	strpl	r3, [r1, #0]
 800901c:	2002      	movpl	r0, #2
 800901e:	4770      	bx	lr
 8009020:	b298      	uxth	r0, r3
 8009022:	b9a8      	cbnz	r0, 8009050 <__lo0bits+0x52>
 8009024:	2010      	movs	r0, #16
 8009026:	0c1b      	lsrs	r3, r3, #16
 8009028:	f013 0fff 	tst.w	r3, #255	; 0xff
 800902c:	bf04      	itt	eq
 800902e:	0a1b      	lsreq	r3, r3, #8
 8009030:	3008      	addeq	r0, #8
 8009032:	071a      	lsls	r2, r3, #28
 8009034:	bf04      	itt	eq
 8009036:	091b      	lsreq	r3, r3, #4
 8009038:	3004      	addeq	r0, #4
 800903a:	079a      	lsls	r2, r3, #30
 800903c:	bf04      	itt	eq
 800903e:	089b      	lsreq	r3, r3, #2
 8009040:	3002      	addeq	r0, #2
 8009042:	07da      	lsls	r2, r3, #31
 8009044:	d402      	bmi.n	800904c <__lo0bits+0x4e>
 8009046:	085b      	lsrs	r3, r3, #1
 8009048:	d006      	beq.n	8009058 <__lo0bits+0x5a>
 800904a:	3001      	adds	r0, #1
 800904c:	600b      	str	r3, [r1, #0]
 800904e:	4770      	bx	lr
 8009050:	4610      	mov	r0, r2
 8009052:	e7e9      	b.n	8009028 <__lo0bits+0x2a>
 8009054:	2000      	movs	r0, #0
 8009056:	4770      	bx	lr
 8009058:	2020      	movs	r0, #32
 800905a:	4770      	bx	lr

0800905c <__i2b>:
 800905c:	b510      	push	{r4, lr}
 800905e:	460c      	mov	r4, r1
 8009060:	2101      	movs	r1, #1
 8009062:	f7ff fee9 	bl	8008e38 <_Balloc>
 8009066:	2201      	movs	r2, #1
 8009068:	6144      	str	r4, [r0, #20]
 800906a:	6102      	str	r2, [r0, #16]
 800906c:	bd10      	pop	{r4, pc}

0800906e <__multiply>:
 800906e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009072:	4614      	mov	r4, r2
 8009074:	690a      	ldr	r2, [r1, #16]
 8009076:	6923      	ldr	r3, [r4, #16]
 8009078:	4688      	mov	r8, r1
 800907a:	429a      	cmp	r2, r3
 800907c:	bfbe      	ittt	lt
 800907e:	460b      	movlt	r3, r1
 8009080:	46a0      	movlt	r8, r4
 8009082:	461c      	movlt	r4, r3
 8009084:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009088:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800908c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009090:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009094:	eb07 0609 	add.w	r6, r7, r9
 8009098:	42b3      	cmp	r3, r6
 800909a:	bfb8      	it	lt
 800909c:	3101      	addlt	r1, #1
 800909e:	f7ff fecb 	bl	8008e38 <_Balloc>
 80090a2:	f100 0514 	add.w	r5, r0, #20
 80090a6:	462b      	mov	r3, r5
 80090a8:	2200      	movs	r2, #0
 80090aa:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80090ae:	4573      	cmp	r3, lr
 80090b0:	d316      	bcc.n	80090e0 <__multiply+0x72>
 80090b2:	f104 0214 	add.w	r2, r4, #20
 80090b6:	f108 0114 	add.w	r1, r8, #20
 80090ba:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80090be:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80090c2:	9300      	str	r3, [sp, #0]
 80090c4:	9b00      	ldr	r3, [sp, #0]
 80090c6:	9201      	str	r2, [sp, #4]
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d80c      	bhi.n	80090e6 <__multiply+0x78>
 80090cc:	2e00      	cmp	r6, #0
 80090ce:	dd03      	ble.n	80090d8 <__multiply+0x6a>
 80090d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d05d      	beq.n	8009194 <__multiply+0x126>
 80090d8:	6106      	str	r6, [r0, #16]
 80090da:	b003      	add	sp, #12
 80090dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e0:	f843 2b04 	str.w	r2, [r3], #4
 80090e4:	e7e3      	b.n	80090ae <__multiply+0x40>
 80090e6:	f8b2 b000 	ldrh.w	fp, [r2]
 80090ea:	f1bb 0f00 	cmp.w	fp, #0
 80090ee:	d023      	beq.n	8009138 <__multiply+0xca>
 80090f0:	4689      	mov	r9, r1
 80090f2:	46ac      	mov	ip, r5
 80090f4:	f04f 0800 	mov.w	r8, #0
 80090f8:	f859 4b04 	ldr.w	r4, [r9], #4
 80090fc:	f8dc a000 	ldr.w	sl, [ip]
 8009100:	b2a3      	uxth	r3, r4
 8009102:	fa1f fa8a 	uxth.w	sl, sl
 8009106:	fb0b a303 	mla	r3, fp, r3, sl
 800910a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800910e:	f8dc 4000 	ldr.w	r4, [ip]
 8009112:	4443      	add	r3, r8
 8009114:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009118:	fb0b 840a 	mla	r4, fp, sl, r8
 800911c:	46e2      	mov	sl, ip
 800911e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009122:	b29b      	uxth	r3, r3
 8009124:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009128:	454f      	cmp	r7, r9
 800912a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800912e:	f84a 3b04 	str.w	r3, [sl], #4
 8009132:	d82b      	bhi.n	800918c <__multiply+0x11e>
 8009134:	f8cc 8004 	str.w	r8, [ip, #4]
 8009138:	9b01      	ldr	r3, [sp, #4]
 800913a:	3204      	adds	r2, #4
 800913c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009140:	f1ba 0f00 	cmp.w	sl, #0
 8009144:	d020      	beq.n	8009188 <__multiply+0x11a>
 8009146:	4689      	mov	r9, r1
 8009148:	46a8      	mov	r8, r5
 800914a:	f04f 0b00 	mov.w	fp, #0
 800914e:	682b      	ldr	r3, [r5, #0]
 8009150:	f8b9 c000 	ldrh.w	ip, [r9]
 8009154:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009158:	b29b      	uxth	r3, r3
 800915a:	fb0a 440c 	mla	r4, sl, ip, r4
 800915e:	46c4      	mov	ip, r8
 8009160:	445c      	add	r4, fp
 8009162:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009166:	f84c 3b04 	str.w	r3, [ip], #4
 800916a:	f859 3b04 	ldr.w	r3, [r9], #4
 800916e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009172:	0c1b      	lsrs	r3, r3, #16
 8009174:	fb0a b303 	mla	r3, sl, r3, fp
 8009178:	454f      	cmp	r7, r9
 800917a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800917e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009182:	d805      	bhi.n	8009190 <__multiply+0x122>
 8009184:	f8c8 3004 	str.w	r3, [r8, #4]
 8009188:	3504      	adds	r5, #4
 800918a:	e79b      	b.n	80090c4 <__multiply+0x56>
 800918c:	46d4      	mov	ip, sl
 800918e:	e7b3      	b.n	80090f8 <__multiply+0x8a>
 8009190:	46e0      	mov	r8, ip
 8009192:	e7dd      	b.n	8009150 <__multiply+0xe2>
 8009194:	3e01      	subs	r6, #1
 8009196:	e799      	b.n	80090cc <__multiply+0x5e>

08009198 <__pow5mult>:
 8009198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800919c:	4615      	mov	r5, r2
 800919e:	f012 0203 	ands.w	r2, r2, #3
 80091a2:	4606      	mov	r6, r0
 80091a4:	460f      	mov	r7, r1
 80091a6:	d007      	beq.n	80091b8 <__pow5mult+0x20>
 80091a8:	4c21      	ldr	r4, [pc, #132]	; (8009230 <__pow5mult+0x98>)
 80091aa:	3a01      	subs	r2, #1
 80091ac:	2300      	movs	r3, #0
 80091ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091b2:	f7ff fe8c 	bl	8008ece <__multadd>
 80091b6:	4607      	mov	r7, r0
 80091b8:	10ad      	asrs	r5, r5, #2
 80091ba:	d035      	beq.n	8009228 <__pow5mult+0x90>
 80091bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80091be:	b93c      	cbnz	r4, 80091d0 <__pow5mult+0x38>
 80091c0:	2010      	movs	r0, #16
 80091c2:	f7ff fe11 	bl	8008de8 <malloc>
 80091c6:	6270      	str	r0, [r6, #36]	; 0x24
 80091c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091cc:	6004      	str	r4, [r0, #0]
 80091ce:	60c4      	str	r4, [r0, #12]
 80091d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091d8:	b94c      	cbnz	r4, 80091ee <__pow5mult+0x56>
 80091da:	f240 2171 	movw	r1, #625	; 0x271
 80091de:	4630      	mov	r0, r6
 80091e0:	f7ff ff3c 	bl	800905c <__i2b>
 80091e4:	2300      	movs	r3, #0
 80091e6:	4604      	mov	r4, r0
 80091e8:	f8c8 0008 	str.w	r0, [r8, #8]
 80091ec:	6003      	str	r3, [r0, #0]
 80091ee:	f04f 0800 	mov.w	r8, #0
 80091f2:	07eb      	lsls	r3, r5, #31
 80091f4:	d50a      	bpl.n	800920c <__pow5mult+0x74>
 80091f6:	4639      	mov	r1, r7
 80091f8:	4622      	mov	r2, r4
 80091fa:	4630      	mov	r0, r6
 80091fc:	f7ff ff37 	bl	800906e <__multiply>
 8009200:	4681      	mov	r9, r0
 8009202:	4639      	mov	r1, r7
 8009204:	4630      	mov	r0, r6
 8009206:	f7ff fe4b 	bl	8008ea0 <_Bfree>
 800920a:	464f      	mov	r7, r9
 800920c:	106d      	asrs	r5, r5, #1
 800920e:	d00b      	beq.n	8009228 <__pow5mult+0x90>
 8009210:	6820      	ldr	r0, [r4, #0]
 8009212:	b938      	cbnz	r0, 8009224 <__pow5mult+0x8c>
 8009214:	4622      	mov	r2, r4
 8009216:	4621      	mov	r1, r4
 8009218:	4630      	mov	r0, r6
 800921a:	f7ff ff28 	bl	800906e <__multiply>
 800921e:	6020      	str	r0, [r4, #0]
 8009220:	f8c0 8000 	str.w	r8, [r0]
 8009224:	4604      	mov	r4, r0
 8009226:	e7e4      	b.n	80091f2 <__pow5mult+0x5a>
 8009228:	4638      	mov	r0, r7
 800922a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800922e:	bf00      	nop
 8009230:	0800a3f8 	.word	0x0800a3f8

08009234 <__lshift>:
 8009234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009238:	460c      	mov	r4, r1
 800923a:	4607      	mov	r7, r0
 800923c:	4616      	mov	r6, r2
 800923e:	6923      	ldr	r3, [r4, #16]
 8009240:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009244:	eb0a 0903 	add.w	r9, sl, r3
 8009248:	6849      	ldr	r1, [r1, #4]
 800924a:	68a3      	ldr	r3, [r4, #8]
 800924c:	f109 0501 	add.w	r5, r9, #1
 8009250:	42ab      	cmp	r3, r5
 8009252:	db32      	blt.n	80092ba <__lshift+0x86>
 8009254:	4638      	mov	r0, r7
 8009256:	f7ff fdef 	bl	8008e38 <_Balloc>
 800925a:	2300      	movs	r3, #0
 800925c:	4680      	mov	r8, r0
 800925e:	461a      	mov	r2, r3
 8009260:	f100 0114 	add.w	r1, r0, #20
 8009264:	4553      	cmp	r3, sl
 8009266:	db2b      	blt.n	80092c0 <__lshift+0x8c>
 8009268:	6920      	ldr	r0, [r4, #16]
 800926a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800926e:	f104 0314 	add.w	r3, r4, #20
 8009272:	f016 021f 	ands.w	r2, r6, #31
 8009276:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800927a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800927e:	d025      	beq.n	80092cc <__lshift+0x98>
 8009280:	2000      	movs	r0, #0
 8009282:	f1c2 0e20 	rsb	lr, r2, #32
 8009286:	468a      	mov	sl, r1
 8009288:	681e      	ldr	r6, [r3, #0]
 800928a:	4096      	lsls	r6, r2
 800928c:	4330      	orrs	r0, r6
 800928e:	f84a 0b04 	str.w	r0, [sl], #4
 8009292:	f853 0b04 	ldr.w	r0, [r3], #4
 8009296:	459c      	cmp	ip, r3
 8009298:	fa20 f00e 	lsr.w	r0, r0, lr
 800929c:	d814      	bhi.n	80092c8 <__lshift+0x94>
 800929e:	6048      	str	r0, [r1, #4]
 80092a0:	b108      	cbz	r0, 80092a6 <__lshift+0x72>
 80092a2:	f109 0502 	add.w	r5, r9, #2
 80092a6:	3d01      	subs	r5, #1
 80092a8:	4638      	mov	r0, r7
 80092aa:	f8c8 5010 	str.w	r5, [r8, #16]
 80092ae:	4621      	mov	r1, r4
 80092b0:	f7ff fdf6 	bl	8008ea0 <_Bfree>
 80092b4:	4640      	mov	r0, r8
 80092b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ba:	3101      	adds	r1, #1
 80092bc:	005b      	lsls	r3, r3, #1
 80092be:	e7c7      	b.n	8009250 <__lshift+0x1c>
 80092c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80092c4:	3301      	adds	r3, #1
 80092c6:	e7cd      	b.n	8009264 <__lshift+0x30>
 80092c8:	4651      	mov	r1, sl
 80092ca:	e7dc      	b.n	8009286 <__lshift+0x52>
 80092cc:	3904      	subs	r1, #4
 80092ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80092d2:	459c      	cmp	ip, r3
 80092d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80092d8:	d8f9      	bhi.n	80092ce <__lshift+0x9a>
 80092da:	e7e4      	b.n	80092a6 <__lshift+0x72>

080092dc <__mcmp>:
 80092dc:	6903      	ldr	r3, [r0, #16]
 80092de:	690a      	ldr	r2, [r1, #16]
 80092e0:	b530      	push	{r4, r5, lr}
 80092e2:	1a9b      	subs	r3, r3, r2
 80092e4:	d10c      	bne.n	8009300 <__mcmp+0x24>
 80092e6:	0092      	lsls	r2, r2, #2
 80092e8:	3014      	adds	r0, #20
 80092ea:	3114      	adds	r1, #20
 80092ec:	1884      	adds	r4, r0, r2
 80092ee:	4411      	add	r1, r2
 80092f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80092f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80092f8:	4295      	cmp	r5, r2
 80092fa:	d003      	beq.n	8009304 <__mcmp+0x28>
 80092fc:	d305      	bcc.n	800930a <__mcmp+0x2e>
 80092fe:	2301      	movs	r3, #1
 8009300:	4618      	mov	r0, r3
 8009302:	bd30      	pop	{r4, r5, pc}
 8009304:	42a0      	cmp	r0, r4
 8009306:	d3f3      	bcc.n	80092f0 <__mcmp+0x14>
 8009308:	e7fa      	b.n	8009300 <__mcmp+0x24>
 800930a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800930e:	e7f7      	b.n	8009300 <__mcmp+0x24>

08009310 <__mdiff>:
 8009310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009314:	460d      	mov	r5, r1
 8009316:	4607      	mov	r7, r0
 8009318:	4611      	mov	r1, r2
 800931a:	4628      	mov	r0, r5
 800931c:	4614      	mov	r4, r2
 800931e:	f7ff ffdd 	bl	80092dc <__mcmp>
 8009322:	1e06      	subs	r6, r0, #0
 8009324:	d108      	bne.n	8009338 <__mdiff+0x28>
 8009326:	4631      	mov	r1, r6
 8009328:	4638      	mov	r0, r7
 800932a:	f7ff fd85 	bl	8008e38 <_Balloc>
 800932e:	2301      	movs	r3, #1
 8009330:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009338:	bfa4      	itt	ge
 800933a:	4623      	movge	r3, r4
 800933c:	462c      	movge	r4, r5
 800933e:	4638      	mov	r0, r7
 8009340:	6861      	ldr	r1, [r4, #4]
 8009342:	bfa6      	itte	ge
 8009344:	461d      	movge	r5, r3
 8009346:	2600      	movge	r6, #0
 8009348:	2601      	movlt	r6, #1
 800934a:	f7ff fd75 	bl	8008e38 <_Balloc>
 800934e:	f04f 0e00 	mov.w	lr, #0
 8009352:	60c6      	str	r6, [r0, #12]
 8009354:	692b      	ldr	r3, [r5, #16]
 8009356:	6926      	ldr	r6, [r4, #16]
 8009358:	f104 0214 	add.w	r2, r4, #20
 800935c:	f105 0914 	add.w	r9, r5, #20
 8009360:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009364:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009368:	f100 0114 	add.w	r1, r0, #20
 800936c:	f852 ab04 	ldr.w	sl, [r2], #4
 8009370:	f859 5b04 	ldr.w	r5, [r9], #4
 8009374:	fa1f f38a 	uxth.w	r3, sl
 8009378:	4473      	add	r3, lr
 800937a:	b2ac      	uxth	r4, r5
 800937c:	1b1b      	subs	r3, r3, r4
 800937e:	0c2c      	lsrs	r4, r5, #16
 8009380:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8009384:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8009388:	b29b      	uxth	r3, r3
 800938a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800938e:	45c8      	cmp	r8, r9
 8009390:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8009394:	4694      	mov	ip, r2
 8009396:	f841 4b04 	str.w	r4, [r1], #4
 800939a:	d8e7      	bhi.n	800936c <__mdiff+0x5c>
 800939c:	45bc      	cmp	ip, r7
 800939e:	d304      	bcc.n	80093aa <__mdiff+0x9a>
 80093a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80093a4:	b183      	cbz	r3, 80093c8 <__mdiff+0xb8>
 80093a6:	6106      	str	r6, [r0, #16]
 80093a8:	e7c4      	b.n	8009334 <__mdiff+0x24>
 80093aa:	f85c 4b04 	ldr.w	r4, [ip], #4
 80093ae:	b2a2      	uxth	r2, r4
 80093b0:	4472      	add	r2, lr
 80093b2:	1413      	asrs	r3, r2, #16
 80093b4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80093b8:	b292      	uxth	r2, r2
 80093ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80093be:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80093c2:	f841 2b04 	str.w	r2, [r1], #4
 80093c6:	e7e9      	b.n	800939c <__mdiff+0x8c>
 80093c8:	3e01      	subs	r6, #1
 80093ca:	e7e9      	b.n	80093a0 <__mdiff+0x90>

080093cc <__ulp>:
 80093cc:	4b10      	ldr	r3, [pc, #64]	; (8009410 <__ulp+0x44>)
 80093ce:	400b      	ands	r3, r1
 80093d0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	dd02      	ble.n	80093de <__ulp+0x12>
 80093d8:	2000      	movs	r0, #0
 80093da:	4619      	mov	r1, r3
 80093dc:	4770      	bx	lr
 80093de:	425b      	negs	r3, r3
 80093e0:	151b      	asrs	r3, r3, #20
 80093e2:	2b13      	cmp	r3, #19
 80093e4:	f04f 0000 	mov.w	r0, #0
 80093e8:	f04f 0100 	mov.w	r1, #0
 80093ec:	dc04      	bgt.n	80093f8 <__ulp+0x2c>
 80093ee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80093f2:	fa42 f103 	asr.w	r1, r2, r3
 80093f6:	4770      	bx	lr
 80093f8:	2201      	movs	r2, #1
 80093fa:	3b14      	subs	r3, #20
 80093fc:	2b1e      	cmp	r3, #30
 80093fe:	bfce      	itee	gt
 8009400:	4613      	movgt	r3, r2
 8009402:	f1c3 031f 	rsble	r3, r3, #31
 8009406:	fa02 f303 	lslle.w	r3, r2, r3
 800940a:	4618      	mov	r0, r3
 800940c:	4770      	bx	lr
 800940e:	bf00      	nop
 8009410:	7ff00000 	.word	0x7ff00000

08009414 <__b2d>:
 8009414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009418:	6907      	ldr	r7, [r0, #16]
 800941a:	f100 0914 	add.w	r9, r0, #20
 800941e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009422:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009426:	f1a7 0804 	sub.w	r8, r7, #4
 800942a:	4630      	mov	r0, r6
 800942c:	f7ff fdc8 	bl	8008fc0 <__hi0bits>
 8009430:	f1c0 0320 	rsb	r3, r0, #32
 8009434:	280a      	cmp	r0, #10
 8009436:	600b      	str	r3, [r1, #0]
 8009438:	491e      	ldr	r1, [pc, #120]	; (80094b4 <__b2d+0xa0>)
 800943a:	dc17      	bgt.n	800946c <__b2d+0x58>
 800943c:	45c1      	cmp	r9, r8
 800943e:	bf28      	it	cs
 8009440:	2200      	movcs	r2, #0
 8009442:	f1c0 0c0b 	rsb	ip, r0, #11
 8009446:	fa26 f30c 	lsr.w	r3, r6, ip
 800944a:	bf38      	it	cc
 800944c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009450:	ea43 0501 	orr.w	r5, r3, r1
 8009454:	f100 0315 	add.w	r3, r0, #21
 8009458:	fa06 f303 	lsl.w	r3, r6, r3
 800945c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009460:	ea43 0402 	orr.w	r4, r3, r2
 8009464:	4620      	mov	r0, r4
 8009466:	4629      	mov	r1, r5
 8009468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800946c:	45c1      	cmp	r9, r8
 800946e:	bf3a      	itte	cc
 8009470:	f1a7 0808 	subcc.w	r8, r7, #8
 8009474:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009478:	2200      	movcs	r2, #0
 800947a:	f1b0 030b 	subs.w	r3, r0, #11
 800947e:	d015      	beq.n	80094ac <__b2d+0x98>
 8009480:	409e      	lsls	r6, r3
 8009482:	f1c3 0720 	rsb	r7, r3, #32
 8009486:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800948a:	fa22 f107 	lsr.w	r1, r2, r7
 800948e:	45c8      	cmp	r8, r9
 8009490:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8009494:	ea46 0501 	orr.w	r5, r6, r1
 8009498:	bf94      	ite	ls
 800949a:	2100      	movls	r1, #0
 800949c:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80094a0:	fa02 f003 	lsl.w	r0, r2, r3
 80094a4:	40f9      	lsrs	r1, r7
 80094a6:	ea40 0401 	orr.w	r4, r0, r1
 80094aa:	e7db      	b.n	8009464 <__b2d+0x50>
 80094ac:	ea46 0501 	orr.w	r5, r6, r1
 80094b0:	4614      	mov	r4, r2
 80094b2:	e7d7      	b.n	8009464 <__b2d+0x50>
 80094b4:	3ff00000 	.word	0x3ff00000

080094b8 <__d2b>:
 80094b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80094bc:	461c      	mov	r4, r3
 80094be:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80094c2:	2101      	movs	r1, #1
 80094c4:	4690      	mov	r8, r2
 80094c6:	f7ff fcb7 	bl	8008e38 <_Balloc>
 80094ca:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80094ce:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80094d2:	4607      	mov	r7, r0
 80094d4:	bb34      	cbnz	r4, 8009524 <__d2b+0x6c>
 80094d6:	9201      	str	r2, [sp, #4]
 80094d8:	f1b8 0200 	subs.w	r2, r8, #0
 80094dc:	d027      	beq.n	800952e <__d2b+0x76>
 80094de:	a802      	add	r0, sp, #8
 80094e0:	f840 2d08 	str.w	r2, [r0, #-8]!
 80094e4:	f7ff fd8b 	bl	8008ffe <__lo0bits>
 80094e8:	9900      	ldr	r1, [sp, #0]
 80094ea:	b1f0      	cbz	r0, 800952a <__d2b+0x72>
 80094ec:	9a01      	ldr	r2, [sp, #4]
 80094ee:	f1c0 0320 	rsb	r3, r0, #32
 80094f2:	fa02 f303 	lsl.w	r3, r2, r3
 80094f6:	430b      	orrs	r3, r1
 80094f8:	40c2      	lsrs	r2, r0
 80094fa:	617b      	str	r3, [r7, #20]
 80094fc:	9201      	str	r2, [sp, #4]
 80094fe:	9b01      	ldr	r3, [sp, #4]
 8009500:	2b00      	cmp	r3, #0
 8009502:	bf14      	ite	ne
 8009504:	2102      	movne	r1, #2
 8009506:	2101      	moveq	r1, #1
 8009508:	61bb      	str	r3, [r7, #24]
 800950a:	6139      	str	r1, [r7, #16]
 800950c:	b1c4      	cbz	r4, 8009540 <__d2b+0x88>
 800950e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009512:	4404      	add	r4, r0
 8009514:	6034      	str	r4, [r6, #0]
 8009516:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800951a:	6028      	str	r0, [r5, #0]
 800951c:	4638      	mov	r0, r7
 800951e:	b002      	add	sp, #8
 8009520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009524:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009528:	e7d5      	b.n	80094d6 <__d2b+0x1e>
 800952a:	6179      	str	r1, [r7, #20]
 800952c:	e7e7      	b.n	80094fe <__d2b+0x46>
 800952e:	a801      	add	r0, sp, #4
 8009530:	f7ff fd65 	bl	8008ffe <__lo0bits>
 8009534:	2101      	movs	r1, #1
 8009536:	9b01      	ldr	r3, [sp, #4]
 8009538:	6139      	str	r1, [r7, #16]
 800953a:	617b      	str	r3, [r7, #20]
 800953c:	3020      	adds	r0, #32
 800953e:	e7e5      	b.n	800950c <__d2b+0x54>
 8009540:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009544:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009548:	6030      	str	r0, [r6, #0]
 800954a:	6918      	ldr	r0, [r3, #16]
 800954c:	f7ff fd38 	bl	8008fc0 <__hi0bits>
 8009550:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009554:	e7e1      	b.n	800951a <__d2b+0x62>

08009556 <__ratio>:
 8009556:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955a:	4688      	mov	r8, r1
 800955c:	4669      	mov	r1, sp
 800955e:	4681      	mov	r9, r0
 8009560:	f7ff ff58 	bl	8009414 <__b2d>
 8009564:	468b      	mov	fp, r1
 8009566:	4606      	mov	r6, r0
 8009568:	460f      	mov	r7, r1
 800956a:	4640      	mov	r0, r8
 800956c:	a901      	add	r1, sp, #4
 800956e:	f7ff ff51 	bl	8009414 <__b2d>
 8009572:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009576:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800957a:	460d      	mov	r5, r1
 800957c:	eba3 0c02 	sub.w	ip, r3, r2
 8009580:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009584:	1a9b      	subs	r3, r3, r2
 8009586:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800958a:	2b00      	cmp	r3, #0
 800958c:	bfd5      	itete	le
 800958e:	460a      	movle	r2, r1
 8009590:	463a      	movgt	r2, r7
 8009592:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009596:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800959a:	bfd8      	it	le
 800959c:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 80095a0:	462b      	mov	r3, r5
 80095a2:	4602      	mov	r2, r0
 80095a4:	4659      	mov	r1, fp
 80095a6:	4630      	mov	r0, r6
 80095a8:	f7f7 f8c0 	bl	800072c <__aeabi_ddiv>
 80095ac:	b003      	add	sp, #12
 80095ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080095b2 <__copybits>:
 80095b2:	3901      	subs	r1, #1
 80095b4:	b510      	push	{r4, lr}
 80095b6:	1149      	asrs	r1, r1, #5
 80095b8:	6914      	ldr	r4, [r2, #16]
 80095ba:	3101      	adds	r1, #1
 80095bc:	f102 0314 	add.w	r3, r2, #20
 80095c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80095c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80095c8:	42a3      	cmp	r3, r4
 80095ca:	4602      	mov	r2, r0
 80095cc:	d303      	bcc.n	80095d6 <__copybits+0x24>
 80095ce:	2300      	movs	r3, #0
 80095d0:	428a      	cmp	r2, r1
 80095d2:	d305      	bcc.n	80095e0 <__copybits+0x2e>
 80095d4:	bd10      	pop	{r4, pc}
 80095d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80095da:	f840 2b04 	str.w	r2, [r0], #4
 80095de:	e7f3      	b.n	80095c8 <__copybits+0x16>
 80095e0:	f842 3b04 	str.w	r3, [r2], #4
 80095e4:	e7f4      	b.n	80095d0 <__copybits+0x1e>

080095e6 <__any_on>:
 80095e6:	f100 0214 	add.w	r2, r0, #20
 80095ea:	6900      	ldr	r0, [r0, #16]
 80095ec:	114b      	asrs	r3, r1, #5
 80095ee:	4298      	cmp	r0, r3
 80095f0:	b510      	push	{r4, lr}
 80095f2:	db11      	blt.n	8009618 <__any_on+0x32>
 80095f4:	dd0a      	ble.n	800960c <__any_on+0x26>
 80095f6:	f011 011f 	ands.w	r1, r1, #31
 80095fa:	d007      	beq.n	800960c <__any_on+0x26>
 80095fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009600:	fa24 f001 	lsr.w	r0, r4, r1
 8009604:	fa00 f101 	lsl.w	r1, r0, r1
 8009608:	428c      	cmp	r4, r1
 800960a:	d10b      	bne.n	8009624 <__any_on+0x3e>
 800960c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009610:	4293      	cmp	r3, r2
 8009612:	d803      	bhi.n	800961c <__any_on+0x36>
 8009614:	2000      	movs	r0, #0
 8009616:	bd10      	pop	{r4, pc}
 8009618:	4603      	mov	r3, r0
 800961a:	e7f7      	b.n	800960c <__any_on+0x26>
 800961c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009620:	2900      	cmp	r1, #0
 8009622:	d0f5      	beq.n	8009610 <__any_on+0x2a>
 8009624:	2001      	movs	r0, #1
 8009626:	e7f6      	b.n	8009616 <__any_on+0x30>

08009628 <_calloc_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	fb02 f401 	mul.w	r4, r2, r1
 800962e:	4621      	mov	r1, r4
 8009630:	f000 f854 	bl	80096dc <_malloc_r>
 8009634:	4605      	mov	r5, r0
 8009636:	b118      	cbz	r0, 8009640 <_calloc_r+0x18>
 8009638:	4622      	mov	r2, r4
 800963a:	2100      	movs	r1, #0
 800963c:	f7fc fd04 	bl	8006048 <memset>
 8009640:	4628      	mov	r0, r5
 8009642:	bd38      	pop	{r3, r4, r5, pc}

08009644 <_free_r>:
 8009644:	b538      	push	{r3, r4, r5, lr}
 8009646:	4605      	mov	r5, r0
 8009648:	2900      	cmp	r1, #0
 800964a:	d043      	beq.n	80096d4 <_free_r+0x90>
 800964c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009650:	1f0c      	subs	r4, r1, #4
 8009652:	2b00      	cmp	r3, #0
 8009654:	bfb8      	it	lt
 8009656:	18e4      	addlt	r4, r4, r3
 8009658:	f000 fa1b 	bl	8009a92 <__malloc_lock>
 800965c:	4a1e      	ldr	r2, [pc, #120]	; (80096d8 <_free_r+0x94>)
 800965e:	6813      	ldr	r3, [r2, #0]
 8009660:	4610      	mov	r0, r2
 8009662:	b933      	cbnz	r3, 8009672 <_free_r+0x2e>
 8009664:	6063      	str	r3, [r4, #4]
 8009666:	6014      	str	r4, [r2, #0]
 8009668:	4628      	mov	r0, r5
 800966a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800966e:	f000 ba11 	b.w	8009a94 <__malloc_unlock>
 8009672:	42a3      	cmp	r3, r4
 8009674:	d90b      	bls.n	800968e <_free_r+0x4a>
 8009676:	6821      	ldr	r1, [r4, #0]
 8009678:	1862      	adds	r2, r4, r1
 800967a:	4293      	cmp	r3, r2
 800967c:	bf01      	itttt	eq
 800967e:	681a      	ldreq	r2, [r3, #0]
 8009680:	685b      	ldreq	r3, [r3, #4]
 8009682:	1852      	addeq	r2, r2, r1
 8009684:	6022      	streq	r2, [r4, #0]
 8009686:	6063      	str	r3, [r4, #4]
 8009688:	6004      	str	r4, [r0, #0]
 800968a:	e7ed      	b.n	8009668 <_free_r+0x24>
 800968c:	4613      	mov	r3, r2
 800968e:	685a      	ldr	r2, [r3, #4]
 8009690:	b10a      	cbz	r2, 8009696 <_free_r+0x52>
 8009692:	42a2      	cmp	r2, r4
 8009694:	d9fa      	bls.n	800968c <_free_r+0x48>
 8009696:	6819      	ldr	r1, [r3, #0]
 8009698:	1858      	adds	r0, r3, r1
 800969a:	42a0      	cmp	r0, r4
 800969c:	d10b      	bne.n	80096b6 <_free_r+0x72>
 800969e:	6820      	ldr	r0, [r4, #0]
 80096a0:	4401      	add	r1, r0
 80096a2:	1858      	adds	r0, r3, r1
 80096a4:	4282      	cmp	r2, r0
 80096a6:	6019      	str	r1, [r3, #0]
 80096a8:	d1de      	bne.n	8009668 <_free_r+0x24>
 80096aa:	6810      	ldr	r0, [r2, #0]
 80096ac:	6852      	ldr	r2, [r2, #4]
 80096ae:	4401      	add	r1, r0
 80096b0:	6019      	str	r1, [r3, #0]
 80096b2:	605a      	str	r2, [r3, #4]
 80096b4:	e7d8      	b.n	8009668 <_free_r+0x24>
 80096b6:	d902      	bls.n	80096be <_free_r+0x7a>
 80096b8:	230c      	movs	r3, #12
 80096ba:	602b      	str	r3, [r5, #0]
 80096bc:	e7d4      	b.n	8009668 <_free_r+0x24>
 80096be:	6820      	ldr	r0, [r4, #0]
 80096c0:	1821      	adds	r1, r4, r0
 80096c2:	428a      	cmp	r2, r1
 80096c4:	bf01      	itttt	eq
 80096c6:	6811      	ldreq	r1, [r2, #0]
 80096c8:	6852      	ldreq	r2, [r2, #4]
 80096ca:	1809      	addeq	r1, r1, r0
 80096cc:	6021      	streq	r1, [r4, #0]
 80096ce:	6062      	str	r2, [r4, #4]
 80096d0:	605c      	str	r4, [r3, #4]
 80096d2:	e7c9      	b.n	8009668 <_free_r+0x24>
 80096d4:	bd38      	pop	{r3, r4, r5, pc}
 80096d6:	bf00      	nop
 80096d8:	2000065c 	.word	0x2000065c

080096dc <_malloc_r>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	1ccd      	adds	r5, r1, #3
 80096e0:	f025 0503 	bic.w	r5, r5, #3
 80096e4:	3508      	adds	r5, #8
 80096e6:	2d0c      	cmp	r5, #12
 80096e8:	bf38      	it	cc
 80096ea:	250c      	movcc	r5, #12
 80096ec:	2d00      	cmp	r5, #0
 80096ee:	4606      	mov	r6, r0
 80096f0:	db01      	blt.n	80096f6 <_malloc_r+0x1a>
 80096f2:	42a9      	cmp	r1, r5
 80096f4:	d903      	bls.n	80096fe <_malloc_r+0x22>
 80096f6:	230c      	movs	r3, #12
 80096f8:	6033      	str	r3, [r6, #0]
 80096fa:	2000      	movs	r0, #0
 80096fc:	bd70      	pop	{r4, r5, r6, pc}
 80096fe:	f000 f9c8 	bl	8009a92 <__malloc_lock>
 8009702:	4a21      	ldr	r2, [pc, #132]	; (8009788 <_malloc_r+0xac>)
 8009704:	6814      	ldr	r4, [r2, #0]
 8009706:	4621      	mov	r1, r4
 8009708:	b991      	cbnz	r1, 8009730 <_malloc_r+0x54>
 800970a:	4c20      	ldr	r4, [pc, #128]	; (800978c <_malloc_r+0xb0>)
 800970c:	6823      	ldr	r3, [r4, #0]
 800970e:	b91b      	cbnz	r3, 8009718 <_malloc_r+0x3c>
 8009710:	4630      	mov	r0, r6
 8009712:	f000 f98f 	bl	8009a34 <_sbrk_r>
 8009716:	6020      	str	r0, [r4, #0]
 8009718:	4629      	mov	r1, r5
 800971a:	4630      	mov	r0, r6
 800971c:	f000 f98a 	bl	8009a34 <_sbrk_r>
 8009720:	1c43      	adds	r3, r0, #1
 8009722:	d124      	bne.n	800976e <_malloc_r+0x92>
 8009724:	230c      	movs	r3, #12
 8009726:	4630      	mov	r0, r6
 8009728:	6033      	str	r3, [r6, #0]
 800972a:	f000 f9b3 	bl	8009a94 <__malloc_unlock>
 800972e:	e7e4      	b.n	80096fa <_malloc_r+0x1e>
 8009730:	680b      	ldr	r3, [r1, #0]
 8009732:	1b5b      	subs	r3, r3, r5
 8009734:	d418      	bmi.n	8009768 <_malloc_r+0x8c>
 8009736:	2b0b      	cmp	r3, #11
 8009738:	d90f      	bls.n	800975a <_malloc_r+0x7e>
 800973a:	600b      	str	r3, [r1, #0]
 800973c:	18cc      	adds	r4, r1, r3
 800973e:	50cd      	str	r5, [r1, r3]
 8009740:	4630      	mov	r0, r6
 8009742:	f000 f9a7 	bl	8009a94 <__malloc_unlock>
 8009746:	f104 000b 	add.w	r0, r4, #11
 800974a:	1d23      	adds	r3, r4, #4
 800974c:	f020 0007 	bic.w	r0, r0, #7
 8009750:	1ac3      	subs	r3, r0, r3
 8009752:	d0d3      	beq.n	80096fc <_malloc_r+0x20>
 8009754:	425a      	negs	r2, r3
 8009756:	50e2      	str	r2, [r4, r3]
 8009758:	e7d0      	b.n	80096fc <_malloc_r+0x20>
 800975a:	684b      	ldr	r3, [r1, #4]
 800975c:	428c      	cmp	r4, r1
 800975e:	bf16      	itet	ne
 8009760:	6063      	strne	r3, [r4, #4]
 8009762:	6013      	streq	r3, [r2, #0]
 8009764:	460c      	movne	r4, r1
 8009766:	e7eb      	b.n	8009740 <_malloc_r+0x64>
 8009768:	460c      	mov	r4, r1
 800976a:	6849      	ldr	r1, [r1, #4]
 800976c:	e7cc      	b.n	8009708 <_malloc_r+0x2c>
 800976e:	1cc4      	adds	r4, r0, #3
 8009770:	f024 0403 	bic.w	r4, r4, #3
 8009774:	42a0      	cmp	r0, r4
 8009776:	d005      	beq.n	8009784 <_malloc_r+0xa8>
 8009778:	1a21      	subs	r1, r4, r0
 800977a:	4630      	mov	r0, r6
 800977c:	f000 f95a 	bl	8009a34 <_sbrk_r>
 8009780:	3001      	adds	r0, #1
 8009782:	d0cf      	beq.n	8009724 <_malloc_r+0x48>
 8009784:	6025      	str	r5, [r4, #0]
 8009786:	e7db      	b.n	8009740 <_malloc_r+0x64>
 8009788:	2000065c 	.word	0x2000065c
 800978c:	20000660 	.word	0x20000660

08009790 <__ssputs_r>:
 8009790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009794:	688e      	ldr	r6, [r1, #8]
 8009796:	4682      	mov	sl, r0
 8009798:	429e      	cmp	r6, r3
 800979a:	460c      	mov	r4, r1
 800979c:	4690      	mov	r8, r2
 800979e:	4699      	mov	r9, r3
 80097a0:	d837      	bhi.n	8009812 <__ssputs_r+0x82>
 80097a2:	898a      	ldrh	r2, [r1, #12]
 80097a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80097a8:	d031      	beq.n	800980e <__ssputs_r+0x7e>
 80097aa:	2302      	movs	r3, #2
 80097ac:	6825      	ldr	r5, [r4, #0]
 80097ae:	6909      	ldr	r1, [r1, #16]
 80097b0:	1a6f      	subs	r7, r5, r1
 80097b2:	6965      	ldr	r5, [r4, #20]
 80097b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097b8:	fb95 f5f3 	sdiv	r5, r5, r3
 80097bc:	f109 0301 	add.w	r3, r9, #1
 80097c0:	443b      	add	r3, r7
 80097c2:	429d      	cmp	r5, r3
 80097c4:	bf38      	it	cc
 80097c6:	461d      	movcc	r5, r3
 80097c8:	0553      	lsls	r3, r2, #21
 80097ca:	d530      	bpl.n	800982e <__ssputs_r+0x9e>
 80097cc:	4629      	mov	r1, r5
 80097ce:	f7ff ff85 	bl	80096dc <_malloc_r>
 80097d2:	4606      	mov	r6, r0
 80097d4:	b950      	cbnz	r0, 80097ec <__ssputs_r+0x5c>
 80097d6:	230c      	movs	r3, #12
 80097d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097dc:	f8ca 3000 	str.w	r3, [sl]
 80097e0:	89a3      	ldrh	r3, [r4, #12]
 80097e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097e6:	81a3      	strh	r3, [r4, #12]
 80097e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ec:	463a      	mov	r2, r7
 80097ee:	6921      	ldr	r1, [r4, #16]
 80097f0:	f7fc fc06 	bl	8006000 <memcpy>
 80097f4:	89a3      	ldrh	r3, [r4, #12]
 80097f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80097fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097fe:	81a3      	strh	r3, [r4, #12]
 8009800:	6126      	str	r6, [r4, #16]
 8009802:	443e      	add	r6, r7
 8009804:	6026      	str	r6, [r4, #0]
 8009806:	464e      	mov	r6, r9
 8009808:	6165      	str	r5, [r4, #20]
 800980a:	1bed      	subs	r5, r5, r7
 800980c:	60a5      	str	r5, [r4, #8]
 800980e:	454e      	cmp	r6, r9
 8009810:	d900      	bls.n	8009814 <__ssputs_r+0x84>
 8009812:	464e      	mov	r6, r9
 8009814:	4632      	mov	r2, r6
 8009816:	4641      	mov	r1, r8
 8009818:	6820      	ldr	r0, [r4, #0]
 800981a:	f7fc fbfc 	bl	8006016 <memmove>
 800981e:	68a3      	ldr	r3, [r4, #8]
 8009820:	2000      	movs	r0, #0
 8009822:	1b9b      	subs	r3, r3, r6
 8009824:	60a3      	str	r3, [r4, #8]
 8009826:	6823      	ldr	r3, [r4, #0]
 8009828:	441e      	add	r6, r3
 800982a:	6026      	str	r6, [r4, #0]
 800982c:	e7dc      	b.n	80097e8 <__ssputs_r+0x58>
 800982e:	462a      	mov	r2, r5
 8009830:	f000 f931 	bl	8009a96 <_realloc_r>
 8009834:	4606      	mov	r6, r0
 8009836:	2800      	cmp	r0, #0
 8009838:	d1e2      	bne.n	8009800 <__ssputs_r+0x70>
 800983a:	6921      	ldr	r1, [r4, #16]
 800983c:	4650      	mov	r0, sl
 800983e:	f7ff ff01 	bl	8009644 <_free_r>
 8009842:	e7c8      	b.n	80097d6 <__ssputs_r+0x46>

08009844 <_svfiprintf_r>:
 8009844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009848:	461d      	mov	r5, r3
 800984a:	898b      	ldrh	r3, [r1, #12]
 800984c:	b09d      	sub	sp, #116	; 0x74
 800984e:	061f      	lsls	r7, r3, #24
 8009850:	4680      	mov	r8, r0
 8009852:	460c      	mov	r4, r1
 8009854:	4616      	mov	r6, r2
 8009856:	d50f      	bpl.n	8009878 <_svfiprintf_r+0x34>
 8009858:	690b      	ldr	r3, [r1, #16]
 800985a:	b96b      	cbnz	r3, 8009878 <_svfiprintf_r+0x34>
 800985c:	2140      	movs	r1, #64	; 0x40
 800985e:	f7ff ff3d 	bl	80096dc <_malloc_r>
 8009862:	6020      	str	r0, [r4, #0]
 8009864:	6120      	str	r0, [r4, #16]
 8009866:	b928      	cbnz	r0, 8009874 <_svfiprintf_r+0x30>
 8009868:	230c      	movs	r3, #12
 800986a:	f8c8 3000 	str.w	r3, [r8]
 800986e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009872:	e0c8      	b.n	8009a06 <_svfiprintf_r+0x1c2>
 8009874:	2340      	movs	r3, #64	; 0x40
 8009876:	6163      	str	r3, [r4, #20]
 8009878:	2300      	movs	r3, #0
 800987a:	9309      	str	r3, [sp, #36]	; 0x24
 800987c:	2320      	movs	r3, #32
 800987e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009882:	2330      	movs	r3, #48	; 0x30
 8009884:	f04f 0b01 	mov.w	fp, #1
 8009888:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800988c:	9503      	str	r5, [sp, #12]
 800988e:	4637      	mov	r7, r6
 8009890:	463d      	mov	r5, r7
 8009892:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009896:	b10b      	cbz	r3, 800989c <_svfiprintf_r+0x58>
 8009898:	2b25      	cmp	r3, #37	; 0x25
 800989a:	d13e      	bne.n	800991a <_svfiprintf_r+0xd6>
 800989c:	ebb7 0a06 	subs.w	sl, r7, r6
 80098a0:	d00b      	beq.n	80098ba <_svfiprintf_r+0x76>
 80098a2:	4653      	mov	r3, sl
 80098a4:	4632      	mov	r2, r6
 80098a6:	4621      	mov	r1, r4
 80098a8:	4640      	mov	r0, r8
 80098aa:	f7ff ff71 	bl	8009790 <__ssputs_r>
 80098ae:	3001      	adds	r0, #1
 80098b0:	f000 80a4 	beq.w	80099fc <_svfiprintf_r+0x1b8>
 80098b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098b6:	4453      	add	r3, sl
 80098b8:	9309      	str	r3, [sp, #36]	; 0x24
 80098ba:	783b      	ldrb	r3, [r7, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	f000 809d 	beq.w	80099fc <_svfiprintf_r+0x1b8>
 80098c2:	2300      	movs	r3, #0
 80098c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098cc:	9304      	str	r3, [sp, #16]
 80098ce:	9307      	str	r3, [sp, #28]
 80098d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098d4:	931a      	str	r3, [sp, #104]	; 0x68
 80098d6:	462f      	mov	r7, r5
 80098d8:	2205      	movs	r2, #5
 80098da:	f817 1b01 	ldrb.w	r1, [r7], #1
 80098de:	4850      	ldr	r0, [pc, #320]	; (8009a20 <_svfiprintf_r+0x1dc>)
 80098e0:	f7ff fa9c 	bl	8008e1c <memchr>
 80098e4:	9b04      	ldr	r3, [sp, #16]
 80098e6:	b9d0      	cbnz	r0, 800991e <_svfiprintf_r+0xda>
 80098e8:	06d9      	lsls	r1, r3, #27
 80098ea:	bf44      	itt	mi
 80098ec:	2220      	movmi	r2, #32
 80098ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80098f2:	071a      	lsls	r2, r3, #28
 80098f4:	bf44      	itt	mi
 80098f6:	222b      	movmi	r2, #43	; 0x2b
 80098f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80098fc:	782a      	ldrb	r2, [r5, #0]
 80098fe:	2a2a      	cmp	r2, #42	; 0x2a
 8009900:	d015      	beq.n	800992e <_svfiprintf_r+0xea>
 8009902:	462f      	mov	r7, r5
 8009904:	2000      	movs	r0, #0
 8009906:	250a      	movs	r5, #10
 8009908:	9a07      	ldr	r2, [sp, #28]
 800990a:	4639      	mov	r1, r7
 800990c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009910:	3b30      	subs	r3, #48	; 0x30
 8009912:	2b09      	cmp	r3, #9
 8009914:	d94d      	bls.n	80099b2 <_svfiprintf_r+0x16e>
 8009916:	b1b8      	cbz	r0, 8009948 <_svfiprintf_r+0x104>
 8009918:	e00f      	b.n	800993a <_svfiprintf_r+0xf6>
 800991a:	462f      	mov	r7, r5
 800991c:	e7b8      	b.n	8009890 <_svfiprintf_r+0x4c>
 800991e:	4a40      	ldr	r2, [pc, #256]	; (8009a20 <_svfiprintf_r+0x1dc>)
 8009920:	463d      	mov	r5, r7
 8009922:	1a80      	subs	r0, r0, r2
 8009924:	fa0b f000 	lsl.w	r0, fp, r0
 8009928:	4318      	orrs	r0, r3
 800992a:	9004      	str	r0, [sp, #16]
 800992c:	e7d3      	b.n	80098d6 <_svfiprintf_r+0x92>
 800992e:	9a03      	ldr	r2, [sp, #12]
 8009930:	1d11      	adds	r1, r2, #4
 8009932:	6812      	ldr	r2, [r2, #0]
 8009934:	9103      	str	r1, [sp, #12]
 8009936:	2a00      	cmp	r2, #0
 8009938:	db01      	blt.n	800993e <_svfiprintf_r+0xfa>
 800993a:	9207      	str	r2, [sp, #28]
 800993c:	e004      	b.n	8009948 <_svfiprintf_r+0x104>
 800993e:	4252      	negs	r2, r2
 8009940:	f043 0302 	orr.w	r3, r3, #2
 8009944:	9207      	str	r2, [sp, #28]
 8009946:	9304      	str	r3, [sp, #16]
 8009948:	783b      	ldrb	r3, [r7, #0]
 800994a:	2b2e      	cmp	r3, #46	; 0x2e
 800994c:	d10c      	bne.n	8009968 <_svfiprintf_r+0x124>
 800994e:	787b      	ldrb	r3, [r7, #1]
 8009950:	2b2a      	cmp	r3, #42	; 0x2a
 8009952:	d133      	bne.n	80099bc <_svfiprintf_r+0x178>
 8009954:	9b03      	ldr	r3, [sp, #12]
 8009956:	3702      	adds	r7, #2
 8009958:	1d1a      	adds	r2, r3, #4
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	9203      	str	r2, [sp, #12]
 800995e:	2b00      	cmp	r3, #0
 8009960:	bfb8      	it	lt
 8009962:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009966:	9305      	str	r3, [sp, #20]
 8009968:	4d2e      	ldr	r5, [pc, #184]	; (8009a24 <_svfiprintf_r+0x1e0>)
 800996a:	2203      	movs	r2, #3
 800996c:	7839      	ldrb	r1, [r7, #0]
 800996e:	4628      	mov	r0, r5
 8009970:	f7ff fa54 	bl	8008e1c <memchr>
 8009974:	b138      	cbz	r0, 8009986 <_svfiprintf_r+0x142>
 8009976:	2340      	movs	r3, #64	; 0x40
 8009978:	1b40      	subs	r0, r0, r5
 800997a:	fa03 f000 	lsl.w	r0, r3, r0
 800997e:	9b04      	ldr	r3, [sp, #16]
 8009980:	3701      	adds	r7, #1
 8009982:	4303      	orrs	r3, r0
 8009984:	9304      	str	r3, [sp, #16]
 8009986:	7839      	ldrb	r1, [r7, #0]
 8009988:	2206      	movs	r2, #6
 800998a:	4827      	ldr	r0, [pc, #156]	; (8009a28 <_svfiprintf_r+0x1e4>)
 800998c:	1c7e      	adds	r6, r7, #1
 800998e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009992:	f7ff fa43 	bl	8008e1c <memchr>
 8009996:	2800      	cmp	r0, #0
 8009998:	d038      	beq.n	8009a0c <_svfiprintf_r+0x1c8>
 800999a:	4b24      	ldr	r3, [pc, #144]	; (8009a2c <_svfiprintf_r+0x1e8>)
 800999c:	bb13      	cbnz	r3, 80099e4 <_svfiprintf_r+0x1a0>
 800999e:	9b03      	ldr	r3, [sp, #12]
 80099a0:	3307      	adds	r3, #7
 80099a2:	f023 0307 	bic.w	r3, r3, #7
 80099a6:	3308      	adds	r3, #8
 80099a8:	9303      	str	r3, [sp, #12]
 80099aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099ac:	444b      	add	r3, r9
 80099ae:	9309      	str	r3, [sp, #36]	; 0x24
 80099b0:	e76d      	b.n	800988e <_svfiprintf_r+0x4a>
 80099b2:	fb05 3202 	mla	r2, r5, r2, r3
 80099b6:	2001      	movs	r0, #1
 80099b8:	460f      	mov	r7, r1
 80099ba:	e7a6      	b.n	800990a <_svfiprintf_r+0xc6>
 80099bc:	2300      	movs	r3, #0
 80099be:	250a      	movs	r5, #10
 80099c0:	4619      	mov	r1, r3
 80099c2:	3701      	adds	r7, #1
 80099c4:	9305      	str	r3, [sp, #20]
 80099c6:	4638      	mov	r0, r7
 80099c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099cc:	3a30      	subs	r2, #48	; 0x30
 80099ce:	2a09      	cmp	r2, #9
 80099d0:	d903      	bls.n	80099da <_svfiprintf_r+0x196>
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d0c8      	beq.n	8009968 <_svfiprintf_r+0x124>
 80099d6:	9105      	str	r1, [sp, #20]
 80099d8:	e7c6      	b.n	8009968 <_svfiprintf_r+0x124>
 80099da:	fb05 2101 	mla	r1, r5, r1, r2
 80099de:	2301      	movs	r3, #1
 80099e0:	4607      	mov	r7, r0
 80099e2:	e7f0      	b.n	80099c6 <_svfiprintf_r+0x182>
 80099e4:	ab03      	add	r3, sp, #12
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	4622      	mov	r2, r4
 80099ea:	4b11      	ldr	r3, [pc, #68]	; (8009a30 <_svfiprintf_r+0x1ec>)
 80099ec:	a904      	add	r1, sp, #16
 80099ee:	4640      	mov	r0, r8
 80099f0:	f7fc fbc4 	bl	800617c <_printf_float>
 80099f4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80099f8:	4681      	mov	r9, r0
 80099fa:	d1d6      	bne.n	80099aa <_svfiprintf_r+0x166>
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	065b      	lsls	r3, r3, #25
 8009a00:	f53f af35 	bmi.w	800986e <_svfiprintf_r+0x2a>
 8009a04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a06:	b01d      	add	sp, #116	; 0x74
 8009a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a0c:	ab03      	add	r3, sp, #12
 8009a0e:	9300      	str	r3, [sp, #0]
 8009a10:	4622      	mov	r2, r4
 8009a12:	4b07      	ldr	r3, [pc, #28]	; (8009a30 <_svfiprintf_r+0x1ec>)
 8009a14:	a904      	add	r1, sp, #16
 8009a16:	4640      	mov	r0, r8
 8009a18:	f7fc fe5c 	bl	80066d4 <_printf_i>
 8009a1c:	e7ea      	b.n	80099f4 <_svfiprintf_r+0x1b0>
 8009a1e:	bf00      	nop
 8009a20:	0800a404 	.word	0x0800a404
 8009a24:	0800a40a 	.word	0x0800a40a
 8009a28:	0800a40e 	.word	0x0800a40e
 8009a2c:	0800617d 	.word	0x0800617d
 8009a30:	08009791 	.word	0x08009791

08009a34 <_sbrk_r>:
 8009a34:	b538      	push	{r3, r4, r5, lr}
 8009a36:	2300      	movs	r3, #0
 8009a38:	4c05      	ldr	r4, [pc, #20]	; (8009a50 <_sbrk_r+0x1c>)
 8009a3a:	4605      	mov	r5, r0
 8009a3c:	4608      	mov	r0, r1
 8009a3e:	6023      	str	r3, [r4, #0]
 8009a40:	f7f8 f8d6 	bl	8001bf0 <_sbrk>
 8009a44:	1c43      	adds	r3, r0, #1
 8009a46:	d102      	bne.n	8009a4e <_sbrk_r+0x1a>
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	b103      	cbz	r3, 8009a4e <_sbrk_r+0x1a>
 8009a4c:	602b      	str	r3, [r5, #0]
 8009a4e:	bd38      	pop	{r3, r4, r5, pc}
 8009a50:	200009b0 	.word	0x200009b0

08009a54 <strncmp>:
 8009a54:	b510      	push	{r4, lr}
 8009a56:	b16a      	cbz	r2, 8009a74 <strncmp+0x20>
 8009a58:	3901      	subs	r1, #1
 8009a5a:	1884      	adds	r4, r0, r2
 8009a5c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009a60:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d103      	bne.n	8009a70 <strncmp+0x1c>
 8009a68:	42a0      	cmp	r0, r4
 8009a6a:	d001      	beq.n	8009a70 <strncmp+0x1c>
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1f5      	bne.n	8009a5c <strncmp+0x8>
 8009a70:	1a98      	subs	r0, r3, r2
 8009a72:	bd10      	pop	{r4, pc}
 8009a74:	4610      	mov	r0, r2
 8009a76:	e7fc      	b.n	8009a72 <strncmp+0x1e>

08009a78 <__ascii_wctomb>:
 8009a78:	b149      	cbz	r1, 8009a8e <__ascii_wctomb+0x16>
 8009a7a:	2aff      	cmp	r2, #255	; 0xff
 8009a7c:	bf8b      	itete	hi
 8009a7e:	238a      	movhi	r3, #138	; 0x8a
 8009a80:	700a      	strbls	r2, [r1, #0]
 8009a82:	6003      	strhi	r3, [r0, #0]
 8009a84:	2001      	movls	r0, #1
 8009a86:	bf88      	it	hi
 8009a88:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009a8c:	4770      	bx	lr
 8009a8e:	4608      	mov	r0, r1
 8009a90:	4770      	bx	lr

08009a92 <__malloc_lock>:
 8009a92:	4770      	bx	lr

08009a94 <__malloc_unlock>:
 8009a94:	4770      	bx	lr

08009a96 <_realloc_r>:
 8009a96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a98:	4607      	mov	r7, r0
 8009a9a:	4614      	mov	r4, r2
 8009a9c:	460e      	mov	r6, r1
 8009a9e:	b921      	cbnz	r1, 8009aaa <_realloc_r+0x14>
 8009aa0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009aa4:	4611      	mov	r1, r2
 8009aa6:	f7ff be19 	b.w	80096dc <_malloc_r>
 8009aaa:	b922      	cbnz	r2, 8009ab6 <_realloc_r+0x20>
 8009aac:	f7ff fdca 	bl	8009644 <_free_r>
 8009ab0:	4625      	mov	r5, r4
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ab6:	f000 f814 	bl	8009ae2 <_malloc_usable_size_r>
 8009aba:	42a0      	cmp	r0, r4
 8009abc:	d20f      	bcs.n	8009ade <_realloc_r+0x48>
 8009abe:	4621      	mov	r1, r4
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	f7ff fe0b 	bl	80096dc <_malloc_r>
 8009ac6:	4605      	mov	r5, r0
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d0f2      	beq.n	8009ab2 <_realloc_r+0x1c>
 8009acc:	4631      	mov	r1, r6
 8009ace:	4622      	mov	r2, r4
 8009ad0:	f7fc fa96 	bl	8006000 <memcpy>
 8009ad4:	4631      	mov	r1, r6
 8009ad6:	4638      	mov	r0, r7
 8009ad8:	f7ff fdb4 	bl	8009644 <_free_r>
 8009adc:	e7e9      	b.n	8009ab2 <_realloc_r+0x1c>
 8009ade:	4635      	mov	r5, r6
 8009ae0:	e7e7      	b.n	8009ab2 <_realloc_r+0x1c>

08009ae2 <_malloc_usable_size_r>:
 8009ae2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ae6:	1f18      	subs	r0, r3, #4
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	bfbc      	itt	lt
 8009aec:	580b      	ldrlt	r3, [r1, r0]
 8009aee:	18c0      	addlt	r0, r0, r3
 8009af0:	4770      	bx	lr
	...

08009af4 <_init>:
 8009af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009af6:	bf00      	nop
 8009af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009afa:	bc08      	pop	{r3}
 8009afc:	469e      	mov	lr, r3
 8009afe:	4770      	bx	lr

08009b00 <_fini>:
 8009b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b02:	bf00      	nop
 8009b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b06:	bc08      	pop	{r3}
 8009b08:	469e      	mov	lr, r3
 8009b0a:	4770      	bx	lr
