# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../src/ip/clk_wiz_0" \
"../../../../camera_system.srcs/sources_1/ip/weights/sim/weights.v" \
"../../../../camera_system.srcs/sources_1/ip/fifo_reshape/sim/fifo_reshape.v" \
"../../../../camera_system.srcs/sources_1/ip/maxpool_linebuffer/sim/maxpool_linebuffer.v" \
"../../../../camera_system.srcs/sources_1/ip/fifo_conv2_result/sim/fifo_conv2_result.v" \
"../../../../camera_system.srcs/sources_1/ip/conv2_linebuffer/sim/conv2_linebuffer.v" \
"../../../../camera_system.srcs/sources_1/ip/fifo_data_buffer/sim/fifo_data_buffer.v" \
"../../../../camera_system.srcs/sources_1/ip/linebuffer/sim/linebuffer.v" \
"../../../../camera_system.srcs/sources_1/ip/ram_data_in/sim/ram_data_in.v" \
"../../../../../../../integration/verilog/Mini_LeNet.v" \
"../../../../../../../integration/verilog/conv1.v" \
"../../../../../../../integration/verilog/conv2.v" \
"../../../../../../../integration/verilog/conv2_single.v" \
"../../../../../../../integration/verilog/linear.v" \
"../../../../../../../integration/verilog/maxpool.v" \
"../../../../../../../integration/verilog/predict_index.v" \
"../../../../../../../integration/verilog/reshape.v" \
"../../../../../../../../../Downloads/tb_conv.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
