{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1647153662335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1647153662335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 12:11:01 2022 " "Processing started: Sun Mar 13 12:11:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1647153662335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1647153662335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSOC -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSOC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1647153662335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1647153662883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153662968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153662968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153662968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153662968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153662968 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153662968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153662968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_001 " "Found entity 1: SoC_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153662984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153662984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_004 " "Found entity 1: SoC_rsp_xbar_demux_004" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153662984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153662984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_002 " "Found entity 1: SoC_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux_004 " "Found entity 1: SoC_cmd_xbar_mux_004" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_001 " "Found entity 1: SoC_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux " "Found entity 1: SoC_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux " "Found entity 1: SoC_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux " "Found entity 1: SoC_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_006_default_decode " "Found entity 1: SoC_id_router_006_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_006.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663047 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_006 " "Found entity 2: SoC_id_router_006" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_006.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_004_default_decode " "Found entity 1: SoC_id_router_004_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_004 " "Found entity 2: SoC_id_router_004" {  } { { "SoC/synthesis/submodules/SoC_id_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_002_default_decode " "Found entity 1: SoC_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_002 " "Found entity 2: SoC_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_002_default_decode " "Found entity 1: SoC_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_002 " "Found entity 2: SoC_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_001_default_decode " "Found entity 1: SoC_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_001 " "Found entity 2: SoC_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_default_decode " "Found entity 1: SoC_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663078 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router " "Found entity 2: SoC_id_router" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_default_decode " "Found entity 1: SoC_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663078 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router " "Found entity 2: SoC_addr_router" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_memory2_1 " "Found entity 1: SoC_onchip_memory2_1" {  } { { "SoC/synthesis/submodules/SoC_onchip_memory2_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid_qsys_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid_qsys_1 " "Found entity 1: SoC_sysid_qsys_1" {  } { { "SoC/synthesis/submodules/SoC_sysid_qsys_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_sysid_qsys_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_ic_data_module " "Found entity 1: SoC_cpu_1_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_1_ic_tag_module " "Found entity 2: SoC_cpu_1_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_1_register_bank_a_module " "Found entity 3: SoC_cpu_1_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_1_register_bank_b_module " "Found entity 4: SoC_cpu_1_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_1_nios2_oci_debug " "Found entity 5: SoC_cpu_1_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_1_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_1_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_1_nios2_ocimem " "Found entity 7: SoC_cpu_1_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_1_nios2_avalon_reg " "Found entity 8: SoC_cpu_1_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_1_nios2_oci_break " "Found entity 9: SoC_cpu_1_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_1_nios2_oci_xbrk " "Found entity 10: SoC_cpu_1_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_1_nios2_oci_dbrk " "Found entity 11: SoC_cpu_1_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_1_nios2_oci_itrace " "Found entity 12: SoC_cpu_1_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_1_nios2_oci_td_mode " "Found entity 13: SoC_cpu_1_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_1_nios2_oci_dtrace " "Found entity 14: SoC_cpu_1_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_1_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_1_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_1_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_1_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_1_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_1_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_1_nios2_oci_fifo " "Found entity 18: SoC_cpu_1_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_1_nios2_oci_pib " "Found entity 19: SoC_cpu_1_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_1_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_1_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_1_nios2_oci_im " "Found entity 21: SoC_cpu_1_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_1_nios2_performance_monitors " "Found entity 22: SoC_cpu_1_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_1_nios2_oci " "Found entity 23: SoC_cpu_1_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_1 " "Found entity 24: SoC_cpu_1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_1_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_tck " "Found entity 1: SoC_cpu_1_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_1_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_oci_test_bench " "Found entity 1: SoC_cpu_1_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_test_bench " "Found entity 1: SoC_cpu_1_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_mem_1 " "Found entity 1: SoC_onchip_mem_1" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer_0 " "Found entity 1: SoC_timer_0" {  } { { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid_qsys_0 " "Found entity 1: SoC_sysid_qsys_0" {  } { { "SoC/synthesis/submodules/SoC_sysid_qsys_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_log_module " "Found entity 1: SoC_jtag_uart_0_log_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 2: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_scfifo_w " "Found entity 3: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_drom_module " "Found entity 4: SoC_jtag_uart_0_drom_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 5: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_jtag_uart_0_scfifo_r " "Found entity 6: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_jtag_uart_0 " "Found entity 7: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153663947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153663947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_ic_data_module " "Found entity 1: SoC_cpu_0_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_0_ic_tag_module " "Found entity 2: SoC_cpu_0_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_0_register_bank_a_module " "Found entity 3: SoC_cpu_0_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_0_register_bank_b_module " "Found entity 4: SoC_cpu_0_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_0_nios2_oci_debug " "Found entity 5: SoC_cpu_0_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_0_nios2_ocimem " "Found entity 7: SoC_cpu_0_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_0_nios2_avalon_reg " "Found entity 8: SoC_cpu_0_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_0_nios2_oci_break " "Found entity 9: SoC_cpu_0_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_0_nios2_oci_xbrk " "Found entity 10: SoC_cpu_0_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_0_nios2_oci_dbrk " "Found entity 11: SoC_cpu_0_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_0_nios2_oci_itrace " "Found entity 12: SoC_cpu_0_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_0_nios2_oci_td_mode " "Found entity 13: SoC_cpu_0_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_0_nios2_oci_dtrace " "Found entity 14: SoC_cpu_0_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_0_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_0_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_0_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_0_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_0_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_0_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_0_nios2_oci_fifo " "Found entity 18: SoC_cpu_0_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_0_nios2_oci_pib " "Found entity 19: SoC_cpu_0_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_0_nios2_oci_im " "Found entity 21: SoC_cpu_0_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_0_nios2_performance_monitors " "Found entity 22: SoC_cpu_0_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_0_nios2_oci " "Found entity 23: SoC_cpu_0_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_0 " "Found entity 24: SoC_cpu_0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_0_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_tck " "Found entity 1: SoC_cpu_0_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_0_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_oci_test_bench " "Found entity 1: SoC_cpu_0_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_test_bench " "Found entity 1: SoC_cpu_0_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_onchip_mem_0 " "Found entity 1: SoC_onchip_mem_0" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153664402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153664402 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664417 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664417 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664417 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664417 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664433 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664433 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664433 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1647153664433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1647153664606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst1 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153664622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_mem_0 SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0 " "Elaborating entity \"SoC_onchip_mem_0\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "onchip_mem_0" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153664873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153664954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153664970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_mem_0.hex " "Parameter \"init_file\" = \"SoC_onchip_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 15536 " "Parameter \"maximum_depth\" = \"15536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15536 " "Parameter \"numwords_a\" = \"15536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153664970 ""}  } { { "SoC/synthesis/submodules/SoC_onchip_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153664970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncc1 " "Found entity 1: altsyncram_ncc1" {  } { { "db/altsyncram_ncc1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_ncc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153665032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153665032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ncc1 SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated " "Elaborating entity \"altsyncram_ncc1\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153665032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153665590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153665590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_ncc1.tdf" "decode3" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_ncc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153665590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153665641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153665641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_ncc1.tdf" "mux2" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_ncc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153665641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0 SoC:inst1\|SoC_cpu_0:cpu_0 " "Elaborating entity \"SoC_cpu_0\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153665735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench " "Elaborating entity \"SoC_cpu_0_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_test_bench" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153665907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_data_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data " "Elaborating entity \"SoC_cpu_0_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_data" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153665922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153665938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153665954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153665954 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153665954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153666016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153666016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_tag_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag " "Elaborating entity \"SoC_cpu_0_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_tag" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 5778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153666079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666079 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153666079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ng1 " "Found entity 1: altsyncram_7ng1" {  } { { "db/altsyncram_7ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_7ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153666158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153666158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ng1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ng1:auto_generated " "Elaborating entity \"altsyncram_7ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_a_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a " "Elaborating entity \"SoC_cpu_0_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153666251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666251 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153666251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dg1 " "Found entity 1: altsyncram_8dg1" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153666314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153666314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated " "Elaborating entity \"altsyncram_8dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_b_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b " "Elaborating entity \"SoC_cpu_0_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153666470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666470 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153666470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dg1 " "Found entity 1: altsyncram_9dg1" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153666537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153666537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated " "Elaborating entity \"altsyncram_9dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci " "Elaborating entity \"SoC_cpu_0_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_debug SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug " "Elaborating entity \"SoC_cpu_0_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_ocimem SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem " "Elaborating entity \"SoC_cpu_0_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153666766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153666766 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153666766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2n72 " "Found entity 1: altsyncram_2n72" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153666829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153666829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2n72 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated " "Elaborating entity \"altsyncram_2n72\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_avalon_reg SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_0_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_break SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break " "Elaborating entity \"SoC_cpu_0_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153666986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_xbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_itrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dtrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_td_mode SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_oci_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench " "Elaborating entity \"SoC_cpu_0_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667113 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_0_oci_test_bench " "Entity \"SoC_cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1647153667113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_pib SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib " "Elaborating entity \"SoC_cpu_0_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_im SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im " "Elaborating entity \"SoC_cpu_0_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153667176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667176 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153667176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_tck SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153667336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667336 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153667336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "SoC_cpu_0_jtag_debug_module_phy" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153667382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667382 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153667382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1647153667389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153667487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667487 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153667487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153667828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153667828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153667954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153667954 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153667954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid_qsys_0 SoC:inst1\|SoC_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"SoC_sysid_qsys_0\" for hierarchy \"SoC:inst1\|SoC_sysid_qsys_0:sysid_qsys_0\"" {  } { { "SoC/synthesis/SoC.v" "sysid_qsys_0" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer_0 SoC:inst1\|SoC_timer_0:timer_0 " "Elaborating entity \"SoC_timer_0\" for hierarchy \"SoC:inst1\|SoC_timer_0:timer_0\"" {  } { { "SoC/synthesis/SoC.v" "timer_0" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153667970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_mem_1 SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1 " "Elaborating entity \"SoC_onchip_mem_1\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "onchip_mem_1" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153668034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_mem_1.hex " "Parameter \"init_file\" = \"SoC_onchip_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 15536 " "Parameter \"maximum_depth\" = \"15536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15536 " "Parameter \"numwords_a\" = \"15536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668034 ""}  } { { "SoC/synthesis/submodules/SoC_onchip_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_mem_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153668034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_occ1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_occ1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_occ1 " "Found entity 1: altsyncram_occ1" {  } { { "db/altsyncram_occ1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_occ1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153668097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153668097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_occ1 SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated " "Elaborating entity \"altsyncram_occ1\" for hierarchy \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1 SoC:inst1\|SoC_cpu_1:cpu_1 " "Elaborating entity \"SoC_cpu_1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench " "Elaborating entity \"SoC_cpu_1_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_test_bench" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_data_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data " "Elaborating entity \"SoC_cpu_1_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_data" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 5712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_tag_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag " "Elaborating entity \"SoC_cpu_1_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_tag" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 5778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153668940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153668940 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153668940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ng1 " "Found entity 1: altsyncram_8ng1" {  } { { "db/altsyncram_8ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_8ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153668987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153668987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ng1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ng1:auto_generated " "Elaborating entity \"altsyncram_8ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153668987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_a_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a " "Elaborating entity \"SoC_cpu_1_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153669097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669097 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153669097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adg1 " "Found entity 1: altsyncram_adg1" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153669169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153669169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated " "Elaborating entity \"altsyncram_adg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_b_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b " "Elaborating entity \"SoC_cpu_1_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153669341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669342 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153669342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdg1 " "Found entity 1: altsyncram_bdg1" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153669404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153669404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated " "Elaborating entity \"altsyncram_bdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci " "Elaborating entity \"SoC_cpu_1_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_debug SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug " "Elaborating entity \"SoC_cpu_1_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_ocimem SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem " "Elaborating entity \"SoC_cpu_1_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153669612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153669612 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153669612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3n72 " "Found entity 1: altsyncram_3n72" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153669679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153669679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3n72 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated " "Elaborating entity \"altsyncram_3n72\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_avalon_reg SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_1_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_break SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break " "Elaborating entity \"SoC_cpu_1_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_xbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_itrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dtrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_td_mode SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_1_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_oci_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench " "Elaborating entity \"SoC_cpu_1_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669962 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_1_oci_test_bench " "Entity \"SoC_cpu_1_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2256 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1 1647153669962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_pib SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib " "Elaborating entity \"SoC_cpu_1_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_im SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im " "Elaborating entity \"SoC_cpu_1_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153669994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153670010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_tck SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153670025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153670049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid_qsys_1 SoC:inst1\|SoC_sysid_qsys_1:sysid_qsys_1 " "Elaborating entity \"SoC_sysid_qsys_1\" for hierarchy \"SoC:inst1\|SoC_sysid_qsys_1:sysid_qsys_1\"" {  } { { "SoC/synthesis/SoC.v" "sysid_qsys_1" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153670158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_onchip_memory2_1 SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"SoC_onchip_memory2_1\" for hierarchy \"SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\"" {  } { { "SoC/synthesis/SoC.v" "onchip_memory2_1" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153670174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_memory2_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_memory2_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153670190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_onchip_memory2_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_memory2_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153670205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_onchip_memory2_1.hex " "Parameter \"init_file\" = \"SoC_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32036 " "Parameter \"maximum_depth\" = \"32036\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32036 " "Parameter \"numwords_a\" = \"32036\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153670205 ""}  } { { "SoC/synthesis/submodules/SoC_onchip_memory2_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_onchip_memory2_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153670205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_poc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_poc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_poc1 " "Found entity 1: altsyncram_poc1" {  } { { "db/altsyncram_poc1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_poc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153670284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153670284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_poc1 SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_poc1:auto_generated " "Elaborating entity \"altsyncram_poc1\" for hierarchy \"SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_poc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153670284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153671357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153671357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_poc1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_poc1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_poc1.tdf" "decode3" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_poc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153671404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153671404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_poc1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"SoC:inst1\|SoC_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_poc1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_poc1.tdf" "mux2" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_poc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:onchip_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:onchip_mem_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "onchip_mem_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_data_master_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "timer_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "onchip_memory2_1_s1_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 2319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router SoC:inst1\|SoC_addr_router:addr_router " "Elaborating entity \"SoC_addr_router\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\"" {  } { { "SoC/synthesis/SoC.v" "addr_router" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_default_decode SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router SoC:inst1\|SoC_id_router:id_router " "Elaborating entity \"SoC_id_router\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\"" {  } { { "SoC/synthesis/SoC.v" "id_router" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_default_decode SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001 SoC:inst1\|SoC_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_addr_router_001\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_001" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001_default_decode SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153671986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002 SoC:inst1\|SoC_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_addr_router_002\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_002" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002_default_decode SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002 SoC:inst1\|SoC_id_router_002:id_router_002 " "Elaborating entity \"SoC_id_router_002\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/SoC.v" "id_router_002" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_002_default_decode SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_002:id_router_002\|SoC_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_002.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_004 SoC:inst1\|SoC_id_router_004:id_router_004 " "Elaborating entity \"SoC_id_router_004\" for hierarchy \"SoC:inst1\|SoC_id_router_004:id_router_004\"" {  } { { "SoC/synthesis/SoC.v" "id_router_004" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_004_default_decode SoC:inst1\|SoC_id_router_004:id_router_004\|SoC_id_router_004_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_004_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_004:id_router_004\|SoC_id_router_004_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_004.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_004.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_006 SoC:inst1\|SoC_id_router_006:id_router_006 " "Elaborating entity \"SoC_id_router_006\" for hierarchy \"SoC:inst1\|SoC_id_router_006:id_router_006\"" {  } { { "SoC/synthesis/SoC.v" "id_router_006" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_006_default_decode SoC:inst1\|SoC_id_router_006:id_router_006\|SoC_id_router_006_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_006_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_006:id_router_006\|SoC_id_router_006_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_006.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_id_router_006.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/SoC.v" "limiter" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_002\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_002" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_001 SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_cmd_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_001" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux_004 SoC:inst1\|SoC_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"SoC_cmd_xbar_mux_004\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux_004" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_004.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_004.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_002 SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_rsp_xbar_demux_002\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_002" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_004 SoC:inst1\|SoC_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"SoC_rsp_xbar_demux_004\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_004" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 4003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_001 SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_rsp_xbar_mux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_001" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 4106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst1\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst1\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 4229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1647153672312 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_1_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_1_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1647153673592 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1647153673592 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1647153673608 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1647153673623 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 896 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6861 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/SoC.v" 824 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 128 528 880 272 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1647153674864 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1647153674864 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1647153674864 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_0:cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_0:cpu_0\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6468 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1647153678000 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_1:cpu_1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_1:cpu_1\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6468 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1647153678000 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1647153678000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6468 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1647153678047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153678047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153678047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153678047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1647153678047 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6468 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1647153678047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1647153678094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1647153678094 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1647153679001 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4752 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 606 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4752 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4743 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4743 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4465 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4465 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4492 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4492 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 4784 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 6225 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 4784 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 6225 -1 0 } } { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1647153679237 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1647153679237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1647153681454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "159 " "159 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1647153683410 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1647153683583 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1647153683583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1647153683662 "|toplevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1647153683662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1647153683761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/output_files/toplevel.map.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1647153684191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1647153685278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1647153685278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5239 " "Implemented 5239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1647153685736 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1647153685736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4661 " "Implemented 4661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1647153685736 ""} { "Info" "ICUT_CUT_TM_RAMS" "572 " "Implemented 572 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1647153685736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1647153685736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1647153685816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 12:11:25 2022 " "Processing ended: Sun Mar 13 12:11:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1647153685816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1647153685816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1647153685816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1647153685816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1647153687199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1647153687199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 12:11:26 2022 " "Processing started: Sun Mar 13 12:11:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1647153687199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1647153687199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MPSOC -c toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MPSOC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1647153687199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1647153687414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1647153687582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1647153687617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1647153687633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1647153687633 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a33 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a1 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a34 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a2 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a32 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a0 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a36 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a4 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a35 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a3 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a53 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a21 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a37 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a5 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a46 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a14 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a48 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a16 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a47 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a15 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a45 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a13 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a43 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a11 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a44 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a12 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a41 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a9 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a40 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a8 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a54 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a22 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a55 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a23 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a56 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a24 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a57 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a25 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a58 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a26 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a59 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a27 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a60 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a28 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a61 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a29 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a62 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a30 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a63 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a31 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a39 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a7 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a38 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a6 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a42 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a10 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a52 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a20 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a51 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a19 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a50 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a18 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a49 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a17 " "Atom \"SoC:inst1\|SoC_onchip_mem_0:onchip_mem_0\|altsyncram:the_altsyncram\|altsyncram_ncc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_0:onchip_mem_0|altsyncram:the_altsyncram|altsyncram_ncc1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a33 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a1 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a34 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a2 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a32 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a0 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a36 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a4 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a35 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a3 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a53 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a21 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a37 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a5 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a46 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a14 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a48 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a16 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a47 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a15 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a45 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a13 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a43 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a11 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a44 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a12 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a38 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a6 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a54 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a22 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a55 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a23 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a56 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a24 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a57 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a25 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a58 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a26 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a39 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a7 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a42 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a10 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a40 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a8 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a41 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a9 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a59 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a27 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a60 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a28 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a61 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a29 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a62 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a30 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a63 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a31 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a52 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a20 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a51 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a19 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a50 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a18 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a49 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a17 " "Atom \"SoC:inst1\|SoC_onchip_mem_1:onchip_mem_1\|altsyncram:the_altsyncram\|altsyncram_occ1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 "|toplevel|SoC:inst1|SoC_onchip_mem_1:onchip_mem_1|altsyncram:the_altsyncram|altsyncram_occ1:auto_generated|ram_block1a17"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1647153687696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1647153687989 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1647153688452 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1647153688452 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21635 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21637 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21639 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21641 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1647153688452 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21643 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1647153688452 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1647153688452 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1647153688515 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153690434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1647153690434 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1647153690434 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1647153690810 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_1.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1647153690842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_1.sdc 48 *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at SoC_cpu_1.sdc(48): *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153690862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_1.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_1.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[0\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153690877 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153690877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_1.sdc 49 *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_error keeper " "Ignored filter at SoC_cpu_1.sdc(49): *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153690877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_1.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_1.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[34\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153690900 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153690900 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_0.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1647153690947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_0.sdc 48 *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at SoC_cpu_0.sdc(48): *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153690978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[0\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153690994 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153690994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_0.sdc 49 *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at SoC_cpu_0.sdc(49): *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153690994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[34\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153691010 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153691010 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1647153691072 "|toplevel|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153691155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153691155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153691155 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1647153691155 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1647153691155 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1647153691155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1647153691155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1647153691155 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1647153691155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""}  } { { "toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 176 264 432 192 "CLK" "" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21626 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21111 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|jtag_break~1 " "Destination node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|jtag_break~1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 8749 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetlatch~0 " "Destination node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetlatch~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 9811 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1647153691436 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 5809 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|jtag_break~1 " "Destination node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 8355 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetlatch~0 " "Destination node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 9634 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1647153691436 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 509 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21623 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1647153691436 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 21281 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 5805 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""}  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 8359 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|MonRd~0 " "Destination node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|MonRd~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 547 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 7551 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 8359 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1647153691436 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 4178 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest  " "Automatically promoted node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|MonRd~0 " "Destination node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|MonRd~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 547 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 7852 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 8359 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1647153691436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1647153691436 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 1617 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1647153691436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1647153692841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1647153692856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1647153692856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1647153692856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1647153692872 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1647153692872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1647153692872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1647153692891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1647153692969 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1647153694342 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1647153694342 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1647153694499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1647153698171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1647153699251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1647153699282 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1647153701276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1647153701276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1647153703023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1647153706906 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1647153706906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1647153708033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1647153708033 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1647153708033 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1647153708033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1647153708269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1647153708855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1647153708903 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1647153709498 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1647153711185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/output_files/toplevel.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/output_files/toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1647153712747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1647153714706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 12:11:54 2022 " "Processing ended: Sun Mar 13 12:11:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1647153714706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1647153714706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1647153714706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1647153714706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1647153716125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1647153716125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 12:11:55 2022 " "Processing started: Sun Mar 13 12:11:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1647153716125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1647153716125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MPSOC -c toplevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MPSOC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1647153716125 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1647153720440 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1647153720535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1647153721632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 12:12:01 2022 " "Processing ended: Sun Mar 13 12:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1647153721632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1647153721632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1647153721632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1647153721632 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1647153722367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1647153723379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1647153723379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 12:12:02 2022 " "Processing started: Sun Mar 13 12:12:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1647153723379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1647153723379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MPSOC -c toplevel " "Command: quartus_sta MPSOC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1647153723379 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1647153723522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1647153724048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1647153724048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1647153724093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1647153724093 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1647153724668 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1647153724668 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1647153724668 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1647153724699 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_1.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1647153724731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_1.sdc 48 *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at SoC_cpu_1.sdc(48): *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153724731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_1.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_1.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[0\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153724731 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153724731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_1.sdc 49 *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_error keeper " "Ignored filter at SoC_cpu_1.sdc(49): *SoC_cpu_1:*\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153724731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_1.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_1.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_1_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_1_jtag_sr\[34\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153724731 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153724731 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_0.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1647153724731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_0.sdc 48 *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at SoC_cpu_0.sdc(48): *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153724747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[0\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153724747 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153724747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu_0.sdc 49 *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at SoC_cpu_0.sdc(49): *SoC_cpu_0:*\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1647153724747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_0_jtag_sr\[34\]\]" {  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1647153724747 ""}  } { { "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" "" { Text "C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1647153724747 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1647153724763 "|toplevel|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153725155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153725155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153725155 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1647153725155 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1647153725155 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1647153725218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.719 " "Worst-case setup slack is 44.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.719         0.000 altera_reserved_tck  " "   44.719         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153725236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "    0.403         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153725252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 44.845 " "Worst-case recovery slack is 44.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.845         0.000 altera_reserved_tck  " "   44.845         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153725252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.741 " "Worst-case removal slack is 1.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741         0.000 altera_reserved_tck  " "    1.741         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153725362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.623 " "Worst-case minimum pulse width slack is 49.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.623         0.000 altera_reserved_tck  " "   49.623         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153725377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153725377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.086 ns " "Worst Case Available Settling Time: 197.086 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153725488 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1647153725488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1647153725519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1647153726282 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1647153726595 "|toplevel|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153726595 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153726595 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153726595 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1647153726595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.207 " "Worst-case setup slack is 45.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.207         0.000 altera_reserved_tck  " "   45.207         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153726620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 altera_reserved_tck  " "    0.353         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153726620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.382 " "Worst-case recovery slack is 45.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.382         0.000 altera_reserved_tck  " "   45.382         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153726636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.571 " "Worst-case removal slack is 1.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571         0.000 altera_reserved_tck  " "    1.571         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153726636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565         0.000 altera_reserved_tck  " "   49.565         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153726636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153726636 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.374 ns " "Worst Case Available Settling Time: 197.374 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153726737 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1647153726753 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1647153727047 "|toplevel|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153727047 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153727047 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1647153727047 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1647153727047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.548 " "Worst-case setup slack is 47.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.548         0.000 altera_reserved_tck  " "   47.548         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153727063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 altera_reserved_tck  " "    0.180         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153727079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.428 " "Worst-case recovery slack is 47.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.428         0.000 altera_reserved_tck  " "   47.428         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153727079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.817 " "Worst-case removal slack is 0.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817         0.000 altera_reserved_tck  " "    0.817         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153727159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473         0.000 altera_reserved_tck  " "   49.473         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1647153727159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1647153727159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.614 ns " "Worst Case Available Settling Time: 198.614 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1647153727263 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1647153727653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1647153727653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1647153727829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 12:12:07 2022 " "Processing ended: Sun Mar 13 12:12:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1647153727829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1647153727829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1647153727829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1647153727829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1647153729236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1647153729236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 12:12:08 2022 " "Processing started: Sun Mar 13 12:12:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1647153729236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1647153729236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MPSOC -c toplevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MPSOC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1647153729236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_85c_slow.vho C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_85c_slow.vho in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153731186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_0c_slow.vho C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_0c_slow.vho in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153731688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_min_1200mv_0c_fast.vho C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel_min_1200mv_0c_fast.vho in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153732202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel.vho C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel.vho in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153732684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_85c_vhd_slow.sdo C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153733334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_7_1200mv_0c_vhd_slow.sdo C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153733946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_min_1200mv_0c_vhd_fast.sdo C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153734561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_vhd.sdo C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/ simulation " "Generated file toplevel_vhd.sdo in folder \"C:/Users/DELL/Documents/Academics/CO503/FPGA_CO503/Lab3/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1647153735253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1647153735609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 12:12:15 2022 " "Processing ended: Sun Mar 13 12:12:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1647153735609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1647153735609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1647153735609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1647153735609 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus II Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1647153736316 ""}
