
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.33

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.31    1.16    0.67    2.67 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.16    0.00    2.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.40    0.40   library removal time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)


Startpoint: dp.rf.rf[0][10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dp.rf.rf[0][10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v dp.rf.rf[0][10]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][10] (net)
                  0.06    0.00    0.37 v _08706_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.00    0.04    0.11    0.48 v _08706_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _00004_ (net)
                  0.04    0.00    0.48 v dp.rf.rf[0][10]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dp.rf.rf[0][10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.31    1.16    0.67    2.67 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.16    0.00    2.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: instr[2] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     3    0.04    0.00    0.00    2.00 v instr[2] (in)
                                         instr[2] (net)
                  0.00    0.00    2.00 v _05484_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.24    2.24 v _05484_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _01031_ (net)
                  0.24    0.00    2.24 v _05485_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.03    0.12    0.26    2.50 v _05485_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _01032_ (net)
                  0.12    0.00    2.50 v _05486_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     8    0.08    0.19    0.42    2.92 v _05486_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _01033_ (net)
                  0.19    0.00    2.92 v _05786_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     6    0.06    0.16    0.26    3.18 v _05786_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _01324_ (net)
                  0.16    0.00    3.18 v _07380_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.23    3.41 ^ _07380_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02790_ (net)
                  0.31    0.00    3.41 ^ _07382_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     3    0.03    0.22    0.16    3.57 v _07382_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _05363_[0] (net)
                  0.22    0.00    3.57 v _07395_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.02    0.12    0.27    3.85 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.12    0.00    3.85 v _07396_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.09    0.17    0.25    4.09 v _07396_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _02804_ (net)
                  0.17    0.00    4.09 v _07397_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.25    0.30    4.39 v _07397_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _02805_ (net)
                  0.25    0.00    4.39 v _07398_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.27    0.33    4.72 v _07398_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _02806_ (net)
                  0.27    0.00    4.72 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.39    5.12 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.10    0.00    5.12 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.08    0.38    0.52    5.64 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05346_[0] (net)
                  0.38    0.00    5.64 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.23    0.23    5.87 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.23    0.00    5.87 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.13    6.00 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.18    0.00    6.00 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.21    6.21 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.28    0.00    6.21 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.23    0.12    6.32 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.23    0.00    6.32 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.03    0.29    0.19    6.51 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03016_ (net)
                  0.29    0.00    6.51 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.01    0.12    0.07    6.59 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.12    0.00    6.59 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.31    6.90 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.12    0.00    6.90 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.04    0.28    0.17    7.07 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.28    0.00    7.07 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.08    7.15 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.13    0.00    7.15 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.11    7.26 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.13    0.00    7.26 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    7.50 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.09    0.00    7.50 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.01    0.24    0.16    7.67 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         aluout[0] (net)
                  0.24    0.00    7.67 ^ aluout[0] (out)
                                  7.67   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -7.67   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    32    0.31    1.16    0.67    2.67 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00000_ (net)
                  1.16    0.00    2.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: instr[2] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     3    0.04    0.00    0.00    2.00 v instr[2] (in)
                                         instr[2] (net)
                  0.00    0.00    2.00 v _05484_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.24    2.24 v _05484_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _01031_ (net)
                  0.24    0.00    2.24 v _05485_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.03    0.12    0.26    2.50 v _05485_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _01032_ (net)
                  0.12    0.00    2.50 v _05486_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     8    0.08    0.19    0.42    2.92 v _05486_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _01033_ (net)
                  0.19    0.00    2.92 v _05786_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     6    0.06    0.16    0.26    3.18 v _05786_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _01324_ (net)
                  0.16    0.00    3.18 v _07380_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.31    0.23    3.41 ^ _07380_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02790_ (net)
                  0.31    0.00    3.41 ^ _07382_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     3    0.03    0.22    0.16    3.57 v _07382_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _05363_[0] (net)
                  0.22    0.00    3.57 v _07395_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.02    0.12    0.27    3.85 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.12    0.00    3.85 v _07396_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.09    0.17    0.25    4.09 v _07396_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _02804_ (net)
                  0.17    0.00    4.09 v _07397_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.11    0.25    0.30    4.39 v _07397_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _02805_ (net)
                  0.25    0.00    4.39 v _07398_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.12    0.27    0.33    4.72 v _07398_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _02806_ (net)
                  0.27    0.00    4.72 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.39    5.12 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.10    0.00    5.12 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     7    0.08    0.38    0.52    5.64 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _05346_[0] (net)
                  0.38    0.00    5.64 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.23    0.23    5.87 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.23    0.00    5.87 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.18    0.13    6.00 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.18    0.00    6.00 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.21    6.21 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.28    0.00    6.21 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.23    0.12    6.32 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.23    0.00    6.32 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     2    0.03    0.29    0.19    6.51 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _03016_ (net)
                  0.29    0.00    6.51 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.01    0.12    0.07    6.59 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.12    0.00    6.59 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.31    6.90 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.12    0.00    6.90 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.04    0.28    0.17    7.07 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.28    0.00    7.07 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.08    7.15 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.13    0.00    7.15 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.11    7.26 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.13    0.00    7.26 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.24    7.50 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.09    0.00    7.50 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.01    0.24    0.16    7.67 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         aluout[0] (net)
                  0.24    0.00    7.67 ^ aluout[0] (out)
                                  7.67   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -7.67   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-01   6.56e-03   6.25e-07   1.13e-01  47.6%
Combinational          8.32e-02   4.16e-02   1.41e-06   1.25e-01  52.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.90e-01   4.81e-02   2.03e-06   2.38e-01 100.0%
                          79.8%      20.2%       0.0%
