// Seed: 1412416567
module module_0;
  reg id_2;
  assign id_2 = id_1;
  always if (1) id_1 = #id_3 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  wire id_9 = id_9;
  module_0();
  assign id_7 = 1;
  wire id_10;
  wire id_11;
endmodule
