

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_write_outp_i_l_write_outp_j'
================================================================
* Date:           Wed Sep 13 02:46:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.108 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12290|    12290|  40.926 us|  40.926 us|  12290|  12290|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_write_outp_i_l_write_outp_j  |    12288|    12288|         2|          1|          1|  12288|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       90|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       37|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       37|      227|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+----------------+---------+----+---+----+-----+
    |        Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+----------------+---------+----+---+----+-----+
    |mux_165_32_1_1_U25986  |mux_165_32_1_1  |        0|   0|  0|  65|    0|
    +-----------------------+----------------+---------+----+---+----+-----+
    |Total                  |                |        0|   0|  0|  65|    0|
    +-----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln680_1_fu_327_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln680_fu_339_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln681_fu_387_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln680_fu_321_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln681_fu_345_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln680_1_fu_359_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln680_fu_351_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  90|          56|          35|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_6_load              |   9|          2|   10|         20|
    |i_fu_80                                |   9|          2|    5|         10|
    |indvar_flatten6_fu_84                  |   9|          2|   14|         28|
    |j_6_fu_76                              |   9|          2|   10|         20|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   60|        120|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_80                  |   5|   0|    5|          0|
    |indvar_flatten6_fu_84    |  14|   0|   14|          0|
    |j_6_fu_76                |  10|   0|   10|          0|
    |select_ln680_1_reg_474   |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   37|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_i_l_write_outp_j|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_i_l_write_outp_j|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_i_l_write_outp_j|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_i_l_write_outp_j|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_i_l_write_outp_j|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_write_outp_i_l_write_outp_j|  return value|
|outp_0_address0   |  out|   10|   ap_memory|                                             outp_0|         array|
|outp_0_ce0        |  out|    1|   ap_memory|                                             outp_0|         array|
|outp_0_q0         |   in|   32|   ap_memory|                                             outp_0|         array|
|outp_1_address0   |  out|   10|   ap_memory|                                             outp_1|         array|
|outp_1_ce0        |  out|    1|   ap_memory|                                             outp_1|         array|
|outp_1_q0         |   in|   32|   ap_memory|                                             outp_1|         array|
|outp_2_address0   |  out|   10|   ap_memory|                                             outp_2|         array|
|outp_2_ce0        |  out|    1|   ap_memory|                                             outp_2|         array|
|outp_2_q0         |   in|   32|   ap_memory|                                             outp_2|         array|
|outp_3_address0   |  out|   10|   ap_memory|                                             outp_3|         array|
|outp_3_ce0        |  out|    1|   ap_memory|                                             outp_3|         array|
|outp_3_q0         |   in|   32|   ap_memory|                                             outp_3|         array|
|outp_4_address0   |  out|   10|   ap_memory|                                             outp_4|         array|
|outp_4_ce0        |  out|    1|   ap_memory|                                             outp_4|         array|
|outp_4_q0         |   in|   32|   ap_memory|                                             outp_4|         array|
|outp_5_address0   |  out|   10|   ap_memory|                                             outp_5|         array|
|outp_5_ce0        |  out|    1|   ap_memory|                                             outp_5|         array|
|outp_5_q0         |   in|   32|   ap_memory|                                             outp_5|         array|
|outp_6_address0   |  out|   10|   ap_memory|                                             outp_6|         array|
|outp_6_ce0        |  out|    1|   ap_memory|                                             outp_6|         array|
|outp_6_q0         |   in|   32|   ap_memory|                                             outp_6|         array|
|outp_7_address0   |  out|   10|   ap_memory|                                             outp_7|         array|
|outp_7_ce0        |  out|    1|   ap_memory|                                             outp_7|         array|
|outp_7_q0         |   in|   32|   ap_memory|                                             outp_7|         array|
|outp_8_address0   |  out|   10|   ap_memory|                                             outp_8|         array|
|outp_8_ce0        |  out|    1|   ap_memory|                                             outp_8|         array|
|outp_8_q0         |   in|   32|   ap_memory|                                             outp_8|         array|
|outp_9_address0   |  out|   10|   ap_memory|                                             outp_9|         array|
|outp_9_ce0        |  out|    1|   ap_memory|                                             outp_9|         array|
|outp_9_q0         |   in|   32|   ap_memory|                                             outp_9|         array|
|outp_10_address0  |  out|   10|   ap_memory|                                            outp_10|         array|
|outp_10_ce0       |  out|    1|   ap_memory|                                            outp_10|         array|
|outp_10_q0        |   in|   32|   ap_memory|                                            outp_10|         array|
|outp_11_address0  |  out|   10|   ap_memory|                                            outp_11|         array|
|outp_11_ce0       |  out|    1|   ap_memory|                                            outp_11|         array|
|outp_11_q0        |   in|   32|   ap_memory|                                            outp_11|         array|
|outp_12_address0  |  out|   10|   ap_memory|                                            outp_12|         array|
|outp_12_ce0       |  out|    1|   ap_memory|                                            outp_12|         array|
|outp_12_q0        |   in|   32|   ap_memory|                                            outp_12|         array|
|outp_13_address0  |  out|   10|   ap_memory|                                            outp_13|         array|
|outp_13_ce0       |  out|    1|   ap_memory|                                            outp_13|         array|
|outp_13_q0        |   in|   32|   ap_memory|                                            outp_13|         array|
|outp_14_address0  |  out|   10|   ap_memory|                                            outp_14|         array|
|outp_14_ce0       |  out|    1|   ap_memory|                                            outp_14|         array|
|outp_14_q0        |   in|   32|   ap_memory|                                            outp_14|         array|
|outp_15_address0  |  out|   10|   ap_memory|                                            outp_15|         array|
|outp_15_ce0       |  out|    1|   ap_memory|                                            outp_15|         array|
|outp_15_q0        |   in|   32|   ap_memory|                                            outp_15|         array|
|outp_addr         |  out|   32|      ap_vld|                                          outp_addr|       pointer|
|outp_addr_ap_vld  |  out|    1|      ap_vld|                                          outp_addr|       pointer|
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

