ath6kldev_enable_intrs	,	F_27
htc_ext_addr	,	V_54
ath6kldev_cp_scat_dma_buf	,	F_1
spin_lock_init	,	F_34
lk_ahd	,	V_22
"error interrupt\n"	,	L_13
ath6kl_hif_irq_enable	,	F_30
dummy	,	V_18
ath6kl_target_failure	,	F_6
COUNT_DEC_ADDRESS	,	V_20
INT_STATUS_ENABLE_COUNTER	,	V_83
scat_entries	,	V_7
len	,	V_9
dev	,	V_17
ATH6KL_DBG_IRQ	,	V_59
context	,	V_10
HIF_WR_ASYNC_BLOCK_INC	,	V_52
lock	,	V_40
htc_target	,	V_58
cntr_int_status_en	,	V_60
"retry mbox poll : %d\n"	,	L_4
INT_STATUS_ENABLE_MBOX_DATA	,	V_43
"ath6kldev_submit_scat_req, entries: %d, total len: %d mbox:0x%X (mode: %s : %s)\n"	,	L_6
"pending mailbox msg, lk_ahd: 0x%X\n"	,	L_22
"counter interrupt\n"	,	L_11
htc_cnxt	,	V_75
EIO	,	V_63
rx_lkahd_valid	,	V_32
packet	,	V_13
ath6kl_device	,	V_16
HOST_INT_STATUS_COUNTER	,	V_79
HIF_RD_SYNC_BYTE_INC	,	V_21
ERROR_INT_STATUS_ADDRESS	,	V_67
"bypassing irq status re-check, forcing done\n"	,	L_24
ar	,	V_19
rg	,	V_25
from_dma	,	V_3
block_sz	,	V_88
HTC_MAILBOX	,	V_27
status	,	V_11
ath6kl_irq_enable_reg	,	V_38
HIF_WR_SYNC_BYTE_INC	,	V_45
ath6kldev_mask_intrs	,	F_31
error_int_status	,	V_61
ath6kldev_proc_dbg_intr	,	F_4
ath6kldev_proc_counter_intr	,	F_18
ERROR_INT_STATUS_RX_UNDERFLOW	,	V_65
"proc_pending_irqs: (done:%d, status=%d\n"	,	L_25
ATH6KL_DBG_HTC_SEND	,	V_55
int_status_en	,	V_42
ath6kl_htc_rxmsg_pending_handler	,	F_25
out	,	V_73
fail_setup	,	V_90
mbox_info	,	V_50
"wr"	,	L_10
SM	,	F_14
"valid interrupt source(s) for other interrupts: 0x%x\n"	,	L_23
completion	,	V_15
ETIME	,	V_34
u8	,	T_1
ath6kldev_intr_bh_handler	,	F_26
i	,	V_5
"target debug interrupt\n"	,	L_2
regs	,	V_39
ERROR_INT_STATUS_WAKEUP	,	V_64
host_int_status	,	V_31
"proc_pending_irqs: (dev: 0x%p)\n"	,	L_20
"async"	,	L_7
"rx underflow\n"	,	L_16
buf	,	V_4
"valid interrupt source(s) in COUNTER_INT_STATUS: 0x%x\n"	,	L_12
"tx overflow\n"	,	L_17
rx_lkahd	,	V_33
"valid interrupt source(s) in ERROR_INT_STATUS: 0x%x\n"	,	L_14
ath6kl	,	V_80
"failed to read reg table\n"	,	L_3
htc_addr	,	V_51
complete	,	V_57
ath6kl_dump_registers	,	F_24
proc_pending_irqs	,	F_22
ath6kldev_rw_comp_handler	,	F_2
fetched	,	V_74
ath6kldev_proc_err_intr	,	F_19
"valid interrupt source(s) in CPU_INT_STATUS: 0x%x\n"	,	L_19
AR_DBG_LVL_CHECK	,	F_23
virt_scat	,	V_56
ATH6KL_TIME_QUANTUM	,	V_28
HIF_RD_SYNC_BLOCK_FIX	,	V_48
"failed to update interrupt ctl reg err: %d\n"	,	L_26
mdelay	,	F_11
INT_STATUS_ENABLE_ERROR	,	V_81
ath6kldev_setup	,	F_33
htc_mbox	,	V_26
COUNTER_INT_STATUS_ENABLE_BIT	,	V_87
"sync"	,	L_8
u32	,	T_2
hif_scatter_req	,	V_1
INT_STATUS_ENABLE_ADDRESS	,	V_44
hif_read_write_sync	,	F_7
ath6kldev_proc_cpu_intr	,	F_21
ath6kl_err	,	F_5
counter_int_status	,	V_35
req	,	V_2
read	,	V_47
MS	,	F_20
scat_req	,	V_46
"lookAhead is zero!\n"	,	L_21
ath6kl_hif_scat_req_rw	,	F_17
HOST_INT_STATUS_ERROR	,	V_78
done	,	V_72
ERROR_STATUS_ENABLE_RX_UNDERFLOW	,	V_85
"hif interrupt processing is sync only\n"	,	L_28
scat_list	,	V_8
HOST_INT_STATUS_ADDRESS	,	V_29
irq_en_reg	,	V_41
HIF_WR_SYNC_BYTE_FIX	,	V_68
irq_proc_reg	,	V_30
chk_irq_status_cnt	,	V_76
"block size: %d, mbox addr:0x%X\n"	,	L_27
HOST_INT_STATUS_CPU	,	V_77
ath6kldev_submit_scat_req	,	F_16
cpu_int_status_en	,	V_70
virt_dma_buf	,	V_6
cpu_int_status	,	V_69
timeout	,	V_23
ath6kldev_poll_mboxmsg_rx	,	F_9
ATH6KL_DBG_TRC	,	V_92
ath6kldev_unmask_intrs	,	F_29
"cpu interrupt\n"	,	L_18
le32_to_cpu	,	F_10
ath6kl_dbg	,	F_3
enable_rx	,	V_37
addr	,	V_49
block_size	,	V_89
"rd"	,	L_9
"ath6kldev_rw_comp_handler (pkt:0x%p , status: %d\n"	,	L_1
err_int_status_en	,	V_84
ath6kl_irq_proc_registers	,	V_24
WARN_ON	,	F_8
ATH6KL_DBG_HTC_RECV	,	V_14
ATH6KL_TARGET_DEBUG_INTR_MASK	,	V_36
spin_unlock_bh	,	F_15
HIF_MBOX_WIDTH	,	V_53
htc_packet	,	V_12
"error : wakeup\n"	,	L_15
ath6kldev_disable_intrs	,	F_28
"timeout waiting for recv message\n"	,	L_5
ath6kl_hif_irq_disable	,	F_32
block_mask	,	V_91
CPU_INT_STATUS_ADDRESS	,	V_71
ERROR_INT_STATUS_TX_OVERFLOW	,	V_66
ERROR_STATUS_ENABLE_TX_OVERFLOW	,	V_86
INT_STATUS_ENABLE_CPU	,	V_82
ath6kldev_rx_control	,	F_12
spin_lock_bh	,	F_13
reg_buf	,	V_62
