#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb  9 02:57:11 2023
# Process ID: 6735
# Current directory: /home/user/project
# Command line: vivado
# Log file: /home/user/project/vivado.log
# Journal file: /home/user/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/project/smartnav-vivado.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/../Tesis/Petalinux_Projects/ov7670/ov7670.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/project/Tesis/Petalinux_Projects/ov7670/ov7670.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_frmbuf_wr_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_frmbuf_wr_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_frmbuf_wr_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_frmbuf_wr_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_frmbuf_wr_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_demosaic_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_demosaic_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_demosaic_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_demosaic_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_v_demosaic_0_0' generated file not found '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 6567.109 ; gain = 181.047 ; free physical = 4438 ; free virtual = 18344
reset_run synth_1
reset_run design_1_v_demosaic_0_0_synth_1
reset_run design_1_v_frmbuf_wr_0_0_synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
[Thu Feb  9 02:57:44 2023] Launched design_1_v_demosaic_0_0_synth_1, design_1_v_frmbuf_wr_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_v_demosaic_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1/runme.log
design_1_v_frmbuf_wr_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/runme.log
synth_1: /home/user/project/smartnav-vivado.runs/synth_1/runme.log
[Thu Feb  9 02:57:45 2023] Launched impl_1...
Run output will be captured here: /home/user/project/smartnav-vivado.runs/impl_1/runme.log
reset_run synth_1
reset_run design_1_v_demosaic_0_0_synth_1
reset_run design_1_v_frmbuf_wr_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
[Thu Feb  9 03:05:21 2023] Launched design_1_v_demosaic_0_0_synth_1, design_1_v_frmbuf_wr_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_v_demosaic_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1/runme.log
design_1_v_frmbuf_wr_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/runme.log
synth_1: /home/user/project/smartnav-vivado.runs/synth_1/runme.log
[Thu Feb  9 03:05:22 2023] Launched impl_1...
Run output will be captured here: /home/user/project/smartnav-vivado.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 03:15:33 2023...
