// Seed: 1653960212
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output logic id_3
);
  initial SystemTFIdentifier(1'b0);
  assign #id_4 id_1 = id_0;
endmodule
`timescale 1 ps / 1 ps
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
