Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec  8 16:49:43 2023
| Host         : DESKTOP-3AJE33T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (14)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.703        0.000                      0                   45        0.174        0.000                      0                   45        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.703        0.000                      0                   45        0.174        0.000                      0                   45        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.958ns (22.090%)  route 3.379ns (77.910%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631     5.152    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=39, routed)          1.791     7.399    vga_sync_unit/y[8]
    SLICE_X10Y15         LUT4 (Prop_lut4_I3_O)        0.146     7.545 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=13, routed)          1.588     9.133    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X7Y12          LUT4 (Prop_lut4_I3_O)        0.356     9.489 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     9.489    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)        0.075    15.192    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.021ns (26.147%)  route 2.884ns (73.853%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.906     8.996    vga_sync_unit/v_count_reg0
    SLICE_X7Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    vga_sync_unit/CLK
    SLICE_X7Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.873    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.021ns (26.202%)  route 2.876ns (73.798%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.898     8.988    vga_sync_unit/v_count_reg0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.874    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.021ns (26.202%)  route 2.876ns (73.798%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.898     8.988    vga_sync_unit/v_count_reg0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.874    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.021ns (26.202%)  route 2.876ns (73.798%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.898     8.988    vga_sync_unit/v_count_reg0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.874    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.021ns (26.202%)  route 2.876ns (73.798%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.898     8.988    vga_sync_unit/v_count_reg0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.874    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.021ns (26.202%)  route 2.876ns (73.798%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.898     8.988    vga_sync_unit/v_count_reg0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.874    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.021ns (26.202%)  route 2.876ns (73.798%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.898     8.988    vga_sync_unit/v_count_reg0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y12          FDRE (Setup_fdre_C_CE)      -0.205    14.874    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.021ns (26.107%)  route 2.890ns (73.893%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.912     9.002    vga_sync_unit/v_count_reg0
    SLICE_X6Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    vga_sync_unit/CLK
    SLICE_X6Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          FDRE (Setup_fdre_C_CE)      -0.169    14.909    vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.021ns (26.107%)  route 2.890ns (73.893%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.570     5.091    vga_sync_unit/CLK
    SLICE_X10Y0          FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.478     5.569 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=31, routed)          0.845     6.414    vga_sync_unit/x[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.693     7.403    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  vga_sync_unit/h_count_reg[4]_i_2/O
                         net (fo=5, routed)           0.439     7.966    vga_sync_unit/h_count_reg[4]_i_2_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I2_O)        0.124     8.090 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.912     9.002    vga_sync_unit/v_count_reg0
    SLICE_X6Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    vga_sync_unit/CLK
    SLICE_X6Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          FDRE (Setup_fdre_C_CE)      -0.169    14.909    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.477    vga_sync_unit/CLK
    SLICE_X7Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=53, routed)          0.121     1.739    vga_sync_unit/x[8]
    SLICE_X6Y0           LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.865     1.992    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.120     1.610    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.716%)  route 0.160ns (46.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.477    vga_sync_unit/CLK
    SLICE_X7Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=53, routed)          0.160     1.778    vga_sync_unit/x[8]
    SLICE_X6Y0           LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.823    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.865     1.992    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.121     1.611    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.684%)  route 0.153ns (42.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.477    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=42, routed)          0.153     1.794    vga_sync_unit/x[6]
    SLICE_X7Y0           LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X7Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.865     1.992    vga_sync_unit/CLK
    SLICE_X7Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.091     1.581    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.878%)  route 0.192ns (51.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=32, routed)          0.192     1.807    vga_sync_unit/y[5]
    SLICE_X7Y12          LUT5 (Prop_lut5_I4_O)        0.043     1.850 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.107     1.580    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.643%)  route 0.202ns (49.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.567     1.450    vga_sync_unit/CLK
    SLICE_X10Y2          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=38, routed)          0.202     1.816    vga_sync_unit/x[1]
    SLICE_X10Y2          LUT3 (Prop_lut3_I1_O)        0.043     1.859 r  vga_sync_unit/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    vga_sync_unit/h_count_reg[1]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.837     1.964    vga_sync_unit/CLK
    SLICE_X10Y2          FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.133     1.583    vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.187     1.800    state
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  state_i_1/O
                         net (fo=1, routed)           0.000     1.845    state_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.091     1.563    state_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=32, routed)          0.190     1.805    vga_sync_unit/y[5]
    SLICE_X7Y12          LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.091     1.564    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=32, routed)          0.192     1.807    vga_sync_unit/y[5]
    SLICE_X7Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.852 r  vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    vga_sync_unit/CLK
    SLICE_X7Y12          FDRE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y12          FDRE (Hold_fdre_C_D)         0.092     1.565    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.263%)  route 0.183ns (46.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X6Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=41, routed)          0.183     1.820    vga_sync_unit/y[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    vga_sync_unit/CLK
    SLICE_X7Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.091     1.576    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.230ns (57.030%)  route 0.173ns (42.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.594     1.477    vga_sync_unit/CLK
    SLICE_X4Y0           FDRE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=3, routed)           0.173     1.778    vga_sync_unit/pixel_reg[1]
    SLICE_X4Y0           LUT2 (Prop_lut2_I1_O)        0.102     1.880 r  vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    vga_sync_unit/pixel_next[1]
    SLICE_X4Y0           FDRE                                         r  vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.865     1.992    vga_sync_unit/CLK
    SLICE_X4Y0           FDRE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.107     1.584    vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y3    rgb_reg1[-1111111108]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y3    rgb_reg1[-1111111108]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y0    rgb_reg1[-1111111109]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y3    rgb_reg1[-1111111109]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y0    rgb_reg1[-1111111110]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y3    rgb_reg1[-1111111110]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y1    rgb_reg1[-1111111111]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y0    rgb_reg1[-1111111111]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    rgb_reg1[-1111111108]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    rgb_reg1[-1111111108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111108]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111108]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111109]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111109]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111109]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111109]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111110]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111110]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    rgb_reg1[-1111111108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    rgb_reg1[-1111111108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111108]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111108]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111109]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111109]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111109]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    rgb_reg1[-1111111109]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111110]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y0    rgb_reg1[-1111111110]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.463ns  (logic 12.397ns (46.845%)  route 14.067ns (53.155%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    N17                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.722     4.644    sw_IBUF[10]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     8.495 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.497    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.015 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    11.271    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.945 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.945    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.184 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    13.947    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    14.279 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    14.985    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    15.312 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    15.312    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.713 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.713    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.936 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    17.237    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    17.536 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    18.213    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    18.365 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    19.514    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    19.840 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    19.840    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.216 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.216    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.333 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    20.333    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.648 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    21.799    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    22.106 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    22.106    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.656 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.656    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.770 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.770    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.083 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    24.050    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    24.356 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    24.356    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.757 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.373    26.130    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.124    26.254 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    26.254    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    26.463 r  vga_sync_unit/rgb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    26.463    vga_sync_unit_n_38
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.375ns  (logic 12.397ns (47.001%)  route 13.979ns (52.999%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    N17                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.722     4.644    sw_IBUF[10]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     8.495 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.497    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.015 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    11.271    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.945 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.945    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.184 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    13.947    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    14.279 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    14.985    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    15.312 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    15.312    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.713 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.713    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.936 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    17.237    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    17.536 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    18.213    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    18.365 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    19.514    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    19.840 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    19.840    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.216 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.216    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.333 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    20.333    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.648 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    21.799    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    22.106 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    22.106    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.656 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.656    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.770 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.770    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.083 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    24.050    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    24.356 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    24.356    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.757 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.285    26.042    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    26.166 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    26.166    vga_sync_unit/rgb_reg[11]_i_2_n_0
    SLICE_X30Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    26.375 r  vga_sync_unit/rgb_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    26.375    vga_sync_unit_n_37
    SLICE_X30Y12         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.217ns  (logic 12.429ns (47.406%)  route 13.789ns (52.594%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    N17                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.722     4.644    sw_IBUF[10]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     8.495 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.497    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.015 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    11.271    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.945 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.945    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.184 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    13.947    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    14.279 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    14.985    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    15.312 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    15.312    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.713 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.713    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.936 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    17.237    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    17.536 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    18.213    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    18.365 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    19.514    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    19.840 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    19.840    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.216 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.216    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.333 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    20.333    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.648 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    21.799    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    22.106 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    22.106    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.656 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.656    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.770 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.770    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.083 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    24.050    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    24.356 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    24.356    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.757 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.095    25.852    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.124    25.976 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    25.976    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    26.217 r  vga_sync_unit/rgb_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    26.217    vga_sync_unit_n_40
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.179ns  (logic 12.429ns (47.475%)  route 13.751ns (52.525%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    N17                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.722     4.644    sw_IBUF[10]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851     8.495 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002     8.497    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.015 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    11.271    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.945 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.945    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.184 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    13.947    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    14.279 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    14.985    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    15.312 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    15.312    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.713 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    15.713    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.936 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    17.237    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    17.536 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    18.213    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    18.365 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    19.514    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    19.840 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    19.840    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.216 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.216    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.333 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    20.333    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.648 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    21.799    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    22.106 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    22.106    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.656 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.656    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.770 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.770    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.083 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    24.050    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    24.356 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    24.356    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.757 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.057    25.814    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    25.938 r  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    25.938    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X30Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    26.179 r  vga_sync_unit/rgb_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    26.179    vga_sync_unit_n_39
    SLICE_X30Y12         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.421ns  (logic 12.623ns (49.655%)  route 12.798ns (50.345%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           1.882     2.821    sw_IBUF[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851     6.672 r  rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.674    rgb_reg2__5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.192 r  rgb_reg2__6/P[4]
                         net (fo=1, routed)           1.364     9.556    vga_sync_unit/I5[21]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.230 r  vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.230    vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.469 r  vga_sync_unit/rgb_reg_reg[3]_i_24/O[2]
                         net (fo=22, routed)          1.267    11.735    vga_sync_unit/rgb_reg_reg[3]_i_24_n_5
    SLICE_X1Y7           LUT3 (Prop_lut3_I2_O)        0.327    12.062 r  vga_sync_unit/rgb_reg[3]_i_165/O
                         net (fo=4, routed)           1.261    13.324    vga_sync_unit/rgb_reg[3]_i_165_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.332    13.656 r  vga_sync_unit/rgb_reg[3]_i_169/O
                         net (fo=1, routed)           0.000    13.656    vga_sync_unit/rgb_reg[3]_i_169_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.188 r  vga_sync_unit/rgb_reg_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    14.188    vga_sync_unit/rgb_reg_reg[3]_i_83_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.410 r  vga_sync_unit/rgb_reg_reg[3]_i_91/O[0]
                         net (fo=3, routed)           0.956    15.365    vga_sync_unit/rgb_reg_reg[3]_i_91_n_7
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.299    15.664 r  vga_sync_unit/rgb_reg[3]_i_81/O
                         net (fo=2, routed)           1.403    17.068    vga_sync_unit/rgb_reg[3]_i_81_n_0
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.152    17.220 r  vga_sync_unit/rgb_reg[3]_i_29/O
                         net (fo=2, routed)           1.007    18.227    vga_sync_unit/rgb_reg[3]_i_29_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.332    18.559 r  vga_sync_unit/rgb_reg[3]_i_33/O
                         net (fo=1, routed)           0.000    18.559    vga_sync_unit/rgb_reg[3]_i_33_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.960 r  vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.960    vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  vga_sync_unit/rgb_reg_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    19.074    vga_sync_unit/rgb_reg_reg[3]_i_265_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.188 r  vga_sync_unit/rgb_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.188    vga_sync_unit/rgb_reg_reg[3]_i_136_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.522 r  vga_sync_unit/rgb_reg_reg[3]_i_68/O[1]
                         net (fo=3, routed)           0.844    20.366    vga_sync_unit/rgb_reg_reg[3]_i_68_n_6
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.303    20.669 r  vga_sync_unit/rgb_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    20.669    vga_sync_unit/rgb_reg[3]_i_71_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.219 r  vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.219    vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.441 r  vga_sync_unit/rgb_reg_reg[3]_i_7/O[0]
                         net (fo=3, routed)           1.245    22.686    vga_sync_unit/rgb_reg_reg[3]_i_7_n_7
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.299    22.985 r  vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    22.985    vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.518 r  vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.567    25.085    vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124    25.209 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    25.209    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I0_O)      0.212    25.421 r  vga_sync_unit/rgb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.421    vga_sync_unit_n_47
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.421ns  (logic 12.623ns (49.655%)  route 12.798ns (50.345%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           1.882     2.821    sw_IBUF[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851     6.672 r  rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.674    rgb_reg2__5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     8.192 r  rgb_reg2__6/P[4]
                         net (fo=1, routed)           1.364     9.556    vga_sync_unit/I5[21]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.230 r  vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.230    vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.469 r  vga_sync_unit/rgb_reg_reg[3]_i_24/O[2]
                         net (fo=22, routed)          1.267    11.735    vga_sync_unit/rgb_reg_reg[3]_i_24_n_5
    SLICE_X1Y7           LUT3 (Prop_lut3_I2_O)        0.327    12.062 r  vga_sync_unit/rgb_reg[3]_i_165/O
                         net (fo=4, routed)           1.261    13.324    vga_sync_unit/rgb_reg[3]_i_165_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.332    13.656 r  vga_sync_unit/rgb_reg[3]_i_169/O
                         net (fo=1, routed)           0.000    13.656    vga_sync_unit/rgb_reg[3]_i_169_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.188 r  vga_sync_unit/rgb_reg_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    14.188    vga_sync_unit/rgb_reg_reg[3]_i_83_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.410 r  vga_sync_unit/rgb_reg_reg[3]_i_91/O[0]
                         net (fo=3, routed)           0.956    15.365    vga_sync_unit/rgb_reg_reg[3]_i_91_n_7
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.299    15.664 r  vga_sync_unit/rgb_reg[3]_i_81/O
                         net (fo=2, routed)           1.403    17.068    vga_sync_unit/rgb_reg[3]_i_81_n_0
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.152    17.220 r  vga_sync_unit/rgb_reg[3]_i_29/O
                         net (fo=2, routed)           1.007    18.227    vga_sync_unit/rgb_reg[3]_i_29_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.332    18.559 r  vga_sync_unit/rgb_reg[3]_i_33/O
                         net (fo=1, routed)           0.000    18.559    vga_sync_unit/rgb_reg[3]_i_33_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.960 r  vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.960    vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.074 r  vga_sync_unit/rgb_reg_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    19.074    vga_sync_unit/rgb_reg_reg[3]_i_265_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.188 r  vga_sync_unit/rgb_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.188    vga_sync_unit/rgb_reg_reg[3]_i_136_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.522 r  vga_sync_unit/rgb_reg_reg[3]_i_68/O[1]
                         net (fo=3, routed)           0.844    20.366    vga_sync_unit/rgb_reg_reg[3]_i_68_n_6
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.303    20.669 r  vga_sync_unit/rgb_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    20.669    vga_sync_unit/rgb_reg[3]_i_71_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.219 r  vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.219    vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.441 r  vga_sync_unit/rgb_reg_reg[3]_i_7/O[0]
                         net (fo=3, routed)           1.245    22.686    vga_sync_unit/rgb_reg_reg[3]_i_7_n_7
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.299    22.985 r  vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    22.985    vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.518 r  vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.567    25.085    vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124    25.209 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    25.209    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X4Y12          MUXF7 (Prop_muxf7_I0_O)      0.212    25.421 r  vga_sync_unit/rgb_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.421    vga_sync_unit_n_46
    SLICE_X4Y12          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.376ns  (logic 12.643ns (49.822%)  route 12.733ns (50.178%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           2.353     3.284    sw_IBUF[7]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     7.135 r  rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.137    rgb_reg2__7_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.655 r  rgb_reg2__8/P[3]
                         net (fo=1, routed)           0.839     9.494    vga_sync_unit/I6[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.150 r  vga_sync_unit/rgb_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.150    vga_sync_unit/rgb_reg_reg[7]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.372 f  vga_sync_unit/rgb_reg_reg[7]_i_24/O[0]
                         net (fo=21, routed)          1.688    12.060    vga_sync_unit/rgb_reg_reg[7]_i_24_n_7
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.321    12.381 r  vga_sync_unit/rgb_reg[7]_i_203/O
                         net (fo=4, routed)           1.699    14.080    vga_sync_unit/rgb_reg[7]_i_203_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.328    14.408 r  vga_sync_unit/rgb_reg[6]_i_120/O
                         net (fo=1, routed)           0.000    14.408    vga_sync_unit/rgb_reg[6]_i_120_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.941 r  vga_sync_unit/rgb_reg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.941    vga_sync_unit/rgb_reg_reg[6]_i_44_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.058 r  vga_sync_unit/rgb_reg_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.058    vga_sync_unit/rgb_reg_reg[6]_i_27_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.175 r  vga_sync_unit/rgb_reg_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.000    15.175    vga_sync_unit/rgb_reg_reg[7]_i_85_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.332 f  vga_sync_unit/rgb_reg_reg[7]_i_83/CO[1]
                         net (fo=32, routed)          1.555    16.886    vga_sync_unit/rgb_reg_reg[7]_i_83_n_2
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.361    17.247 r  vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           1.114    18.361    vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.331    18.692 r  vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    18.692    vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.225 r  vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.225    vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.342 r  vga_sync_unit/rgb_reg_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.342    vga_sync_unit/rgb_reg_reg[7]_i_68_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.665 r  vga_sync_unit/rgb_reg_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.949    20.614    vga_sync_unit/rgb_reg_reg[7]_i_26_n_6
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.306    20.920 r  vga_sync_unit/rgb_reg[7]_i_69/O
                         net (fo=1, routed)           0.000    20.920    vga_sync_unit/rgb_reg[7]_i_69_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.321 r  vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.176    22.831    vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.303    23.134 r  vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    23.134    vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.684 r  vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.359    25.043    vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.124    25.167 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    25.167    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    25.376 r  vga_sync_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.376    vga_sync_unit_n_42
    SLICE_X12Y17         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.301ns  (logic 12.643ns (49.969%)  route 12.658ns (50.031%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           2.353     3.284    sw_IBUF[7]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     7.135 r  rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.137    rgb_reg2__7_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.655 r  rgb_reg2__8/P[3]
                         net (fo=1, routed)           0.839     9.494    vga_sync_unit/I6[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.150 r  vga_sync_unit/rgb_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.150    vga_sync_unit/rgb_reg_reg[7]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.372 f  vga_sync_unit/rgb_reg_reg[7]_i_24/O[0]
                         net (fo=21, routed)          1.688    12.060    vga_sync_unit/rgb_reg_reg[7]_i_24_n_7
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.321    12.381 r  vga_sync_unit/rgb_reg[7]_i_203/O
                         net (fo=4, routed)           1.699    14.080    vga_sync_unit/rgb_reg[7]_i_203_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.328    14.408 r  vga_sync_unit/rgb_reg[6]_i_120/O
                         net (fo=1, routed)           0.000    14.408    vga_sync_unit/rgb_reg[6]_i_120_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.941 r  vga_sync_unit/rgb_reg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.941    vga_sync_unit/rgb_reg_reg[6]_i_44_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.058 r  vga_sync_unit/rgb_reg_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.058    vga_sync_unit/rgb_reg_reg[6]_i_27_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.175 r  vga_sync_unit/rgb_reg_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.000    15.175    vga_sync_unit/rgb_reg_reg[7]_i_85_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.332 f  vga_sync_unit/rgb_reg_reg[7]_i_83/CO[1]
                         net (fo=32, routed)          1.555    16.886    vga_sync_unit/rgb_reg_reg[7]_i_83_n_2
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.361    17.247 r  vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           1.114    18.361    vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.331    18.692 r  vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    18.692    vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.225 r  vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.225    vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.342 r  vga_sync_unit/rgb_reg_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.342    vga_sync_unit/rgb_reg_reg[7]_i_68_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.665 r  vga_sync_unit/rgb_reg_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.949    20.614    vga_sync_unit/rgb_reg_reg[7]_i_26_n_6
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.306    20.920 r  vga_sync_unit/rgb_reg[7]_i_69/O
                         net (fo=1, routed)           0.000    20.920    vga_sync_unit/rgb_reg[7]_i_69_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.321 r  vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.176    22.831    vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.303    23.134 r  vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    23.134    vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.684 r  vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.284    24.968    vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I1_O)        0.124    25.092 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    25.092    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    25.301 r  vga_sync_unit/rgb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    25.301    vga_sync_unit_n_44
    SLICE_X12Y16         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.249ns  (logic 12.675ns (50.198%)  route 12.574ns (49.802%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           2.353     3.284    sw_IBUF[7]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     7.135 r  rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.137    rgb_reg2__7_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.655 r  rgb_reg2__8/P[3]
                         net (fo=1, routed)           0.839     9.494    vga_sync_unit/I6[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.150 r  vga_sync_unit/rgb_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.150    vga_sync_unit/rgb_reg_reg[7]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.372 f  vga_sync_unit/rgb_reg_reg[7]_i_24/O[0]
                         net (fo=21, routed)          1.688    12.060    vga_sync_unit/rgb_reg_reg[7]_i_24_n_7
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.321    12.381 r  vga_sync_unit/rgb_reg[7]_i_203/O
                         net (fo=4, routed)           1.699    14.080    vga_sync_unit/rgb_reg[7]_i_203_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.328    14.408 r  vga_sync_unit/rgb_reg[6]_i_120/O
                         net (fo=1, routed)           0.000    14.408    vga_sync_unit/rgb_reg[6]_i_120_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.941 r  vga_sync_unit/rgb_reg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.941    vga_sync_unit/rgb_reg_reg[6]_i_44_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.058 r  vga_sync_unit/rgb_reg_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.058    vga_sync_unit/rgb_reg_reg[6]_i_27_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.175 r  vga_sync_unit/rgb_reg_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.000    15.175    vga_sync_unit/rgb_reg_reg[7]_i_85_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.332 f  vga_sync_unit/rgb_reg_reg[7]_i_83/CO[1]
                         net (fo=32, routed)          1.555    16.886    vga_sync_unit/rgb_reg_reg[7]_i_83_n_2
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.361    17.247 r  vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           1.114    18.361    vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.331    18.692 r  vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    18.692    vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.225 r  vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.225    vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.342 r  vga_sync_unit/rgb_reg_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.342    vga_sync_unit/rgb_reg_reg[7]_i_68_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.665 r  vga_sync_unit/rgb_reg_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.949    20.614    vga_sync_unit/rgb_reg_reg[7]_i_26_n_6
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.306    20.920 r  vga_sync_unit/rgb_reg[7]_i_69/O
                         net (fo=1, routed)           0.000    20.920    vga_sync_unit/rgb_reg[7]_i_69_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.321 r  vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.176    22.831    vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.303    23.134 r  vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    23.134    vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.684 r  vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.200    24.884    vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.124    25.008 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    25.008    vga_sync_unit/rgb_reg[7]_i_2_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I0_O)      0.241    25.249 r  vga_sync_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.249    vga_sync_unit_n_41
    SLICE_X12Y17         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.175ns  (logic 12.675ns (50.347%)  route 12.500ns (49.653%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=2 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           2.353     3.284    sw_IBUF[7]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     7.135 r  rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002     7.137    rgb_reg2__7_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.655 r  rgb_reg2__8/P[3]
                         net (fo=1, routed)           0.839     9.494    vga_sync_unit/I6[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.150 r  vga_sync_unit/rgb_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.150    vga_sync_unit/rgb_reg_reg[7]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.372 f  vga_sync_unit/rgb_reg_reg[7]_i_24/O[0]
                         net (fo=21, routed)          1.688    12.060    vga_sync_unit/rgb_reg_reg[7]_i_24_n_7
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.321    12.381 r  vga_sync_unit/rgb_reg[7]_i_203/O
                         net (fo=4, routed)           1.699    14.080    vga_sync_unit/rgb_reg[7]_i_203_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.328    14.408 r  vga_sync_unit/rgb_reg[6]_i_120/O
                         net (fo=1, routed)           0.000    14.408    vga_sync_unit/rgb_reg[6]_i_120_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.941 r  vga_sync_unit/rgb_reg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    14.941    vga_sync_unit/rgb_reg_reg[6]_i_44_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.058 r  vga_sync_unit/rgb_reg_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.058    vga_sync_unit/rgb_reg_reg[6]_i_27_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.175 r  vga_sync_unit/rgb_reg_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.000    15.175    vga_sync_unit/rgb_reg_reg[7]_i_85_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.332 f  vga_sync_unit/rgb_reg_reg[7]_i_83/CO[1]
                         net (fo=32, routed)          1.555    16.886    vga_sync_unit/rgb_reg_reg[7]_i_83_n_2
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.361    17.247 r  vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           1.114    18.361    vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.331    18.692 r  vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    18.692    vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.225 r  vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    19.225    vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.342 r  vga_sync_unit/rgb_reg_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.342    vga_sync_unit/rgb_reg_reg[7]_i_68_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.665 r  vga_sync_unit/rgb_reg_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.949    20.614    vga_sync_unit/rgb_reg_reg[7]_i_26_n_6
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.306    20.920 r  vga_sync_unit/rgb_reg[7]_i_69/O
                         net (fo=1, routed)           0.000    20.920    vga_sync_unit/rgb_reg[7]_i_69_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.321 r  vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.655 r  vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.176    22.831    vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.303    23.134 r  vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    23.134    vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.684 r  vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.126    24.810    vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I1_O)        0.124    24.934 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    24.934    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I0_O)      0.241    25.175 r  vga_sync_unit/rgb_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.175    vga_sync_unit_n_43
    SLICE_X12Y16         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.364ns (68.435%)  route 0.629ns (31.565%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  rgb_reg_reg[1]/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.208     0.208 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.136     0.344    vga_sync_unit/rgb[11][1]
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.389 r  vga_sync_unit/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.493     0.882    rgb_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.993 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.993    rgb[1]
    V14                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.391ns (66.190%)  route 0.710ns (33.810%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  rgb_reg_reg[3]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.231     0.231 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.275     0.506    vga_sync_unit/rgb[11][3]
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.551 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.435     0.986    rgb_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     2.101 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.101    rgb[3]
    U16                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.392ns (63.236%)  route 0.809ns (36.764%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  rgb_reg_reg[0]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.231     0.231 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.309     0.540    vga_sync_unit/rgb[11][0]
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.585 r  vga_sync_unit/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.085    rgb_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     2.202 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.202    rgb[0]
    U14                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.015ns (45.968%)  route 1.193ns (54.032%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.594     0.754    sw_IBUF[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[3]_P[14])
                                                      0.571     1.325 r  rgb_reg2__2/P[14]
                         net (fo=1, routed)           0.275     1.600    vga_sync_unit/I2[31]
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.709 r  vga_sync_unit/rgb_reg_reg[7]_i_11/O[3]
                         net (fo=19, routed)          0.324     2.033    vga_sync_unit/rgb_reg_reg[7]_i_11_n_4
    SLICE_X12Y17         LUT5 (Prop_lut5_I2_O)        0.111     2.144 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     2.144    vga_sync_unit/rgb_reg[6]_i_3_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I1_O)      0.064     2.208 r  vga_sync_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.208    vga_sync_unit_n_42
    SLICE_X12Y17         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.405ns (62.212%)  route 0.853ns (37.788%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE                         0.000     0.000 r  rgb_reg_reg[10]/C
    SLICE_X30Y14         FDRE (Prop_fdre_C_Q)         0.231     0.231 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.340     0.571    vga_sync_unit/rgb[11][10]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.616 r  vga_sync_unit/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.129    rgb_OBUF[10]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.258 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.258    rgb[10]
    W16                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.367ns (60.260%)  route 0.902ns (39.740%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE                         0.000     0.000 r  rgb_reg_reg[2]/C
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.208     0.208 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.401     0.609    vga_sync_unit/rgb[11][2]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.654 r  vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.155    rgb_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     2.269 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.269    rgb[2]
    V13                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.026ns (45.017%)  route 1.253ns (54.983%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.594     0.754    sw_IBUF[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[3]_P[14])
                                                      0.571     1.325 r  rgb_reg2__2/P[14]
                         net (fo=1, routed)           0.275     1.600    vga_sync_unit/I2[31]
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.709 r  vga_sync_unit/rgb_reg_reg[7]_i_11/O[3]
                         net (fo=19, routed)          0.384     2.093    vga_sync_unit/rgb_reg_reg[7]_i_11_n_4
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.111     2.204 r  vga_sync_unit/rgb_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     2.204    vga_sync_unit/rgb_reg[5]_i_3_n_0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I1_O)      0.075     2.279 r  vga_sync_unit/rgb_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.279    vga_sync_unit_n_43
    SLICE_X12Y16         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.391ns (60.403%)  route 0.912ns (39.597%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  rgb_reg_reg[5]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.231     0.231 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.253     0.484    vga_sync_unit/rgb[11][5]
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.529 r  vga_sync_unit/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.659     1.188    rgb_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.302 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.302    rgb[5]
    W14                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.401ns (60.256%)  route 0.924ns (39.744%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  rgb_reg_reg[4]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.231     0.231 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.301     0.532    vga_sync_unit/rgb[11][4]
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.577 r  vga_sync_unit/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.623     1.200    rgb_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.324 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.324    rgb[4]
    U15                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.394ns (59.755%)  route 0.939ns (40.245%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE                         0.000     0.000 r  rgb_reg_reg[11]/C
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.231     0.231 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.207     0.438    vga_sync_unit/rgb[11][11]
    SLICE_X28Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.483 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.732     1.215    rgb_OBUF[11]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.332 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.332    rgb[11]
    V17                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.795ns  (logic 12.425ns (44.703%)  route 15.370ns (55.297%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.657     8.550    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.674 r  vga_sync_unit/rgb_reg2__5_i_6/O
                         net (fo=3, routed)           2.274    10.948    rgb_reg3[6]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.984 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.986    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.504 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    17.759    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    18.433 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    18.433    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    20.436    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    20.768 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    21.473    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    21.800 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    21.800    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.201 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.201    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.424 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    23.725    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    24.024 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    24.701    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    24.853 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    26.002    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    26.328 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    26.328    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.704 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.704    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    26.821    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.136 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    28.287    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    28.594 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    28.594    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.144    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.258    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    30.539    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    30.845 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    30.845    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.246 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.373    32.619    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.124    32.743 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    32.743    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    32.952 r  vga_sync_unit/rgb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    32.952    vga_sync_unit_n_38
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.707ns  (logic 12.425ns (44.845%)  route 15.282ns (55.155%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.657     8.550    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.674 r  vga_sync_unit/rgb_reg2__5_i_6/O
                         net (fo=3, routed)           2.274    10.948    rgb_reg3[6]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.984 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.986    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.504 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    17.759    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    18.433 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    18.433    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    20.436    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    20.768 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    21.473    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    21.800 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    21.800    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.201 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.201    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.424 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    23.725    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    24.024 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    24.701    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    24.853 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    26.002    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    26.328 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    26.328    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.704 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.704    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    26.821    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.136 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    28.287    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    28.594 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    28.594    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.144    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.258    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    30.539    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    30.845 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    30.845    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.246 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.285    32.531    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    32.655 r  vga_sync_unit/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    32.655    vga_sync_unit/rgb_reg[11]_i_2_n_0
    SLICE_X30Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    32.864 r  vga_sync_unit/rgb_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    32.864    vga_sync_unit_n_37
    SLICE_X30Y12         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.549ns  (logic 12.457ns (45.218%)  route 15.092ns (54.782%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.657     8.550    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.674 r  vga_sync_unit/rgb_reg2__5_i_6/O
                         net (fo=3, routed)           2.274    10.948    rgb_reg3[6]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.984 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.986    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.504 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    17.759    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    18.433 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    18.433    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    20.436    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    20.768 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    21.473    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    21.800 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    21.800    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.201 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.201    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.424 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    23.725    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    24.024 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    24.701    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    24.853 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    26.002    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    26.328 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    26.328    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.704 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.704    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    26.821    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.136 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    28.287    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    28.594 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    28.594    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.144    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.258    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    30.539    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    30.845 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    30.845    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.246 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.095    32.341    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y14         LUT5 (Prop_lut5_I1_O)        0.124    32.465 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    32.465    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X30Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    32.706 r  vga_sync_unit/rgb_reg_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    32.706    vga_sync_unit_n_40
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.511ns  (logic 12.457ns (45.281%)  route 15.054ns (54.719%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.657     8.550    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.674 r  vga_sync_unit/rgb_reg2__5_i_6/O
                         net (fo=3, routed)           2.274    10.948    rgb_reg3[6]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    14.984 r  rgb_reg2__9/PCOUT[47]
                         net (fo=1, routed)           0.002    14.986    rgb_reg2__9_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.504 r  rgb_reg2__10/P[0]
                         net (fo=1, routed)           1.255    17.759    vga_sync_unit/I7[17]
    SLICE_X36Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    18.433 r  vga_sync_unit/rgb_reg_reg[11]_i_134/CO[3]
                         net (fo=1, routed)           0.000    18.433    vga_sync_unit/rgb_reg_reg[11]_i_134_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 f  vga_sync_unit/rgb_reg_reg[11]_i_66/O[2]
                         net (fo=21, routed)          1.763    20.436    vga_sync_unit/rgb_reg1[22]
    SLICE_X28Y5          LUT3 (Prop_lut3_I1_O)        0.332    20.768 r  vga_sync_unit/rgb_reg[11]_i_170/O
                         net (fo=4, routed)           0.705    21.473    vga_sync_unit/rgb_reg[11]_i_170_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I3_O)        0.327    21.800 r  vga_sync_unit/rgb_reg[11]_i_174/O
                         net (fo=1, routed)           0.000    21.800    vga_sync_unit/rgb_reg[11]_i_174_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.201 r  vga_sync_unit/rgb_reg_reg[11]_i_84/CO[3]
                         net (fo=1, routed)           0.000    22.201    vga_sync_unit/rgb_reg_reg[11]_i_84_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.424 r  vga_sync_unit/rgb_reg_reg[11]_i_89/O[0]
                         net (fo=3, routed)           1.301    23.725    vga_sync_unit/rgb_reg_reg[11]_i_89_n_7
    SLICE_X37Y7          LUT3 (Prop_lut3_I0_O)        0.299    24.024 r  vga_sync_unit/rgb_reg[11]_i_81/O
                         net (fo=2, routed)           0.677    24.701    vga_sync_unit/rgb_reg[11]_i_81_n_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I1_O)        0.152    24.853 r  vga_sync_unit/rgb_reg[11]_i_29/O
                         net (fo=2, routed)           1.149    26.002    vga_sync_unit/rgb_reg[11]_i_29_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.326    26.328 r  vga_sync_unit/rgb_reg[11]_i_33/O
                         net (fo=1, routed)           0.000    26.328    vga_sync_unit/rgb_reg[11]_i_33_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.704 r  vga_sync_unit/rgb_reg_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.704    vga_sync_unit/rgb_reg_reg[11]_i_8_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.821 r  vga_sync_unit/rgb_reg_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000    26.821    vga_sync_unit/rgb_reg_reg[11]_i_265_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.136 r  vga_sync_unit/rgb_reg_reg[11]_i_136/O[3]
                         net (fo=3, routed)           1.151    28.287    vga_sync_unit/rgb_reg_reg[11]_i_136_n_4
    SLICE_X31Y8          LUT2 (Prop_lut2_I0_O)        0.307    28.594 r  vga_sync_unit/rgb_reg[11]_i_139/O
                         net (fo=1, routed)           0.000    28.594    vga_sync_unit/rgb_reg[11]_i_139_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.144 r  vga_sync_unit/rgb_reg_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.144    vga_sync_unit/rgb_reg_reg[11]_i_67_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.258 r  vga_sync_unit/rgb_reg_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.258    vga_sync_unit/rgb_reg_reg[11]_i_25_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.571 r  vga_sync_unit/rgb_reg_reg[11]_i_7/O[3]
                         net (fo=5, routed)           0.968    30.539    vga_sync_unit/rgb_reg_reg[11]_i_7_n_4
    SLICE_X29Y9          LUT4 (Prop_lut4_I2_O)        0.306    30.845 r  vga_sync_unit/rgb_reg[11]_i_20/O
                         net (fo=1, routed)           0.000    30.845    vga_sync_unit/rgb_reg[11]_i_20_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.246 r  vga_sync_unit/rgb_reg_reg[11]_i_5/CO[3]
                         net (fo=4, routed)           1.057    32.303    vga_sync_unit/rgb_reg_reg[11]_i_5_n_0
    SLICE_X30Y12         LUT5 (Prop_lut5_I1_O)        0.124    32.427 r  vga_sync_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    32.427    vga_sync_unit/rgb_reg[9]_i_2_n_0
    SLICE_X30Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    32.668 r  vga_sync_unit/rgb_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    32.668    vga_sync_unit_n_39
    SLICE_X30Y12         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.480ns  (logic 12.635ns (45.979%)  route 14.845ns (54.021%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.821     8.714    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.838 r  vga_sync_unit/rgb_reg2__5_i_1/O
                         net (fo=10, routed)          1.014     9.852    vga_sync_unit_n_14
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.888 r  rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.890    rgb_reg2__5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.408 r  rgb_reg2__6/P[4]
                         net (fo=1, routed)           1.364    16.772    vga_sync_unit/I5[21]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    17.446 r  vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.446    vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.685 r  vga_sync_unit/rgb_reg_reg[3]_i_24/O[2]
                         net (fo=22, routed)          1.267    18.951    vga_sync_unit/rgb_reg_reg[3]_i_24_n_5
    SLICE_X1Y7           LUT3 (Prop_lut3_I2_O)        0.327    19.278 r  vga_sync_unit/rgb_reg[3]_i_165/O
                         net (fo=4, routed)           1.261    20.540    vga_sync_unit/rgb_reg[3]_i_165_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.332    20.872 r  vga_sync_unit/rgb_reg[3]_i_169/O
                         net (fo=1, routed)           0.000    20.872    vga_sync_unit/rgb_reg[3]_i_169_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.404 r  vga_sync_unit/rgb_reg_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.404    vga_sync_unit/rgb_reg_reg[3]_i_83_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.626 r  vga_sync_unit/rgb_reg_reg[3]_i_91/O[0]
                         net (fo=3, routed)           0.956    22.582    vga_sync_unit/rgb_reg_reg[3]_i_91_n_7
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.299    22.881 r  vga_sync_unit/rgb_reg[3]_i_81/O
                         net (fo=2, routed)           1.403    24.284    vga_sync_unit/rgb_reg[3]_i_81_n_0
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.152    24.436 r  vga_sync_unit/rgb_reg[3]_i_29/O
                         net (fo=2, routed)           1.007    25.443    vga_sync_unit/rgb_reg[3]_i_29_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.332    25.775 r  vga_sync_unit/rgb_reg[3]_i_33/O
                         net (fo=1, routed)           0.000    25.775    vga_sync_unit/rgb_reg[3]_i_33_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.176 r  vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.176    vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  vga_sync_unit/rgb_reg_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    26.290    vga_sync_unit/rgb_reg_reg[3]_i_265_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  vga_sync_unit/rgb_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.404    vga_sync_unit/rgb_reg_reg[3]_i_136_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 r  vga_sync_unit/rgb_reg_reg[3]_i_68/O[1]
                         net (fo=3, routed)           0.844    27.582    vga_sync_unit/rgb_reg_reg[3]_i_68_n_6
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.303    27.885 r  vga_sync_unit/rgb_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    27.885    vga_sync_unit/rgb_reg[3]_i_71_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.435    vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.657 r  vga_sync_unit/rgb_reg_reg[3]_i_7/O[0]
                         net (fo=3, routed)           1.245    29.902    vga_sync_unit/rgb_reg_reg[3]_i_7_n_7
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.299    30.201 r  vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    30.201    vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.734 r  vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.567    32.301    vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124    32.425 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    32.425    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I0_O)      0.212    32.637 r  vga_sync_unit/rgb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    32.637    vga_sync_unit_n_47
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.480ns  (logic 12.635ns (45.979%)  route 14.845ns (54.021%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.821     8.714    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X15Y5          LUT5 (Prop_lut5_I3_O)        0.124     8.838 r  vga_sync_unit/rgb_reg2__5_i_1/O
                         net (fo=10, routed)          1.014     9.852    vga_sync_unit_n_14
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    13.888 r  rgb_reg2__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.890    rgb_reg2__5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.408 r  rgb_reg2__6/P[4]
                         net (fo=1, routed)           1.364    16.772    vga_sync_unit/I5[21]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    17.446 r  vga_sync_unit/rgb_reg_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.446    vga_sync_unit/rgb_reg_reg[3]_i_66_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.685 r  vga_sync_unit/rgb_reg_reg[3]_i_24/O[2]
                         net (fo=22, routed)          1.267    18.951    vga_sync_unit/rgb_reg_reg[3]_i_24_n_5
    SLICE_X1Y7           LUT3 (Prop_lut3_I2_O)        0.327    19.278 r  vga_sync_unit/rgb_reg[3]_i_165/O
                         net (fo=4, routed)           1.261    20.540    vga_sync_unit/rgb_reg[3]_i_165_n_0
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.332    20.872 r  vga_sync_unit/rgb_reg[3]_i_169/O
                         net (fo=1, routed)           0.000    20.872    vga_sync_unit/rgb_reg[3]_i_169_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.404 r  vga_sync_unit/rgb_reg_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.404    vga_sync_unit/rgb_reg_reg[3]_i_83_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.626 r  vga_sync_unit/rgb_reg_reg[3]_i_91/O[0]
                         net (fo=3, routed)           0.956    22.582    vga_sync_unit/rgb_reg_reg[3]_i_91_n_7
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.299    22.881 r  vga_sync_unit/rgb_reg[3]_i_81/O
                         net (fo=2, routed)           1.403    24.284    vga_sync_unit/rgb_reg[3]_i_81_n_0
    SLICE_X4Y3           LUT5 (Prop_lut5_I1_O)        0.152    24.436 r  vga_sync_unit/rgb_reg[3]_i_29/O
                         net (fo=2, routed)           1.007    25.443    vga_sync_unit/rgb_reg[3]_i_29_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.332    25.775 r  vga_sync_unit/rgb_reg[3]_i_33/O
                         net (fo=1, routed)           0.000    25.775    vga_sync_unit/rgb_reg[3]_i_33_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.176 r  vga_sync_unit/rgb_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    26.176    vga_sync_unit/rgb_reg_reg[3]_i_8_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  vga_sync_unit/rgb_reg_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    26.290    vga_sync_unit/rgb_reg_reg[3]_i_265_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  vga_sync_unit/rgb_reg_reg[3]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.404    vga_sync_unit/rgb_reg_reg[3]_i_136_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.738 r  vga_sync_unit/rgb_reg_reg[3]_i_68/O[1]
                         net (fo=3, routed)           0.844    27.582    vga_sync_unit/rgb_reg_reg[3]_i_68_n_6
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.303    27.885 r  vga_sync_unit/rgb_reg[3]_i_71/O
                         net (fo=1, routed)           0.000    27.885    vga_sync_unit/rgb_reg[3]_i_71_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.435 r  vga_sync_unit/rgb_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.435    vga_sync_unit/rgb_reg_reg[3]_i_25_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.657 r  vga_sync_unit/rgb_reg_reg[3]_i_7/O[0]
                         net (fo=3, routed)           1.245    29.902    vga_sync_unit/rgb_reg_reg[3]_i_7_n_7
    SLICE_X2Y9           LUT4 (Prop_lut4_I1_O)        0.299    30.201 r  vga_sync_unit/rgb_reg[3]_i_22/O
                         net (fo=1, routed)           0.000    30.201    vga_sync_unit/rgb_reg[3]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.734 r  vga_sync_unit/rgb_reg_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.567    32.301    vga_sync_unit/rgb_reg_reg[3]_i_5_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124    32.425 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    32.425    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X4Y12          MUXF7 (Prop_muxf7_I0_O)      0.212    32.637 r  vga_sync_unit/rgb_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    32.637    vga_sync_unit_n_46
    SLICE_X4Y12          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.433ns  (logic 13.132ns (47.870%)  route 14.301ns (52.130%))
  Logic Levels:           26  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    vga_sync_unit/CLK
    SLICE_X6Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=34, routed)          2.658     8.288    vga_sync_unit/y[3]
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.301     8.589 r  vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=11, routed)          1.014     9.602    vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X11Y20         LUT3 (Prop_lut3_I2_O)        0.152     9.754 r  vga_sync_unit/rgb_reg2_i_5/O
                         net (fo=3, routed)           0.755    10.509    vga_sync_unit_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.244    14.753 r  rgb_reg2/PCOUT[47]
                         net (fo=1, routed)           0.002    14.755    rgb_reg2_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    16.273 r  rgb_reg2__0/P[3]
                         net (fo=1, routed)           0.870    17.143    vga_sync_unit/rgb_reg20_in[20]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.799 r  vga_sync_unit/rgb_reg_reg[3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    17.799    vga_sync_unit/rgb_reg_reg[3]_i_96_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.038 r  vga_sync_unit/rgb_reg_reg[3]_i_50/O[2]
                         net (fo=22, routed)          1.522    19.560    vga_sync_unit/rgb_reg_reg[3]_i_50_n_5
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.327    19.887 r  vga_sync_unit/rgb_reg[3]_i_226/O
                         net (fo=2, routed)           0.810    20.698    vga_sync_unit/rgb_reg[3]_i_226_n_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I3_O)        0.332    21.030 r  vga_sync_unit/rgb_reg[3]_i_230/O
                         net (fo=1, routed)           0.000    21.030    vga_sync_unit/rgb_reg[3]_i_230_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.562 r  vga_sync_unit/rgb_reg_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    21.562    vga_sync_unit/rgb_reg_reg[3]_i_100_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.676 r  vga_sync_unit/rgb_reg_reg[3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    21.676    vga_sync_unit/rgb_reg_reg[3]_i_94_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.915 r  vga_sync_unit/rgb_reg_reg[3]_i_405/O[2]
                         net (fo=3, routed)           1.288    23.202    vga_sync_unit/rgb_reg_reg[3]_i_405_n_5
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.302    23.504 r  vga_sync_unit/rgb_reg[3]_i_456/O
                         net (fo=2, routed)           0.667    24.171    vga_sync_unit/rgb_reg[3]_i_456_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.124    24.295 r  vga_sync_unit/rgb_reg[3]_i_395/O
                         net (fo=2, routed)           1.070    25.365    vga_sync_unit/rgb_reg[3]_i_395_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124    25.489 r  vga_sync_unit/rgb_reg[3]_i_399/O
                         net (fo=1, routed)           0.000    25.489    vga_sync_unit/rgb_reg[3]_i_399_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.890 r  vga_sync_unit/rgb_reg_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    25.890    vga_sync_unit/rgb_reg_reg[3]_i_312_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.224 r  vga_sync_unit/rgb_reg_reg[3]_i_241/O[1]
                         net (fo=3, routed)           1.133    27.357    vga_sync_unit/rgb_reg_reg[3]_i_241_n_6
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.303    27.660 r  vga_sync_unit/rgb_reg[3]_i_391/O
                         net (fo=1, routed)           0.000    27.660    vga_sync_unit/rgb_reg[3]_i_391_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.061 r  vga_sync_unit/rgb_reg_reg[3]_i_311/CO[3]
                         net (fo=1, routed)           0.000    28.061    vga_sync_unit/rgb_reg_reg[3]_i_311_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.300 r  vga_sync_unit/rgb_reg_reg[3]_i_240/O[2]
                         net (fo=3, routed)           1.181    29.481    vga_sync_unit/rgb_reg_reg[3]_i_240_n_5
    SLICE_X2Y20          LUT4 (Prop_lut4_I2_O)        0.302    29.783 r  vga_sync_unit/rgb_reg[3]_i_309/O
                         net (fo=1, routed)           0.000    29.783    vga_sync_unit/rgb_reg[3]_i_309_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.316 r  vga_sync_unit/rgb_reg_reg[3]_i_231/CO[3]
                         net (fo=1, routed)           0.000    30.316    vga_sync_unit/rgb_reg_reg[3]_i_231_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.433 r  vga_sync_unit/rgb_reg_reg[3]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.433    vga_sync_unit/rgb_reg_reg[3]_i_104_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.550 r  vga_sync_unit/rgb_reg_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.550    vga_sync_unit/rgb_reg_reg[3]_i_45_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.707 r  vga_sync_unit/rgb_reg_reg[3]_i_10/CO[1]
                         net (fo=4, routed)           1.331    32.038    vga_sync_unit/rgb_reg_reg[3]_i_10_n_2
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.332    32.370 r  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    32.370    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I1_O)      0.214    32.584 r  vga_sync_unit/rgb_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    32.584    vga_sync_unit_n_48
    SLICE_X2Y12          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.420ns  (logic 12.899ns (47.042%)  route 14.521ns (52.958%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.981     8.874    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I3_O)        0.152     9.026 r  vga_sync_unit/rgb_reg2__6_i_1/O
                         net (fo=10, routed)          1.067    10.093    vga_sync_unit_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.244    14.337 r  rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002    14.339    rgb_reg2__7_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.857 r  rgb_reg2__8/P[3]
                         net (fo=1, routed)           0.839    16.696    vga_sync_unit/I6[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.352 r  vga_sync_unit/rgb_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.352    vga_sync_unit/rgb_reg_reg[7]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.574 f  vga_sync_unit/rgb_reg_reg[7]_i_24/O[0]
                         net (fo=21, routed)          1.688    19.262    vga_sync_unit/rgb_reg_reg[7]_i_24_n_7
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.321    19.583 r  vga_sync_unit/rgb_reg[7]_i_203/O
                         net (fo=4, routed)           1.699    21.282    vga_sync_unit/rgb_reg[7]_i_203_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.328    21.610 r  vga_sync_unit/rgb_reg[6]_i_120/O
                         net (fo=1, routed)           0.000    21.610    vga_sync_unit/rgb_reg[6]_i_120_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.143 r  vga_sync_unit/rgb_reg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.143    vga_sync_unit/rgb_reg_reg[6]_i_44_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.260 r  vga_sync_unit/rgb_reg_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.260    vga_sync_unit/rgb_reg_reg[6]_i_27_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  vga_sync_unit/rgb_reg_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.000    22.377    vga_sync_unit/rgb_reg_reg[7]_i_85_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.534 f  vga_sync_unit/rgb_reg_reg[7]_i_83/CO[1]
                         net (fo=32, routed)          1.555    24.088    vga_sync_unit/rgb_reg_reg[7]_i_83_n_2
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.361    24.449 r  vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           1.114    25.563    vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.331    25.894 r  vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    25.894    vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.427 r  vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.427    vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.544 r  vga_sync_unit/rgb_reg_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    26.544    vga_sync_unit/rgb_reg_reg[7]_i_68_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.867 r  vga_sync_unit/rgb_reg_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.949    27.816    vga_sync_unit/rgb_reg_reg[7]_i_26_n_6
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.306    28.122 r  vga_sync_unit/rgb_reg[7]_i_69/O
                         net (fo=1, routed)           0.000    28.122    vga_sync_unit/rgb_reg[7]_i_69_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.523 r  vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.523    vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.857 r  vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.176    30.033    vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.303    30.336 r  vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    30.336    vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.886 r  vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.359    32.245    vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.124    32.369 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    32.369    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    32.578 r  vga_sync_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    32.578    vga_sync_unit_n_42
    SLICE_X12Y17         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.364ns  (logic 13.267ns (48.484%)  route 14.097ns (51.516%))
  Logic Levels:           24  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    vga_sync_unit/CLK
    SLICE_X6Y13          FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.478     5.629 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=34, routed)          2.658     8.288    vga_sync_unit/y[3]
    SLICE_X14Y19         LUT6 (Prop_lut6_I0_O)        0.301     8.589 f  vga_sync_unit/rgb_reg2_i_12/O
                         net (fo=11, routed)          0.791     9.379    vga_sync_unit/rgb_reg2_i_12_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.503 r  vga_sync_unit/rgb_reg2_i_1/O
                         net (fo=10, routed)          1.373    10.876    vga_sync_unit_n_2
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    14.912 r  rgb_reg2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.914    rgb_reg2__1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.432 r  rgb_reg2__2/P[0]
                         net (fo=1, routed)           0.796    17.228    vga_sync_unit/I2[17]
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    17.930 r  vga_sync_unit/rgb_reg_reg[7]_i_95/O[2]
                         net (fo=17, routed)          1.002    18.932    vga_sync_unit/rgb_reg_reg[7]_i_95_n_5
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.327    19.259 r  vga_sync_unit/rgb_reg[5]_i_72/O
                         net (fo=2, routed)           1.002    20.261    vga_sync_unit/rgb_reg[5]_i_72_n_0
    SLICE_X10Y23         LUT4 (Prop_lut4_I3_O)        0.355    20.616 r  vga_sync_unit/rgb_reg[5]_i_76/O
                         net (fo=1, routed)           0.000    20.616    vga_sync_unit/rgb_reg[5]_i_76_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    21.224 r  vga_sync_unit/rgb_reg_reg[5]_i_41/O[3]
                         net (fo=3, routed)           0.967    22.191    vga_sync_unit/rgb_reg_reg[5]_i_41_n_4
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.335    22.526 f  vga_sync_unit/rgb_reg[5]_i_43/O
                         net (fo=2, routed)           0.955    23.481    vga_sync_unit/rgb_reg[5]_i_43_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I3_O)        0.376    23.857 r  vga_sync_unit/rgb_reg[5]_i_18/O
                         net (fo=2, routed)           0.799    24.656    vga_sync_unit/rgb_reg[5]_i_18_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.348    25.004 r  vga_sync_unit/rgb_reg[5]_i_22/O
                         net (fo=1, routed)           0.000    25.004    vga_sync_unit/rgb_reg[5]_i_22_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.536 r  vga_sync_unit/rgb_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.009    25.545    vga_sync_unit/rgb_reg_reg[5]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.858 r  vga_sync_unit/rgb_reg_reg[5]_i_4/O[3]
                         net (fo=5, routed)           0.844    26.701    vga_sync_unit/rgb_reg_reg[5]_i_4_n_4
    SLICE_X8Y26          LUT2 (Prop_lut2_I0_O)        0.306    27.007 r  vga_sync_unit/rgb_reg[7]_i_455/O
                         net (fo=1, routed)           0.000    27.007    vga_sync_unit/rgb_reg[7]_i_455_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.540 r  vga_sync_unit/rgb_reg_reg[7]_i_390/CO[3]
                         net (fo=1, routed)           0.000    27.540    vga_sync_unit/rgb_reg_reg[7]_i_390_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.657 r  vga_sync_unit/rgb_reg_reg[7]_i_311/CO[3]
                         net (fo=1, routed)           0.000    27.657    vga_sync_unit/rgb_reg_reg[7]_i_311_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.774 r  vga_sync_unit/rgb_reg_reg[7]_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.774    vga_sync_unit/rgb_reg_reg[7]_i_240_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.891 r  vga_sync_unit/rgb_reg_reg[7]_i_113/CO[3]
                         net (fo=1, routed)           0.000    27.891    vga_sync_unit/rgb_reg_reg[7]_i_113_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.008 r  vga_sync_unit/rgb_reg_reg[7]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.008    vga_sync_unit/rgb_reg_reg[7]_i_51_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.247 r  vga_sync_unit/rgb_reg_reg[7]_i_12/O[2]
                         net (fo=5, routed)           1.110    29.357    vga_sync_unit/rgb_reg_reg[7]_i_12_n_5
    SLICE_X7Y31          LUT4 (Prop_lut4_I2_O)        0.301    29.658 r  vga_sync_unit/rgb_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    29.658    vga_sync_unit/rgb_reg[7]_i_48_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    30.149 r  vga_sync_unit/rgb_reg_reg[7]_i_10/CO[1]
                         net (fo=4, routed)           1.790    31.939    vga_sync_unit/rgb_reg_reg[7]_i_10_n_2
    SLICE_X12Y17         LUT5 (Prop_lut5_I1_O)        0.329    32.268 r  vga_sync_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    32.268    vga_sync_unit/rgb_reg[7]_i_3_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    32.515 r  vga_sync_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    32.515    vga_sync_unit_n_41
    SLICE_X12Y17         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.346ns  (logic 12.899ns (47.170%)  route 14.447ns (52.830%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.636     5.157    vga_sync_unit/CLK
    SLICE_X6Y0           FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     5.675 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=33, routed)          2.094     7.769    vga_sync_unit/x[5]
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  vga_sync_unit/rgb_reg2__5_i_12/O
                         net (fo=11, routed)          0.981     8.874    vga_sync_unit/rgb_reg2__5_i_12_n_0
    SLICE_X15Y4          LUT5 (Prop_lut5_I3_O)        0.152     9.026 r  vga_sync_unit/rgb_reg2__6_i_1/O
                         net (fo=10, routed)          1.067    10.093    vga_sync_unit_n_58
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.244    14.337 r  rgb_reg2__7/PCOUT[47]
                         net (fo=1, routed)           0.002    14.339    rgb_reg2__7_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.857 r  rgb_reg2__8/P[3]
                         net (fo=1, routed)           0.839    16.696    vga_sync_unit/I6[20]
    SLICE_X11Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    17.352 r  vga_sync_unit/rgb_reg_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    17.352    vga_sync_unit/rgb_reg_reg[7]_i_66_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.574 f  vga_sync_unit/rgb_reg_reg[7]_i_24/O[0]
                         net (fo=21, routed)          1.688    19.262    vga_sync_unit/rgb_reg_reg[7]_i_24_n_7
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.321    19.583 r  vga_sync_unit/rgb_reg[7]_i_203/O
                         net (fo=4, routed)           1.699    21.282    vga_sync_unit/rgb_reg[7]_i_203_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I0_O)        0.328    21.610 r  vga_sync_unit/rgb_reg[6]_i_120/O
                         net (fo=1, routed)           0.000    21.610    vga_sync_unit/rgb_reg[6]_i_120_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.143 r  vga_sync_unit/rgb_reg_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.143    vga_sync_unit/rgb_reg_reg[6]_i_44_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.260 r  vga_sync_unit/rgb_reg_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.260    vga_sync_unit/rgb_reg_reg[6]_i_27_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  vga_sync_unit/rgb_reg_reg[7]_i_85/CO[3]
                         net (fo=1, routed)           0.000    22.377    vga_sync_unit/rgb_reg_reg[7]_i_85_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.534 f  vga_sync_unit/rgb_reg_reg[7]_i_83/CO[1]
                         net (fo=32, routed)          1.555    24.088    vga_sync_unit/rgb_reg_reg[7]_i_83_n_2
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.361    24.449 r  vga_sync_unit/rgb_reg[7]_i_272/O
                         net (fo=2, routed)           1.114    25.563    vga_sync_unit/rgb_reg[7]_i_272_n_0
    SLICE_X12Y13         LUT6 (Prop_lut6_I0_O)        0.331    25.894 r  vga_sync_unit/rgb_reg[7]_i_276/O
                         net (fo=1, routed)           0.000    25.894    vga_sync_unit/rgb_reg[7]_i_276_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.427 r  vga_sync_unit/rgb_reg_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    26.427    vga_sync_unit/rgb_reg_reg[7]_i_136_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.544 r  vga_sync_unit/rgb_reg_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    26.544    vga_sync_unit/rgb_reg_reg[7]_i_68_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.867 r  vga_sync_unit/rgb_reg_reg[7]_i_26/O[1]
                         net (fo=3, routed)           0.949    27.816    vga_sync_unit/rgb_reg_reg[7]_i_26_n_6
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.306    28.122 r  vga_sync_unit/rgb_reg[7]_i_69/O
                         net (fo=1, routed)           0.000    28.122    vga_sync_unit/rgb_reg[7]_i_69_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.523 r  vga_sync_unit/rgb_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.523    vga_sync_unit/rgb_reg_reg[7]_i_25_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.857 r  vga_sync_unit/rgb_reg_reg[7]_i_7/O[1]
                         net (fo=3, routed)           1.176    30.033    vga_sync_unit/rgb_reg_reg[7]_i_7_n_6
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.303    30.336 r  vga_sync_unit/rgb_reg[7]_i_22/O
                         net (fo=1, routed)           0.000    30.336    vga_sync_unit/rgb_reg[7]_i_22_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.886 r  vga_sync_unit/rgb_reg_reg[7]_i_5/CO[3]
                         net (fo=4, routed)           1.284    32.170    vga_sync_unit/rgb_reg_reg[7]_i_5_n_0
    SLICE_X12Y16         LUT5 (Prop_lut5_I1_O)        0.124    32.294 r  vga_sync_unit/rgb_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    32.294    vga_sync_unit/rgb_reg[4]_i_2_n_0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    32.503 r  vga_sync_unit/rgb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    32.503    vga_sync_unit_n_44
    SLICE_X12Y16         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.226ns (48.568%)  route 0.239ns (51.432%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.239     1.852    vga_sync_unit/state
    SLICE_X5Y12          MUXF7 (Prop_muxf7_S_O)       0.085     1.937 r  vga_sync_unit/rgb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    vga_sync_unit_n_47
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.226ns (47.965%)  route 0.245ns (52.035%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.245     1.858    vga_sync_unit/state
    SLICE_X4Y12          MUXF7 (Prop_muxf7_S_O)       0.085     1.943 r  vga_sync_unit/rgb_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.943    vga_sync_unit_n_46
    SLICE_X4Y12          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.231ns (48.379%)  route 0.246ns (51.621%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.246     1.860    vga_sync_unit/state
    SLICE_X2Y12          MUXF7 (Prop_muxf7_S_O)       0.090     1.950 r  vga_sync_unit/rgb_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    vga_sync_unit_n_48
    SLICE_X2Y12          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.231ns (39.111%)  route 0.360ns (60.889%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.360     1.973    vga_sync_unit/state
    SLICE_X2Y13          MUXF7 (Prop_muxf7_S_O)       0.090     2.063 r  vga_sync_unit/rgb_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.063    vga_sync_unit_n_45
    SLICE_X2Y13          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.231ns (31.402%)  route 0.505ns (68.598%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.505     2.118    vga_sync_unit/state
    SLICE_X12Y17         MUXF7 (Prop_muxf7_S_O)       0.090     2.208 r  vga_sync_unit/rgb_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.208    vga_sync_unit_n_42
    SLICE_X12Y17         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.231ns (29.296%)  route 0.558ns (70.704%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.558     2.171    vga_sync_unit/state
    SLICE_X12Y16         MUXF7 (Prop_muxf7_S_O)       0.090     2.261 r  vga_sync_unit/rgb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.261    vga_sync_unit_n_44
    SLICE_X12Y16         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.237ns (29.555%)  route 0.565ns (70.445%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.565     2.178    vga_sync_unit/state
    SLICE_X12Y16         MUXF7 (Prop_muxf7_S_O)       0.096     2.274 r  vga_sync_unit/rgb_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.274    vga_sync_unit_n_43
    SLICE_X12Y16         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.237ns (27.138%)  route 0.636ns (72.862%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.636     2.249    vga_sync_unit/state
    SLICE_X12Y17         MUXF7 (Prop_muxf7_S_O)       0.096     2.345 r  vga_sync_unit/rgb_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.345    vga_sync_unit_n_41
    SLICE_X12Y17         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.231ns (22.113%)  route 0.814ns (77.887%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.814     2.427    vga_sync_unit/state
    SLICE_X30Y14         MUXF7 (Prop_muxf7_S_O)       0.090     2.517 r  vga_sync_unit/rgb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.517    vga_sync_unit_n_38
    SLICE_X30Y14         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.231ns (21.795%)  route 0.829ns (78.205%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  state_reg/Q
                         net (fo=13, routed)          0.829     2.442    vga_sync_unit/state
    SLICE_X30Y12         MUXF7 (Prop_muxf7_S_O)       0.090     2.532 r  vga_sync_unit/rgb_reg_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.532    vga_sync_unit_n_37
    SLICE_X30Y12         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            rgb_reg1[-1111111111]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.638ns  (logic 0.949ns (26.093%)  route 2.688ns (73.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          2.688     3.638    push_IBUF[1]
    SLICE_X13Y0          FDRE                                         r  rgb_reg1[-1111111111]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  rgb_reg1[-1111111111]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            rgb_reg1[-1111111111]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.523ns  (logic 0.944ns (26.803%)  route 2.579ns (73.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    P18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           2.579     3.523    sw_IBUF[8]
    SLICE_X13Y0          FDRE                                         r  rgb_reg1[-1111111111]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X13Y0          FDRE                                         r  rgb_reg1[-1111111111]__0/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            rgb_reg1[-1111111108]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 0.949ns (27.209%)  route 2.539ns (72.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          2.539     3.488    push_IBUF[1]
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111108]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111108]__0/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            rgb_reg1[-1111111109]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 0.949ns (27.209%)  route 2.539ns (72.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          2.539     3.488    push_IBUF[1]
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111109]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111109]__0/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            rgb_reg1[-1111111110]__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 0.949ns (27.209%)  route 2.539ns (72.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          2.539     3.488    push_IBUF[1]
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111110]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111110]__0/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            rgb_reg1[-1111111109]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 0.949ns (27.525%)  route 2.499ns (72.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          2.499     3.448    push_IBUF[1]
    SLICE_X12Y0          FDRE                                         r  rgb_reg1[-1111111109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  rgb_reg1[-1111111109]/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            rgb_reg1[-1111111110]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 0.949ns (27.525%)  route 2.499ns (72.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          2.499     3.448    push_IBUF[1]
    SLICE_X12Y0          FDRE                                         r  rgb_reg1[-1111111110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  rgb_reg1[-1111111110]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            rgb_reg1[-1111111110]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.333ns  (logic 0.927ns (27.806%)  route 2.406ns (72.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    P17                  IBUF (Prop_ibuf_I_O)         0.927     0.927 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           2.406     3.333    sw_IBUF[9]
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111110]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111110]__0/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            rgb_reg1[-1111111108]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.329ns  (logic 0.967ns (29.052%)  route 2.362ns (70.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    K17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[11]_inst/O
                         net (fo=5, routed)           2.362     3.329    sw_IBUF[11]
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111108]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111108]__0/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            rgb_reg1[-1111111109]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.923ns (27.857%)  route 2.389ns (72.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    N17                  IBUF (Prop_ibuf_I_O)         0.923     0.923 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           2.389     3.312    sw_IBUF[10]
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111109]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.450     4.791    clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  rgb_reg1[-1111111109]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            top_color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.168ns (22.245%)  route 0.587ns (77.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           0.587     0.755    sw_IBUF[1]
    SLICE_X7Y6           FDRE                                         r  top_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  top_color_reg[1]/C

Slack:                    inf
  Source:                 push[0]
                            (input port)
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.235ns (30.578%)  route 0.533ns (69.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  push[0] (IN)
                         net (fo=0)                   0.000     0.000    push[0]
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  push_IBUF[0]_inst/O
                         net (fo=1, routed)           0.533     0.723    push_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  state_i_1/O
                         net (fo=1, routed)           0.000     0.768    state_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  state_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            top_color_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.165ns (19.518%)  route 0.682ns (80.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.682     0.847    sw_IBUF[3]
    SLICE_X7Y6           FDRE                                         r  top_color_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  top_color_reg[3]/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            top_color_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.178ns (20.034%)  route 0.711ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          0.711     0.889    push_IBUF[1]
    SLICE_X7Y6           FDRE                                         r  top_color_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  top_color_reg[1]/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            top_color_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.178ns (20.034%)  route 0.711ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          0.711     0.889    push_IBUF[1]
    SLICE_X7Y6           FDRE                                         r  top_color_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  top_color_reg[2]/C

Slack:                    inf
  Source:                 push[1]
                            (input port)
  Destination:            top_color_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.178ns (20.034%)  route 0.711ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  push[1] (IN)
                         net (fo=0)                   0.000     0.000    push[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  push_IBUF[1]_inst/O
                         net (fo=12, routed)          0.711     0.889    push_IBUF[1]
    SLICE_X7Y6           FDRE                                         r  top_color_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  top_color_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            top_color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.167ns (18.078%)  route 0.755ns (81.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           0.755     0.921    sw_IBUF[0]
    SLICE_X8Y6           FDRE                                         r  top_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  top_color_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            rgb_reg1[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.160ns (16.182%)  route 0.828ns (83.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.828     0.988    sw_IBUF[7]
    SLICE_X12Y3          FDRE                                         r  rgb_reg1[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  rgb_reg1[-1111111108]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            rgb_reg1[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.160ns (16.126%)  route 0.834ns (83.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           0.834     0.994    sw_IBUF[6]
    SLICE_X12Y0          FDRE                                         r  rgb_reg1[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  rgb_reg1[-1111111109]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            top_color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.165ns (16.582%)  route 0.831ns (83.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           0.831     0.997    sw_IBUF[2]
    SLICE_X7Y6           FDRE                                         r  top_color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  top_color_reg[2]/C





