library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity a_right_shift is

   generic (N:integer:=32);
   port( M : in std_logic_vector(N-1 downto 0);
		 	rsa:out std_logic_vector(N-1 downto 0));			
end a_right_shift;

architecture behavioral of a_right_shift is

begin
process (M)
begin

 rsa<= M(N-1) & M(N-1 downto 1);  rsa_kon<=to_stdlogicvector(to_bitvector(std_logic_vector(M)) sra 1);

 end process;
end behavioral;