	component tod_subsys_tod_timestamp_96b_0 is
		port (
			clk_tod                          : in  std_logic                      := 'X';             -- clk
			rst_clk_tod_n                    : in  std_logic                      := 'X';             -- reset_n
			clk_100                          : in  std_logic                      := 'X';             -- clk
			system_reset_n                   : in  std_logic                      := 'X';             -- reset_n
			pps_in                           : in  std_logic                      := 'X';             -- pps_in
			irq_delay_pulse                  : out std_logic;                                         -- irq
			eth_tod_master_96b_tx            : in  std_logic_vector(95 downto 0)  := (others => 'X'); -- data
			eth_tod_master_96b_tx_load_data  : out std_logic_vector(95 downto 0);                     -- data
			eth_tod_master_96b_tx_load_valid : out std_logic;                                         -- valid
			rfp_sync_pul                     : out std_logic;                                         -- data
			rfp_sync_pul_cpri                : out std_logic;                                         -- cpri_aux_rx_rfp_l1_cpri
			csr_address                      : in  std_logic_vector(4 downto 0)   := (others => 'X'); -- address
			csr_write                        : in  std_logic                      := 'X';             -- write
			csr_read                         : in  std_logic                      := 'X';             -- read
			csr_writedata                    : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- writedata
			csr_readdata                     : out std_logic_vector(31 downto 0);                     -- readdata
			csr_waitrequest                  : out std_logic;                                         -- waitrequest
			csr_readdatavalid                : out std_logic;                                         -- readdatavalid
			ram_read                         : in  std_logic                      := 'X';             -- read
			ram_q                            : out std_logic_vector(127 downto 0);                    -- readdata
			rfp_sync_pul_dup                 : out std_logic                                          -- data
		);
	end component tod_subsys_tod_timestamp_96b_0;

