--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2132 paths analyzed, 370 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.410ns.
--------------------------------------------------------------------------------
Slack:                  13.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_19 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_19 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.DQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_19
    SLICE_X14Y56.C1      net (fanout=2)        0.967   button_cond2/M_ctr_q[19]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.321ns (1.368ns logic, 4.953ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  13.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_18 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_18 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.CQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_18
    SLICE_X14Y56.C2      net (fanout=2)        0.925   button_cond2/M_ctr_q[18]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (1.368ns logic, 4.911ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.625 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   button_cond2/M_ctr_q[3]
                                                       button_cond2/M_ctr_q_2
    SLICE_X13Y56.C2      net (fanout=2)        0.985   button_cond2/M_ctr_q[2]
    SLICE_X13Y56.C       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out1
    SLICE_X13Y56.D5      net (fanout=4)        0.247   out
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.244ns (1.392ns logic, 4.852ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_16 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_16 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.AQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_16
    SLICE_X14Y56.C3      net (fanout=2)        0.850   button_cond2/M_ctr_q[16]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (1.368ns logic, 4.836ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_5 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_5 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.BQ      Tcko                  0.525   button_cond2/M_ctr_q[7]
                                                       button_cond2/M_ctr_q_5
    SLICE_X13Y56.C1      net (fanout=2)        0.935   button_cond2/M_ctr_q[5]
    SLICE_X13Y56.C       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out1
    SLICE_X13Y56.D5      net (fanout=4)        0.247   out
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.194ns (1.392ns logic, 4.802ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  13.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_17 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_17 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.BQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_17
    SLICE_X14Y56.C4      net (fanout=2)        0.833   button_cond2/M_ctr_q[17]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (1.368ns logic, 4.819ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_8 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_8 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.AQ      Tcko                  0.525   button_cond2/M_ctr_q[11]
                                                       button_cond2/M_ctr_q_8
    SLICE_X13Y56.A2      net (fanout=2)        0.751   button_cond2/M_ctr_q[8]
    SLICE_X13Y56.A       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out3
    SLICE_X13Y56.D3      net (fanout=4)        0.404   out2
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (1.392ns logic, 4.775ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_13 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.625 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_13 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.525   button_cond2/M_ctr_q[15]
                                                       button_cond2/M_ctr_q_13
    SLICE_X13Y56.A1      net (fanout=2)        0.733   button_cond2/M_ctr_q[13]
    SLICE_X13Y56.A       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out3
    SLICE_X13Y56.D3      net (fanout=4)        0.404   out2
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (1.392ns logic, 4.757ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.625 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_3 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.DQ      Tcko                  0.525   button_cond2/M_ctr_q[3]
                                                       button_cond2/M_ctr_q_3
    SLICE_X13Y56.C4      net (fanout=2)        0.731   button_cond2/M_ctr_q[3]
    SLICE_X13Y56.C       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out1
    SLICE_X13Y56.D5      net (fanout=4)        0.247   out
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.990ns (1.392ns logic, 4.598ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_12 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.625 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_12 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.AQ      Tcko                  0.525   button_cond2/M_ctr_q[15]
                                                       button_cond2/M_ctr_q_12
    SLICE_X13Y56.A4      net (fanout=2)        0.492   button_cond2/M_ctr_q[12]
    SLICE_X13Y56.A       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out3
    SLICE_X13Y56.D3      net (fanout=4)        0.404   out2
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.908ns (1.392ns logic, 4.516ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  14.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_4 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.AQ      Tcko                  0.525   button_cond2/M_ctr_q[7]
                                                       button_cond2/M_ctr_q_4
    SLICE_X13Y56.C3      net (fanout=2)        0.586   button_cond2/M_ctr_q[4]
    SLICE_X13Y56.C       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out1
    SLICE_X13Y56.D5      net (fanout=4)        0.247   out
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.845ns (1.392ns logic, 4.453ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_14 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.625 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_14 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.CQ      Tcko                  0.525   button_cond2/M_ctr_q[15]
                                                       button_cond2/M_ctr_q_14
    SLICE_X14Y56.C5      net (fanout=2)        0.472   button_cond2/M_ctr_q[14]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (1.368ns logic, 4.458ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  14.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_10 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_10 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.CQ      Tcko                  0.525   button_cond2/M_ctr_q[11]
                                                       button_cond2/M_ctr_q_10
    SLICE_X13Y56.A6      net (fanout=2)        0.405   button_cond2/M_ctr_q[10]
    SLICE_X13Y56.A       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out3
    SLICE_X13Y56.D3      net (fanout=4)        0.404   out2
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.392ns logic, 4.429ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  14.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_11 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_11 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.DQ      Tcko                  0.525   button_cond2/M_ctr_q[11]
                                                       button_cond2/M_ctr_q_11
    SLICE_X13Y56.A3      net (fanout=2)        0.370   button_cond2/M_ctr_q[11]
    SLICE_X13Y56.A       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out3
    SLICE_X13Y56.D3      net (fanout=4)        0.404   out2
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (1.392ns logic, 4.394ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_15 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.625 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_15 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.DQ      Tcko                  0.525   button_cond2/M_ctr_q[15]
                                                       button_cond2/M_ctr_q_15
    SLICE_X14Y56.C6      net (fanout=2)        0.389   button_cond2/M_ctr_q[15]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (1.368ns logic, 4.375ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_6 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_6 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.CQ      Tcko                  0.525   button_cond2/M_ctr_q[7]
                                                       button_cond2/M_ctr_q_6
    SLICE_X13Y56.C5      net (fanout=2)        0.429   button_cond2/M_ctr_q[6]
    SLICE_X13Y56.C       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out1
    SLICE_X13Y56.D5      net (fanout=4)        0.247   out
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (1.392ns logic, 4.296ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  14.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_9 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_9 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.BQ      Tcko                  0.525   button_cond2/M_ctr_q[11]
                                                       button_cond2/M_ctr_q_9
    SLICE_X13Y56.A5      net (fanout=2)        0.241   button_cond2/M_ctr_q[9]
    SLICE_X13Y56.A       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out3
    SLICE_X13Y56.D3      net (fanout=4)        0.404   out2
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (1.392ns logic, 4.265ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_7 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.625 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_7 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.DQ      Tcko                  0.525   button_cond2/M_ctr_q[7]
                                                       button_cond2/M_ctr_q_7
    SLICE_X13Y56.C6      net (fanout=2)        0.371   button_cond2/M_ctr_q[7]
    SLICE_X13Y56.C       Tilo                  0.259   M_edge_detector2_out
                                                       button_cond2/out1
    SLICE_X13Y56.D5      net (fanout=4)        0.247   out
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.392ns logic, 4.238ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  14.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.625 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_0 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.AQ      Tcko                  0.476   edge_detector2/M_last_q
                                                       button_cond2/M_ctr_q_0
    SLICE_X13Y56.D2      net (fanout=4)        0.758   M_ctr_q_0
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (1.084ns logic, 4.378ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  14.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector2/M_last_q (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.625 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector2/M_last_q to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.BQ      Tcko                  0.476   edge_detector2/M_last_q
                                                       edge_detector2/M_last_q
    SLICE_X13Y56.D1      net (fanout=1)        0.739   edge_detector2/M_last_q
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.084ns logic, 4.359ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  14.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X10Y27.B3      net (fanout=24)       1.368   M_state_q_FSM_FFd1
    SLICE_X10Y27.B       Tilo                  0.235   M_clock_q[27]
                                                       M_state_q_FSM_FFd3-In2
    SLICE_X10Y27.C4      net (fanout=1)        0.371   M_state_q_FSM_FFd3-In2
    SLICE_X10Y27.CMUX    Tilo                  0.403   M_clock_q[27]
                                                       M_state_q_FSM_FFd3-In4_G
                                                       M_state_q_FSM_FFd3-In4
    SLICE_X10Y35.B6      net (fanout=1)        0.868   M_state_q_FSM_FFd3-In4
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (1.463ns logic, 3.988ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  14.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_25 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.364ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.713 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_25 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.430   M_clock_q[26]
                                                       M_clock_q_25
    SLICE_X11Y35.C4      net (fanout=10)       1.287   M_clock_q[25]
    SLICE_X11Y35.C       Tilo                  0.259   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In5_SW0
    SLICE_X10Y35.B1      net (fanout=1)        1.658   N15
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.364ns (1.038ns logic, 4.326ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  14.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.625 - 0.676)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.BQ      Tcko                  0.525   button_cond2/M_ctr_q[3]
                                                       button_cond2/M_ctr_q_1
    SLICE_X13Y56.D4      net (fanout=4)        0.547   M_ctr_q_1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (1.133ns logic, 4.167ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  14.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.193 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.AQ      Tcko                  0.476   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1
    SLICE_X10Y27.D2      net (fanout=24)       1.513   M_state_q_FSM_FFd1
    SLICE_X10Y27.CMUX    Topdc                 0.402   M_clock_q[27]
                                                       M_state_q_FSM_FFd3-In4_F
                                                       M_state_q_FSM_FFd3-In4
    SLICE_X10Y35.B6      net (fanout=1)        0.868   M_state_q_FSM_FFd3-In4
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (1.227ns logic, 3.762ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_19 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_19 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.DQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_19
    SLICE_X14Y56.C1      net (fanout=2)        0.967   button_cond2/M_ctr_q[19]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (1.368ns logic, 3.572ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  14.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_19 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_19 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.DQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_19
    SLICE_X14Y56.C1      net (fanout=2)        0.967   button_cond2/M_ctr_q[19]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X11Y35.A3      net (fanout=4)        2.196   M_edge_detector2_out
    SLICE_X11Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In6
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.392ns logic, 3.529ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  14.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.971ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4
    SLICE_X10Y27.B6      net (fanout=29)       0.934   M_state_q_FSM_FFd4
    SLICE_X10Y27.B       Tilo                  0.235   M_clock_q[27]
                                                       M_state_q_FSM_FFd3-In2
    SLICE_X10Y27.C4      net (fanout=1)        0.371   M_state_q_FSM_FFd3-In2
    SLICE_X10Y27.CMUX    Tilo                  0.403   M_clock_q[27]
                                                       M_state_q_FSM_FFd3-In4_G
                                                       M_state_q_FSM_FFd3-In4
    SLICE_X10Y35.B6      net (fanout=1)        0.868   M_state_q_FSM_FFd3-In4
    SLICE_X10Y35.B       Tilo                  0.235   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
    SLICE_X11Y35.CX      net (fanout=1)        1.381   M_state_q_FSM_FFd3-In
    SLICE_X11Y35.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (1.417ns logic, 3.554ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  15.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_18 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_18 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.CQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_18
    SLICE_X14Y56.C2      net (fanout=2)        0.925   button_cond2/M_ctr_q[18]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.B3      net (fanout=4)        2.239   M_edge_detector2_out
    SLICE_X10Y35.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd3-In6
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (1.368ns logic, 3.530ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  15.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_19 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_19 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.DQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_19
    SLICE_X14Y56.C1      net (fanout=2)        0.967   button_cond2/M_ctr_q[19]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X10Y35.A3      net (fanout=4)        2.187   M_edge_detector2_out
    SLICE_X10Y35.CLK     Tas                   0.349   M_state_q_FSM_FFd2
                                                       M_state_q_FSM_FFd1-In5
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.368ns logic, 3.520ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  15.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond2/M_ctr_q_18 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.625 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond2/M_ctr_q_18 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.CQ      Tcko                  0.525   button_cond2/M_ctr_q[19]
                                                       button_cond2/M_ctr_q_18
    SLICE_X14Y56.C2      net (fanout=2)        0.925   button_cond2/M_ctr_q[18]
    SLICE_X14Y56.C       Tilo                  0.235   edge_detector2/M_last_q
                                                       button_cond2/out2
    SLICE_X13Y56.D6      net (fanout=4)        0.366   out1
    SLICE_X13Y56.D       Tilo                  0.259   M_edge_detector2_out
                                                       edge_detector2/out1
    SLICE_X11Y35.A3      net (fanout=4)        2.196   M_edge_detector2_out
    SLICE_X11Y35.CLK     Tas                   0.373   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd4-In6
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.392ns logic, 3.487ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond2/M_sync_out/CLK
  Logical resource: button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond2/M_sync_out/CLK
  Logical resource: button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[3]/CLK
  Logical resource: button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[3]/CLK
  Logical resource: button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[3]/CLK
  Logical resource: button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[7]/CLK
  Logical resource: button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[7]/CLK
  Logical resource: button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[7]/CLK
  Logical resource: button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[7]/CLK
  Logical resource: button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[11]/CLK
  Logical resource: button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[11]/CLK
  Logical resource: button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[11]/CLK
  Logical resource: button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[11]/CLK
  Logical resource: button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X12Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[15]/CLK
  Logical resource: button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[15]/CLK
  Logical resource: button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[15]/CLK
  Logical resource: button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[15]/CLK
  Logical resource: button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[19]/CLK
  Logical resource: button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[19]/CLK
  Logical resource: button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[19]/CLK
  Logical resource: button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_ctr_q[19]/CLK
  Logical resource: button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_sync_out/CLK
  Logical resource: button_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond2/M_sync_out/CLK
  Logical resource: button_cond2/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X10Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X10Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X10Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.410|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2132 paths, 0 nets, and 371 connections

Design statistics:
   Minimum period:   6.410ns{1}   (Maximum frequency: 156.006MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 12:02:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



