<h1 align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=28&duration=2000&pause=200&color=58A6FF&center=true&vCenter=true&width=600&lines=Hi+ğŸ‘‹+I'm+Chenyang+(Jay)+Zhou;Master+Student+@+Columbia+University;Computer+Architecture+Researcher" alt="Typing SVG" />
</h1>


<p align="center">
  <a href="https://chz05.github.io/"><strong>ğŸŒ Explore my full homepage â†’</strong></a>
</p>

<p align="center">
  ğŸ“ Master Student in Computer Science @ Columbia University  
  ğŸ§  Hardware Accelerators | Hardware-Software Codesign | Compiler | Simulation and Modeling
  ğŸ“§ Email: <a href="mailto:zhouchenyang2011@gmail.com">zhouchenyang2011@gmail.com</a>
</p>

---

<p align="center">
  <!-- Profile views -->
  <img src="https://komarev.com/ghpvc/?username=chz05&label=Profile%20Views&color=0e75b6&style=for-the-badge" alt="profile views"/>
  
  <!-- Followers -->
  <img src="https://img.shields.io/github/followers/chz05?style=for-the-badge&logo=github&label=Followers&color=2eb85c"/>
  
  <!-- Stars -->
  <img src="https://img.shields.io/github/stars/chz05?affiliations=OWNER&style=for-the-badge&logo=github&label=Stars&color=f39c12"/>
</p>

---

## ğŸ”¬ Research Interests
> **Hardware Accelerators**  
> I specialize in designing and developing next-generation hardware accelerators that dramatically improve computational performance across diverse workloads. My research focuses on creating specialized architectures that can deliver orders of magnitude speedup for AI/ML, scientific computing, and data-intensive applications.
>   
> **Hardware-Software Codesign**  
> I am passionate about bridging the gap between hardware capabilities and software efficiency through innovative codesign approaches. My work explores how to co-optimize algorithms, software frameworks, and hardware architectures to achieve maximum performance and energy efficiency.
>   
> **Simulation and Modeling Tools**  
> I am actively developing advanced simulation frameworks, including the Assassyn project and multi-accelerator simulation platforms. My objective is to create unified, user-friendly, and highly performant simulation tools that provide sufficient architectural details while maintaining fast execution speeds for both research and industry applications.

---

## ğŸŒ± Long-term Vision
> I aspire to become a leading researcher and innovator in computer architecture and systems design, with deep expertise in hardware accelerators, simulation frameworks, and performance optimization. My long-term goal is to develop cutting-edge tools and methodologies that become widely adopted across both academia and industry, driving significant improvements in computer performance and computational efficiency. Ultimately, I hope to democratize access to high-performance computing through innovative hardware-software solutions, enabling researchers and practitioners to tackle increasingly complex computational challenges and accelerating scientific discovery across multiple domains.


---

## ğŸ‘¨ğŸ»â€ğŸ’» Languages and Tools

<p align="center">
<!--   <img src="https://github-readme-streak-stats.herokuapp.com/?user=AaronLuo00&theme=tokyonight&hide_border=true" alt="GitHub Streak" height="170"/> -->
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=chz05&layout=compact&theme=tokyonight" height="170"/>
</p>

<p align="left">
  <!-- Languages and Tools -->
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" alt="Python" width="45" height="45"/>
  <img src="https://www.vectorlogo.zone/logos/pytorch/pytorch-icon.svg" alt="PyTorch" width="45" height="45"/>
  <img src="https://mlir.llvm.org/assets/mlir-logo.png" alt="MLIR" width="45" height="45"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/java/java-original.svg" alt="Java" width="45" height="45"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" alt="C++" width="45" height="45"/>
  <img src="https://blogs.sw.siemens.com/wp-content/uploads/sites/54/2018/02/systemverilog-logo.jpg?ste_sid=undefined" alt="SystemVerilog" width="45" height="45"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/rust/rust-original.svg" alt="Rust" width="45" height="45"/>
  <img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" alt="C" width="45" height="45"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/docker/docker-original.svg" alt="Docker" width="45" height="45"/>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/linux/linux-original.svg" alt="Linux" width="45" height="45"/>
</p>

## ğŸ¤ Connect with me
<p align="center">
  <!-- LinkedIn -->
  <a href="https://www.linkedin.com/in/chenyang-zhou/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
  </a>

  <!-- GitHub -->
  <a href="https://github.com/chz05">
    <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"/>
  </a>


---

<!-- ## âœ¨ Quote
> *"Do, or do not. There is no 'try'."* â€” Yoda

<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=100&section=footer"/>
</p> -->
