#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001b691e24860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b691e18a20 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_000001b691e1d7c0 .functor NOT 1, L_000001b691e9b100, C4<0>, C4<0>, C4<0>;
L_000001b691e1d830 .functor XOR 2, L_000001b691e99d00, L_000001b691e99ee0, C4<00>, C4<00>;
L_000001b691e1d2f0 .functor XOR 2, L_000001b691e1d830, L_000001b691e9a2a0, C4<00>, C4<00>;
v000001b691e97cf0_0 .net *"_ivl_10", 1 0, L_000001b691e9a2a0;  1 drivers
v000001b691e980b0_0 .net *"_ivl_12", 1 0, L_000001b691e1d2f0;  1 drivers
v000001b691e97ed0_0 .net *"_ivl_2", 1 0, L_000001b691e9a0c0;  1 drivers
v000001b691e98c90_0 .net *"_ivl_4", 1 0, L_000001b691e99d00;  1 drivers
v000001b691e979d0_0 .net *"_ivl_6", 1 0, L_000001b691e99ee0;  1 drivers
v000001b691e97a70_0 .net *"_ivl_8", 1 0, L_000001b691e1d830;  1 drivers
v000001b691e97f70_0 .net "a", 0 0, v000001b691e98470_0;  1 drivers
v000001b691e98dd0_0 .var "clk", 0 0;
v000001b691e98d30_0 .net "clock", 0 0, v000001b691e983d0_0;  1 drivers
v000001b691e97b10_0 .net "p_dut", 0 0, L_000001b691e99580;  1 drivers
v000001b691e98fb0_0 .net "p_ref", 0 0, v000001b691e1bf90_0;  1 drivers
v000001b691e981f0_0 .net "q_dut", 0 0, L_000001b691e1cf00;  1 drivers
v000001b691e992d0_0 .net "q_ref", 0 0, v000001b691e1c030_0;  1 drivers
v000001b691e97430_0 .var/2u "stats1", 223 0;
v000001b691e974d0_0 .var/2u "strobe", 0 0;
v000001b691e97d90_0 .net "tb_match", 0 0, L_000001b691e9b100;  1 drivers
v000001b691e98330_0 .net "tb_mismatch", 0 0, L_000001b691e1d7c0;  1 drivers
v000001b691e97610_0 .net "wavedrom_enable", 0 0, v000001b691e97930_0;  1 drivers
v000001b691e9a160_0 .net "wavedrom_title", 511 0, v000001b691e97e30_0;  1 drivers
L_000001b691e9a0c0 .concat [ 1 1 0 0], v000001b691e1c030_0, v000001b691e1bf90_0;
L_000001b691e99d00 .concat [ 1 1 0 0], v000001b691e1c030_0, v000001b691e1bf90_0;
L_000001b691e99ee0 .concat [ 1 1 0 0], L_000001b691e1cf00, L_000001b691e99580;
L_000001b691e9a2a0 .concat [ 1 1 0 0], v000001b691e1c030_0, v000001b691e1bf90_0;
L_000001b691e9b100 .cmp/eeq 2, L_000001b691e9a0c0, L_000001b691e1d2f0;
S_000001b691e3bab0 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000001b691e18a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
v000001b691e1cb70_0 .net "a", 0 0, v000001b691e98470_0;  alias, 1 drivers
v000001b691e1c990_0 .net "clock", 0 0, v000001b691e983d0_0;  alias, 1 drivers
v000001b691e1bf90_0 .var "p", 0 0;
v000001b691e1c030_0 .var "q", 0 0;
E_000001b691e3e8a0 .event edge, v000001b691e1c990_0, v000001b691e1cb70_0;
E_000001b691e3e8e0 .event negedge, v000001b691e1c990_0;
S_000001b691e3bc40 .scope module, "stim1" "stimulus_gen" 3 90, 3 6 0, S_000001b691e18a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "a";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000001b691e98470_0 .var "a", 0 0;
v000001b691e976b0_0 .net "clk", 0 0, v000001b691e98dd0_0;  1 drivers
v000001b691e983d0_0 .var "clock", 0 0;
v000001b691e97930_0 .var "wavedrom_enable", 0 0;
v000001b691e97e30_0 .var "wavedrom_title", 511 0;
E_000001b691e3efe0/0 .event negedge, v000001b691e976b0_0;
E_000001b691e3efe0/1 .event posedge, v000001b691e976b0_0;
E_000001b691e3efe0 .event/or E_000001b691e3efe0/0, E_000001b691e3efe0/1;
E_000001b691e3ec20 .event posedge, v000001b691e976b0_0;
E_000001b691e3ee20 .event negedge, v000001b691e976b0_0;
S_000001b691e3bdd0 .scope task, "wavedrom_start" "wavedrom_start" 3 24, 3 24 0, S_000001b691e3bc40;
 .timescale -12 -12;
v000001b691e1c0d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001b691e26570 .scope task, "wavedrom_stop" "wavedrom_stop" 3 27, 3 27 0, S_000001b691e3bc40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001b691e26700 .scope module, "top_module1" "TopModule" 3 101, 5 3 0, S_000001b691e18a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "q";
L_000001b691e1dc20 .functor AND 1, L_000001b691e9aa20, L_000001b691e9a700, C4<1>, C4<1>;
L_000001b691e1d520 .functor AND 1, L_000001b691e9ab60, L_000001b691e998a0, C4<1>, C4<1>;
L_000001b691e1cf00 .functor OR 1, L_000001b691e1dc20, L_000001b691e1d520, C4<0>, C4<0>;
v000001b691e99190_0 .net *"_ivl_0", 31 0, L_000001b691e9a020;  1 drivers
v000001b691e98510_0 .net *"_ivl_12", 31 0, L_000001b691e9a200;  1 drivers
L_000001b692220160 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b691e985b0_0 .net *"_ivl_15", 30 0, L_000001b692220160;  1 drivers
L_000001b6922201a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b691e98970_0 .net/2u *"_ivl_16", 31 0, L_000001b6922201a8;  1 drivers
v000001b691e98650_0 .net *"_ivl_18", 0 0, L_000001b691e9aa20;  1 drivers
v000001b691e99050_0 .net *"_ivl_20", 31 0, L_000001b691e9afc0;  1 drivers
L_000001b6922201f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b691e990f0_0 .net *"_ivl_23", 30 0, L_000001b6922201f0;  1 drivers
L_000001b692220238 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b691e98a10_0 .net/2u *"_ivl_24", 31 0, L_000001b692220238;  1 drivers
v000001b691e97750_0 .net *"_ivl_26", 0 0, L_000001b691e9a700;  1 drivers
v000001b691e986f0_0 .net *"_ivl_29", 0 0, L_000001b691e1dc20;  1 drivers
L_000001b692220088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b691e977f0_0 .net *"_ivl_3", 30 0, L_000001b692220088;  1 drivers
v000001b691e97bb0_0 .net *"_ivl_30", 31 0, L_000001b691e99bc0;  1 drivers
L_000001b692220280 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b691e98830_0 .net *"_ivl_33", 30 0, L_000001b692220280;  1 drivers
L_000001b6922202c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b691e98790_0 .net/2u *"_ivl_34", 31 0, L_000001b6922202c8;  1 drivers
v000001b691e98ab0_0 .net *"_ivl_36", 0 0, L_000001b691e9ab60;  1 drivers
v000001b691e988d0_0 .net *"_ivl_38", 31 0, L_000001b691e9ae80;  1 drivers
L_000001b6922200d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b691e97890_0 .net/2u *"_ivl_4", 31 0, L_000001b6922200d0;  1 drivers
L_000001b692220310 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b691e98e70_0 .net *"_ivl_41", 30 0, L_000001b692220310;  1 drivers
L_000001b692220358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b691e97c50_0 .net/2u *"_ivl_42", 31 0, L_000001b692220358;  1 drivers
v000001b691e98290_0 .net *"_ivl_44", 0 0, L_000001b691e998a0;  1 drivers
v000001b691e98f10_0 .net *"_ivl_47", 0 0, L_000001b691e1d520;  1 drivers
v000001b691e98150_0 .net *"_ivl_6", 0 0, L_000001b691e99c60;  1 drivers
L_000001b692220118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b691e98b50_0 .net/2u *"_ivl_8", 0 0, L_000001b692220118;  1 drivers
v000001b691e99230_0 .net "a", 0 0, v000001b691e98470_0;  alias, 1 drivers
v000001b691e98bf0_0 .net "clock", 0 0, v000001b691e983d0_0;  alias, 1 drivers
v000001b691e98010_0 .net "p", 0 0, L_000001b691e99580;  alias, 1 drivers
v000001b691e97570_0 .net "q", 0 0, L_000001b691e1cf00;  alias, 1 drivers
L_000001b691e9a020 .concat [ 1 31 0 0], v000001b691e983d0_0, L_000001b692220088;
L_000001b691e99c60 .cmp/eq 32, L_000001b691e9a020, L_000001b6922200d0;
L_000001b691e99580 .functor MUXZ 1, L_000001b692220118, v000001b691e98470_0, L_000001b691e99c60, C4<>;
L_000001b691e9a200 .concat [ 1 31 0 0], v000001b691e983d0_0, L_000001b692220160;
L_000001b691e9aa20 .cmp/eq 32, L_000001b691e9a200, L_000001b6922201a8;
L_000001b691e9afc0 .concat [ 1 31 0 0], v000001b691e98470_0, L_000001b6922201f0;
L_000001b691e9a700 .cmp/eq 32, L_000001b691e9afc0, L_000001b692220238;
L_000001b691e99bc0 .concat [ 1 31 0 0], v000001b691e983d0_0, L_000001b692220280;
L_000001b691e9ab60 .cmp/eq 32, L_000001b691e99bc0, L_000001b6922202c8;
L_000001b691e9ae80 .concat [ 1 31 0 0], v000001b691e98470_0, L_000001b692220310;
L_000001b691e998a0 .cmp/eq 32, L_000001b691e9ae80, L_000001b692220358;
S_000001b691e26890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000001b691e18a20;
 .timescale -12 -12;
E_000001b691e3eaa0 .event edge, v000001b691e974d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001b691e974d0_0;
    %nor/r;
    %assign/vec4 v000001b691e974d0_0, 0;
    %wait E_000001b691e3eaa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b691e3bc40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b691e983d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000001b691e3bc40;
T_4 ;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b691e3ec20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %load/vec4 v000001b691e983d0_0;
    %inv;
    %store/vec4 v000001b691e983d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b691e3bc40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b691e98470_0, 0;
    %wait E_000001b691e3e8e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b691e98470_0, 0;
    %wait E_000001b691e3ee20;
    %wait E_000001b691e3ec20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b691e98470_0, 0;
    %pushi/vec4 14, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b691e3efe0;
    %load/vec4 v000001b691e98470_0;
    %inv;
    %assign/vec4 v000001b691e98470_0, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b691e3efe0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 8, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b691e3efe0;
    %load/vec4 v000001b691e98470_0;
    %inv;
    %assign/vec4 v000001b691e98470_0, 0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001b691e26570;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b691e3efe0;
    %vpi_func 3 44 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v000001b691e98470_0, 0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001b691e3bab0;
T_6 ;
    %wait E_000001b691e3e8e0;
    %load/vec4 v000001b691e1cb70_0;
    %assign/vec4 v000001b691e1c030_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b691e3bab0;
T_7 ;
    %wait E_000001b691e3e8a0;
    %load/vec4 v000001b691e1c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b691e1cb70_0;
    %store/vec4 v000001b691e1bf90_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b691e18a20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b691e98dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b691e974d0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001b691e18a20;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000001b691e98dd0_0;
    %inv;
    %store/vec4 v000001b691e98dd0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001b691e18a20;
T_10 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v000001b691e976b0_0, v000001b691e98330_0, v000001b691e98d30_0, v000001b691e97f70_0, v000001b691e98fb0_0, v000001b691e97b10_0, v000001b691e992d0_0, v000001b691e981f0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001b691e18a20;
T_11 ;
    %load/vec4 v000001b691e97430_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p", &PV<v000001b691e97430_0, 128, 32>, &PV<v000001b691e97430_0, 96, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "p" {0 0 0};
T_11.1 ;
    %load/vec4 v000001b691e97430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001b691e97430_0, 64, 32>, &PV<v000001b691e97430_0, 32, 32> {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_11.3 ;
    %vpi_call/w 3 123 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001b691e97430_0, 192, 32>, &PV<v000001b691e97430_0, 0, 32> {0 0 0};
    %vpi_call/w 3 124 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 125 "$display", "Mismatches: %1d in %1d samples", &PV<v000001b691e97430_0, 192, 32>, &PV<v000001b691e97430_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_000001b691e18a20;
T_12 ;
    %wait E_000001b691e3efe0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b691e97430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b691e97430_0, 4, 32;
    %load/vec4 v000001b691e97d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001b691e97430_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b691e97430_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b691e97430_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b691e97430_0, 4, 32;
T_12.0 ;
    %load/vec4 v000001b691e98fb0_0;
    %load/vec4 v000001b691e98fb0_0;
    %load/vec4 v000001b691e97b10_0;
    %xor;
    %load/vec4 v000001b691e98fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v000001b691e97430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b691e97430_0, 4, 32;
T_12.6 ;
    %load/vec4 v000001b691e97430_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b691e97430_0, 4, 32;
T_12.4 ;
    %load/vec4 v000001b691e992d0_0;
    %load/vec4 v000001b691e992d0_0;
    %load/vec4 v000001b691e981f0_0;
    %xor;
    %load/vec4 v000001b691e992d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v000001b691e97430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b691e97430_0, 4, 32;
T_12.10 ;
    %load/vec4 v000001b691e97430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b691e97430_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b691e18a20;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 151 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 152 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob145_circuit8_test.sv";
    "dataset_code-complete-iccad2023/Prob145_circuit8_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob145_circuit8/Prob145_circuit8_sample01.sv";
