layout: true
class: typo, typo-selection

---

count: false
class: nord-dark, middle, center

# Advanced Digital System Design: A Practical Guide ğŸš€

**Based on the book by Shirshendu Roy**
*(Approx. 90 minutes) â³*

@luk036 ğŸ‘¨ğŸ»â€ğŸ«

2025-05-12 ğŸ“…

---

## Introduction - Why Advanced Digital System Design?

*   **Technology is ubiquitous** ğŸŒ.
*   Huge demand for implementing **signal, image, or video processing algorithms** in real-time systems ğŸ¥.
*   These systems consist of both **analog and digital sub-systems** âš¡.
*   The analog part is mainly for **signal acquisition** ğŸ“¡.
*   The digital sub-systems achieve the **processing** ğŸ§ .
*   An **optimized implementation of a digital system** is crucial to improve the overall Integrated Circuit (IC) performance âš™ï¸.

---

## Optimization Objectives

*   Digital system implementations on hardware platforms achieve **faster execution speed** âš¡.
*   Implementations must be **optimized** in terms of:
    *   **Power** consumption (to save battery life) ğŸ”‹.
    *   **Area** (to save cost) ğŸ’°.
    *   **Performance** (speed) ğŸš€.
*   Optimization can happen at various levels of the design hierarchy.

---

## Hardware Description Languages (HDLs) - Verilog HDL

*   Verilog HDL is a **very powerful programming language to model digital systems** ğŸ’».
*   Concepts about Verilog HDL are discussed with suitable examples in the book ğŸ“–.
*   Knowing **different operators and operands** is beneficial before learning Verilog HDL ğŸ”§.
*   These expressions help in understanding complex Verilog codes.

---

## Verilog HDL - Modeling Styles

*   Different programming/modeling styles are discussed.
*   Examples often use a simple Multiplexer design.
*   Key styles include:
    *   **Data Flow Modelling** ğŸ“Š.
    *   **Behavioural Modelling** ğŸ§ .
    *   **Structural Modelling** (Gate-Level, Hierarchical) ğŸ—ï¸.
    *   **Mixed Modelling** ğŸ”„.
*   Test bench writing technique is also discussed.

---

## Verilog HDL - Behavioural Modelling Details

*   Behavioural modeling describes the **circuit's behavior** ğŸ§ .
*   Uses constructs like `always` or `initial` statements.
*   `always @(sensitivity list)` defines when the block executes â²ï¸.
*   `always @*` automatically considers inputs as the sensitivity list for combinational logic.
*   Control flow structures like `if-else`, `case`, `for`, `while` loops are used ğŸ”„.
*   Statements within `always` or `initial` can be executed in **parallel** using `fork` and `join` â†”ï¸.

---

## Verilog HDL - Auxiliary Concepts

*   Verilog descriptions are written under a **module** ğŸ“¦.
*   Modules have a **declaration stage** (inputs, outputs, nets, constants) followed by **statements/expressions** âœï¸.
*   Modules end with `endmodule`.
*   **File handling** allows reading/writing data to external files for verifying complex designs with large datasets ğŸ“‚.
*   **Test Benches** contain input test vectors and clock information to verify the design code (Unit Under Test - UUT) ğŸ§ª.

---

## Basic Combinational Circuits - Adders

*   Combinational circuits: output depends only on **present input** âš¡.
*   Adders are the **most important basic logic element** in designing a digital system â•.
*   Addition is used in computation of multiplication, division, or square root.
*   Speed of an adder is crucial for design performance âš¡.
*   Examples:
    *   **Half Adder (HA)**: computes sum (s) and carry-out (cout) for two bits. `s = a XOR b`, `cout = a AND b`.
    *   **Full Adder (FA)**: computes sum (s) and carry-out (cout) for three bits (two inputs and a carry-in).

---

## Basic Combinational Circuits - Comparators

*   Comparators compare operands **bit by bit** ğŸ”.
*   A 1-bit comparator checks if two bits are equal (EQ), less than (LT), or greater than (GT).
*   Equality can be checked with an **XNOR gate** âš–ï¸.
*   Design of multi-bit comparators (e.g., 16-bit, 18-bit) involves comparing bits starting from the MSB.
*   Comparators can be realized straightforwardly using a **behavioural model** in Verilog.

---

## Basic Sequential Circuits - Introduction

*   Sequential circuits: output depends on **present input AND past history (previous outputs)** â³.
*   Sometimes called **time-dependent circuits** as outputs update according to a time event.
*   Major sequential blocks are needed to implement complex digital systems.
*   Includes flip-flops, shift registers, counters, and frequency dividers.
*   Basic concepts might be avoided assuming prior knowledge.

---

## Basic Sequential Circuits - Flip-Flops

*   Operation of major sequential blocks is explained.
*   **Edge triggering** (positive or negative) is key; transition occurs only at the clock edge â±ï¸.
*   **SR Flip-Flop**: Most basic, has set (S) and reset (R) inputs. Truth table shows present (Q) and next (Q\*) states. Output goes to an undefined state with S=1, R=1 input.
*   **D Flip-Flop**: Data (D) input, output (Q) follows D on the clock edge. Useful for storing a single bit. Often includes enable (ce) and reset signals.

---

## Basic Sequential Circuits - Clocking & Division

*   Sequential circuits propagate data with respect to a **clock** in synchronous designs â°.
*   The concept of **positive edge triggering** is fundamental.
*   **Clock Division**: Circuits to generate clocks with frequencies that are fractions of the main clock.
*   Example: Clock division by a power of two can be achieved with a cascade of flip-flops toggling on opposite edges or via T flip-flops. Clock division by N can also be implemented.

---

## Advanced Digital Arithmetic - Fast Adders ğŸš€

*   Speed of an adder is a very important parameter for performance âš¡
*   Ripple Carry Adder: Simple, but carry propagates bit by bit, leading to delay for large numbers ğŸ¢
*   Carry Look-Ahead Adder (CLA): A common fast adder. Based on computing all carries in parallel ğŸŒ€. Uses "propagate" (P) and "generate" (G) terms

---

## Advanced Digital Arithmetic - Multiplication âœ–ï¸

*   Multiplication operation is discussed, including VEDIC multiplication techniques ğŸ§®
*   Alternative methods like shift and add are common ğŸ”„
*   In shift and add, the multiplicand is added to zero if the multiplier bit is 0, otherwise the multiplicand is added. The result is augmented in a register bank and shifted right after each addition â¬‡ï¸
*   Booth's Radix-4 algorithm is discussed for multiplying signed binary numbers ğŸ”¢. It aims to reduce the number of partial products

---

## Advanced Digital Arithmetic - Partial Product Accumulation ğŸŒ³

*   After generating partial products in multiplication, they must be added together â•
*   Several techniques exist for partial product accumulation
*   Objectives include:
*   Reducing logic elements (hardware complexity) ğŸ—ï¸
*   Reducing the number of levels in the tree of partial products (for high speed) âš¡
*   Wallace tree is a well-known technique for fast partial product accumulation ğŸŒ²

---

## Advanced Digital Arithmetic - Division â—ğŸ”¢

*   Various **division algorithms** are discussed, including restoring ğŸ”„ and non-restoring algorithms ğŸ”„, with examples ğŸ“ŠğŸ§®
*   Implementation of these algorithms is covered ğŸ› ï¸âš™ï¸
*   Basic principle of **SRT division algorithm** is also given ğŸ”ğŸ“
*   Iterative algorithms for division operations are explained ğŸ”â±ï¸
*   Computation of **modulus operation without division** is also discussed ğŸ§®ğŸ¤¯
*   Non-restoring division architecture involves repeated addition/subtraction â•â– and shifting â†”ï¸ğŸ”„

---

## Advanced Digital Arithmetic - Floating Point ğŸŒŠğŸ”¢

*   **Floating Point Architectures** deal with representing and performing arithmetic on real numbers ğŸ“ˆğŸ”¢
*   Standards like **IEEE floating point data format** are discussed ğŸ“œğŸ·ï¸
*   This format typically includes:
    *   **Sign Bit (S)** â•â–
    *   **Biased Exponent (E)** â¬†ï¸â¬‡ï¸
    *   **Unsigned Mantissa (M)** âœï¸ğŸ“
*   Architectures for floating point arithmetic operations are presented ğŸ—ï¸ğŸ’»

---

## Memory Design - Introduction ğŸ’¾

*   Memory elements are required to **store data vectors or matrices** ğŸ“¦ğŸ§©
*   Needed for initialization or storing **intermediate results** ğŸ”„â¸ï¸
*   Using memory elements can support **real-time execution** â±ï¸âš¡
*   Can help achieve **better execution time** by enabling more parallelism â†”ï¸ğŸ§µ
*   Play a crucial role in **efficient implementation** of digital systems ğŸ¯ğŸ’¡

---

## Memory Design - Registers ğŸ“ğŸ”¢

*   Registers are basic memory elements used to store data ğŸ’¾ğŸ“¥
*   A **controlled register** uses an enable signal (`ce`) to control writing âœï¸ğŸšï¸
*   Timing diagram shows data loading when enable is high â¬†ï¸â±ï¸
*   Holds value when enable is low â¬‡ï¸â¸ï¸
*   Reset signal can clear the output ğŸ§¹ğŸ”„

---

## Memory Design - ROM ğŸ“œğŸ”’

*   **Read Only Memory (ROM)** stores **constant data elements** ğŸ›ï¸ğŸ“Œ
*   Data is programmed during manufacturing ğŸ­ğŸ”§
*   Cannot be easily changed ğŸ”’ğŸš«
*   **Single Port ROM (SPROM)** has single address/data port 1ï¸âƒ£ğŸ”Œ
*   Timing diagram shows data being read ğŸ“–â±ï¸

---

## Memory Design - RAM ğŸ“ğŸ”„

*   **Random Access Memory (RAM)** allows both reading ğŸ“– and writing âœï¸
*   **Single Port RAM (SPRAM)**: One address/data port 1ï¸âƒ£ğŸ”Œ
*   **Dual Port RAM (DPRAM)**: Two independent ports 2ï¸âƒ£ğŸ”€
*   Enables **concurrent data acquisition and processing** âš¡ğŸ§ 
*   DPRAMs are mostly used to implement algorithms ğŸ› ï¸ğŸ’¡

---

## Finite State Machines (FSMs) - Basics ğŸš¦ğŸ¤–

*   FSMs design circuits with output depending on **present state and inputs** ğŸ”„ğŸšï¸
*   Three sections:
    *   Output state decoder ğŸ§©ğŸ”
    *   State register ğŸ“ğŸ’¾
    *   Output decoder ğŸ–¨ï¸ğŸ’¡
*   Two types:
    *   **Mealy Machine**: Output depends on state+input âš¡ğŸ¤¸
    *   **Moore Machine**: Output depends only on stateâ±ï¸

---

## FSMs - Design Process ğŸ¨

*   Design involves defining states and transitions ğŸ—ºï¸
*   Represented by a state diagram ğŸ“Š
*   Translated into a state table showing present state, next state, and output based on inputs ğŸ“‹
*   Requires sequential elements (like D flip-flops) to hold the state

---

## FSMs - State Minimization âœ‚ï¸

*   State minimization aims to reduce the number of states in an FSM while preserving its behavior ğŸ§®
*   Important for reducing hardware complexity ğŸ—ï¸
*   Techniques discussed:
    *   Row equivalence method: Basic, may not always be optimal
    *   Implication chart method: Rigorous, supports machine implementation ğŸ§®. Squares are filled with implied state pairs; incompatible pairs are crossed out âŒ
    *   Partition-based technique: Simple and rigorous, machine realizable
    *   Heuristic methods based on K-maps also exist

---

## FSMs - Verilog Implementation ğŸ’»

*   Verilog provides an easy way to implement FSMs ğŸ› ï¸
*   Design is primarily based on the state diagram ğŸ“Š
*   Uses behavioral modeling with always blocks âš™ï¸
*   States are often defined using localparam or parameter ğŸ·ï¸
*   One always block for state transitions (typically edge-triggered) and another for output/next state logic (combinational or edge-triggered depending on Mealy/Moore)

---

## Implementation Platforms - FPGA vs ASIC âš¡

*   Algorithms must be implemented on hardware platforms for faster execution ğŸš€
*   Dedicated ICs offer greater parallelism and speed compared to processors
*   ICs broadly classified as Custom, Semi-Custom, Standard Cell-Based, and Gate Array-based
*   FPGA (Field Programmable Gate Array): Contains arrays of reconfigurable logic blocks programmable to realize logic functions ğŸ§©. Connectivity is programmable; can be reprogrammed â™»ï¸
*   ASIC (Application-Specific Integrated Circuit): Dedicated IC designed for a specific application ğŸ¯. Offers higher performance, lower power, and smaller area for high-volume production

---

## FPGA Implementation - Architecture ğŸ›ï¸

*   FPGA contains arrays of reconfigurable logic blocks arranged as a matrix ğŸ§±
*   Key blocks:
    *   Configurable Logic Blocks (CLBs): Programmed to implement logic functions ğŸ§©
    *   Input/Output Blocks (IOBs): Interface with external pins ğŸ”Œ
    *   Programmable Interconnect: Connects CLBs and IOBs ğŸ•¸ï¸. Includes various types of lines (Long, Hex, Double, Direct) programmed via switches
    *   Most modern FPGAs are SRAM Based, using static memory cells for programming logic and connectivity
    *   Advanced FPGAs may also contain SRAM blocks (BRAMs), DSP Blocks, PLLs, Clock Managers, GPIOs, SERDES, Hard Processor Cores, Peripherals

---

## FPGA Implementation - Flow ğŸŒŠ

*   The implementation process follows a specific flow:
*   Design Entry: Writing the design description (e.g., Verilog HDL) âŒ¨ï¸. HDL-based entry is common and faster for complex designs
*   Synthesis: Translates HDL code into a netlist using actual hardware elements (gates, flip-flops) âš™ï¸. Checks syntax/hierarchy, performs logic optimization. Generates an NGC file. Provides an estimate of hardware utilization
*   Implementation: Consists of Translate, Map, and Place & Route ğŸ—ºï¸

---

## FPGA Implementation - Implementation Steps ğŸ“

*   Translate: Combines input netlists and constraint files (hardware, timing - UCF/SDC) into a logic design file (NGD file) ğŸ”„
*   Map: Subdivides logical elements to fit into FPGA logic blocks (CLB, IOB) ğŸ—ºï¸. Generates an NCD file representing the mapped design. Constraint info saved in PCF file. Optimization algorithms can trim/remove logic âœ‚ï¸
*   Place and Route (PAR): Places mapped subblocks into logic blocks and routes connections between them ğŸ”—. Aims to meet timing requirements. Generates a routed NCD file

---

## FPGA Implementation - Post-PAR & Tools ğŸ› ï¸

*   After PAR, Static Timing Analysis (STA) is performed using timing reports to check if specifications are met â±ï¸
*   If not, design or constraints are modified ğŸ”„
*   Once timing is met, BitGen program generates the .bit file used to program the FPGA device ğŸ’¾
*   FPGA Editor is a graphical tool to view, modify, and debug the implemented design ğŸ, including placing/routing critical paths, adding probes, or even manual design

---

## ASIC Implementation - Flow ğŸ­

ASIC implementation involves several stages:
Simulation: Functional verification using simulation tools (e.g., Incisive Simulator) ğŸ§ª. Requires passing Linting checks
Synthesis: Translates validated HDL into a netlist using standard cells from a library âš™ï¸. Requires timing constraints (SDC) and library files (LIB). DFT (Design For Testability) analysis and scan cell insertion can occur ğŸ”

---

## ASIC Implementation - Place & Route (PnR) ğŸ—ºï¸

*   Performed after successful synthesis âœ…
*   Requires input files: Post-synthesis Netlist, Liberty Timing Models (.lib), Synopsys Design Constraints (.sdc), Power Management files (CPF) for low power âš¡
*   Liberty files contain cell info, timing conditions, wire load models, operating conditions, and Design Rule Constraints (DRC) ğŸ“œ
*   Multiple timing libraries (fast-fast, slow-slow, typical) and RC corners are considered for timing analysis views (MIN/MAX, setup/hold)

---

## ASIC Implementation - PnR Steps ğŸ“

*   Design Initialization: Importing required files ğŸ“‚
*   Create and Load Floor Plan: Defining the layout area; logic area can be automatically calculated or customized ğŸ“
*   Placement: Placing standard cells and macro cells within the floor plan ğŸ§©. Aims to minimize wire length and meet timing
*   Clock Tree Synthesis (CTS): Balances clock arrival times to sequential elements to minimize skew and jitter â°
*   Routing: Making physical connections between cells based on logical netlist ğŸ”—. Includes Power Routing (Vdd, Gnd). Signal Integrity (SI) driven routing reduces noise; timing driven routing focuses on critical paths

---

## ASIC Implementation - Post-Route Checks âœ…

*   After routing and optimization, final checks are performed:
*   Logic Equivalence Check (LEC): Again verifies logical similarity between the post-route netlist and the original design ğŸ”„
*   Timing Checks: Confirms the design meets all timing constraints (setup, hold, transition) â±ï¸
*   Physical Checks:
*   Layout Versus Schematic (LVS): Verifies the layout matches the schematic/netlist connectivity ğŸ”
*   Design Rule Checks (DRC): Ensures the layout adheres to manufacturing rules ğŸ“

---

## Timing Analysis (STA) - Importance â±ï¸

*   Digital system timing verification is crucial because logic simulations ignore practical aspects like routing delay and process variations ğŸš¨
*   Designs that work in simulation may fail when implemented on hardware âŒ
*   Static Timing Analysis (STA) is a popular technique for timing verification ğŸ”
*   It increases the yield of good ICs ğŸ“ˆ
*   STA involves dividing the design into timing paths, calculating delays, and checking against constraints

---

## Timing Analysis - Definitions ğŸ“–

*   Relevant timing definitions are discussed:
*   Slew: Rise/fall time of a waveform ğŸ“ˆ
*   Clock Jitter: Variation in clock period ğŸŒ€
*   Clock Latency: Delay from clock source to flip-flop clock pin â³
*   Clock Skew: Difference in clock arrival times at different points â†”ï¸
*   Clock Uncertainty: Accounts for jitter, phase variations, etc. â“
*   Clock-to-Q Delay (Tcc2q/Tpc2q): Delay from clock edge to data output of a flip-flop (contamination/propagation) â²ï¸
*   Combinational Logic Timing (Tcd/Tpd): Delay through logic gates (contamination/propagation) â±ï¸
*   Net Delay: Delay through wires ğŸ”Œ

---

## Timing Analysis - Setup and Hold Times â±ï¸

*   **Setup Time (Tsu)**: The minimum time data must be **stable and available *before*** the active clock edge at the flip-flop input. â³
*   **Hold Time (Th)**: The minimum time data must remain **stable and available *after*** the active clock edge at the flip-flop input. ğŸ”’
*   These are critical requirements for sequential circuit reliability. âš ï¸

---

## Timing Analysis - Required & Arrival Times ğŸ•’

*   **Arrival Time**: The actual time data arrives at a specific point (e.g., flip-flop data pin). It includes launch flip-flop clock-to-Q delay, logic delay, and net delay. ğŸš€
*   **Required Time**: The time by which data **must arrive** at a specific point to meet timing requirements (setup/hold). It is constrained by the capture flip-flop's timing requirements and the clock period. â°

---

## Timing Analysis - Slack â³

*   **Slack** is the difference between the Required Time and the Arrival Time. â†”ï¸
*   **Setup Slack = Required time - Arrival time**. Positive slack means setup requirement is met. âœ… Negative slack indicates a setup violation. âŒ
*   **Hold Slack = Arrival time - Required time**. Positive slack means hold requirement is met. âœ… Negative slack indicates a hold violation. âŒ

---

## Timing Analysis - Timing Checks ğŸ”

*   **Setup Timing Check**: Ensures data arrives early enough *before* the clock edge. â±ï¸
*   **Hold Timing Check**: Ensures data remains stable long enough *after* the clock edge. ğŸ”’
*   **Asynchronous Checks**: For signals not synchronous to the main clock, includes **Recovery Time Check** and **Removal Time Check**. Recovery is like setup for an asynchronous deassertion; Removal is like hold for an asynchronous assertion. âš ï¸

---

## Timing Analysis - Timing Paths & Constraints ğŸ›£ï¸

*   STA analyzes different kinds of **timing paths**: Input-to-register, register-to-register, register-to-output, input-to-output. ğŸ”„
*   Other path types: **False Paths** (paths that can never be activated by circuit logic, excluded from timing) ğŸš« and **Half Cycle Paths** (between flip-flops triggered on opposite clock edges) â³.
*   **Timing Constraints** define performance requirements (e.g., clock period, I/O delays). Written in files like **SDC (Synopsys Design Constraint)**. ğŸ“œ
*   **Worst Negative Slack (WNS)**: The smallest (most negative) slack in the design. Positive WNS means timing is met. âœ…
*   **Total Negative Slack (TNS)**: Sum of all negative slacks. Zero TNS means all paths meet timing. ğŸ¯ Targeting TNS addresses violations on all critical paths.

---

## Low-Power Design - Introduction ğŸ”‹

*   Designing for **low-power consumption** is as important as design for area and speed. âš¡
*   Power reduction techniques are a major area of research. ğŸ”¬
*   Two types of power consumption in an IC:
    *   **Peak power consumption**: Can cause immediate harm. âš ï¸
    *   **Time average power consumption**: Critical for IC size and power source life. â³
*   Power consumption can be reduced at **various abstraction levels** in the design hierarchy. Higher levels (algorithmic/architectural) offer more reduction scope. ğŸ“Š

---

## Low-Power Design - Sources of Power âš¡

*   Overall average power consumption has four components:
    *   **Pswitching**: Dynamic power due to charging/discharging load capacitance. ğŸ”„
    *   **Pshort-circuit**: Power consumed when both PMOS and NMOS transistors are momentarily on during transitions. âš¡
    *   **Pleakage**: Power due to leakage currents (reverse-bias junction, sub-threshold). ğŸ’§
    *   **Pstatic**: Power consumed when the circuit is idle, mainly due to leakage. ğŸ›‘
*   **Switching power** is often the major issue in digital circuits. ğŸ”Œ

---

## Low-Power Design - Reducing Switching Power ğŸ”‹

*   Switching power can be reduced by:
    *   Reducing **operating voltage** (quadratic effect). ğŸ“‰
    *   Reducing **operating frequency**. ğŸ¢
    *   Reducing **switching activity**. ğŸ”„
*   Switching activity reduction can be achieved via **algorithmic** or **architectural** modifications. ğŸ—ï¸

---

## Low-Power Design - Architectural Optimization ğŸ—ï¸

*   Techniques include:
    *   Selection of **Data Representation Techniques** (e.g., Signed magnitude vs Two's complement can affect transitions). ğŸ”¢
    *   Ordering of **Input Signals** or operations to reduce transition activity. ğŸ”„
    *   Reducing **Glitch Activity**: Extra transitions before settling. Can be reduced by choosing a balanced circuit **Topology** instead of chained structures. âš¡

---

## Low-Power Design - More Architectural Techniques ğŸ—ï¸

*   **Logic Level Power Down**: Deactivating execution units that are not operating, saving power in synchronous circuits (requires extra logic). Easier in asynchronous designs. ğŸ”Œ
*   **Loop Unrolling**: Can expose more parallelism but may increase hardware and power. ğŸ”„
*   **Operation Reduction / Substitution**: Using dedicated units or optimized sequences to compute results with fewer total operations. May impact critical path. âœ‚ï¸
*   **Re-timing**: Moving registers to optimize paths, can potentially reduce switching. â±ï¸
*   **Wordlength Reduction**: Decreases hardware resources (capacitance), thus reducing power. Must balance power savings with accuracy requirements. ğŸ”¢
*   **Resource Sharing**: Reusing hardware for different operations. ğŸ”„

---

## Low-Power Design - Clock Gating â°

*   A common technique to reduce dynamic power. âš¡
*   Disables the clock signal to idle parts of the circuit, preventing unnecessary switching. ğŸš«
*   Various techniques exist: Gate-based, Latch-based, Flip-flop-based, Synthesis-based, Data-driven, Auto-gated, Look-ahead-based. ğŸ”§
*   **Latch-based clock gating** is shown as an example; avoids glitches better than simple gate gating. âš¡
*   Even clock gating circuits consume power; schemes exist to reduce this. ğŸ”‹

---

## Advanced Topics - System-on-Chip (SoC) ğŸ–¥ï¸

*   Integration of processor (CPU) and FPGA onto a **single IC** ğŸ–¥ï¸.
*   Reduces power and area compared to discrete components. ğŸ“‰
*   The whole embedded system is fabricated on one IC. ğŸ”Œ
*   FPGA typically handles **fast data processing and parallelism**. âš¡
*   Processor handles **interfacing devices and serial functions**. ğŸ”„
*   Offers advantages in real-time operations compared to ASIC-based embedded systems. â±ï¸
*   FPGA-based SoCs have the extra advantage of **reconfigurability**. ğŸ”„

---

## Advanced Topics - Partial Reconfiguration (PR) ğŸ”„

*   Also known as Dynamic Partial Reconfiguration (DPR).
*   Allows **reprogramming only a portion** of the FPGA while the rest of the design remains active. ğŸ› ï¸
*   Enables changing functionality on-the-fly. ğŸ”„
*   Complex process, supported by advanced EDA tools (Xilinx Vivado, Intel Quartus). Open-source alternatives also exist. ğŸ› ï¸
*   DPR flow involves partitioning the design into static and reconfigurable regions, floorplanning, implementing static logic, implementing reconfigurable modules (PRMs), and merging bitstreams. ğŸ”§

---

## Digital System Design Examples ğŸ“š

*   The book includes examples to help readers design their own systems. ğŸ—ï¸
*   Examples cover important areas.
*   **Digital Filters**: Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filters. FIR filters are always stable and can produce linear phase. IIR filters have feedback. Implementation aspects and performance comparisons of different structures are discussed. ğŸ”„

---

## Conclusion ğŸ¯

*   Advanced Digital System Design involves creating optimized hardware implementations for complex algorithms. ğŸ—ï¸
*   Verilog HDL is a key tool for modeling these systems. ğŸ”§
*   Understanding basic building blocks (combinational, sequential) is foundational. âš™ï¸
*   Efficient arithmetic design is crucial for performance. ğŸ”¢
*   Memory and FSMs are essential components for data storage and control logic. ğŸ§ 
*   Implementation on FPGAs and ASICs involves detailed flows and requires careful timing and power analysis. â±ï¸âš¡
*   STA (Setup/Hold, Slack) ensures designs meet speed requirements. âœ…
*   Low-power techniques (Algorithmic/Architectural, Clock Gating) are vital for modern designs. ğŸ”‹
*   Advanced concepts like SoCs and Partial Reconfiguration offer powerful capabilities. ğŸš€

---

count: false
class: nord-dark, middle, center

.pull-left[

# Q & A ğŸ¤

] .pull-right[

![Discussion](figs/questions-and-answers.svg)

]