

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_101_1'
================================================================
* Date:           Wed Dec 20 21:42:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |      154|      154|        29|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 2, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 32 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_difference_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_1_reload"   --->   Operation 34 'read' 'output_difference_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_difference_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_1_reload"   --->   Operation 35 'read' 'output_difference_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_difference_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_1_reload"   --->   Operation 36 'read' 'output_difference_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_103_2.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_19 = load i7 %i"   --->   Operation 39 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_19, i7 64" [backprop.c:101]   --->   Operation 41 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.27ns)   --->   "%add_ln101 = add i7 %i_19, i7 1" [backprop.c:101]   --->   Operation 43 'add' 'add_ln101' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %VITIS_LOOP_103_2.i.split, void %VITIS_LOOP_115_2.i.preheader.exitStub" [backprop.c:101]   --->   Operation 44 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_23_cast = zext i7 %i_19"   --->   Operation 45 'zext' 'i_23_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_42 = trunc i7 %i_19"   --->   Operation 46 'trunc' 'empty_42' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_42, i2 0"   --->   Operation 47 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "%sub_ln104 = sub i8 %p_shl2, i8 %i_23_cast" [backprop.c:104]   --->   Operation 48 'sub' 'sub_ln104' <Predicate = (!icmp_ln101)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %sub_ln104" [backprop.c:104]   --->   Operation 49 'zext' 'zext_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln104" [backprop.c:104]   --->   Operation 50 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:104]   --->   Operation 51 'load' 'weights3_load' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%add_ln104 = add i8 %sub_ln104, i8 1" [backprop.c:104]   --->   Operation 52 'add' 'add_ln104' <Predicate = (!icmp_ln101)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i8 %add_ln104" [backprop.c:104]   --->   Operation 53 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weights3_addr_64 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_1" [backprop.c:104]   --->   Operation 54 'getelementptr' 'weights3_addr_64' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.26ns)   --->   "%weights3_load_64 = load i8 %weights3_addr_64" [backprop.c:104]   --->   Operation 55 'load' 'weights3_load_64' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln101 = store i7 %add_ln101, i7 %i" [backprop.c:101]   --->   Operation 56 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 57 [1/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:104]   --->   Operation 57 'load' 'weights3_load' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_2 : Operation 58 [1/2] (2.26ns)   --->   "%weights3_load_64 = load i8 %weights3_addr_64" [backprop.c:104]   --->   Operation 58 'load' 'weights3_load_64' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_2 : Operation 59 [1/1] (1.35ns)   --->   "%add_ln104_1 = add i8 %sub_ln104, i8 2" [backprop.c:104]   --->   Operation 59 'add' 'add_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i8 %add_ln104_1" [backprop.c:104]   --->   Operation 60 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%weights3_addr_65 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_2" [backprop.c:104]   --->   Operation 61 'getelementptr' 'weights3_addr_65' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.26ns)   --->   "%weights3_load_65 = load i8 %weights3_addr_65" [backprop.c:104]   --->   Operation 62 'load' 'weights3_load_65' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln104 = bitcast i64 %weights3_load" [backprop.c:104]   --->   Operation 63 'bitcast' 'bitcast_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [5/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 64 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln104_1 = bitcast i64 %weights3_load_64" [backprop.c:104]   --->   Operation 65 'bitcast' 'bitcast_ln104_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [5/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 66 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/2] (2.26ns)   --->   "%weights3_load_65 = load i8 %weights3_addr_65" [backprop.c:104]   --->   Operation 67 'load' 'weights3_load_65' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 68 [4/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 68 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [4/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 69 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln104_2 = bitcast i64 %weights3_load_65" [backprop.c:104]   --->   Operation 70 'bitcast' 'bitcast_ln104_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [5/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 71 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 72 [3/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 72 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [3/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 73 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [4/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 74 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 75 [2/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 75 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [2/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 76 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [3/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 77 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 78 [1/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 78 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 79 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [2/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 80 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 81 [5/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 81 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 82 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 83 [4/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 83 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 84 [3/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 84 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.86>
ST_11 : Operation 85 [2/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 85 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.86>
ST_12 : Operation 86 [1/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 86 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.86>
ST_13 : Operation 87 [5/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 87 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.86>
ST_14 : Operation 88 [4/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 88 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.86>
ST_15 : Operation 89 [3/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 89 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 90 [2/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 90 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 91 [1/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 91 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 92 [5/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 92 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 93 [4/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 93 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 94 [3/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 94 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%i_23_cast33 = zext i7 %i_19"   --->   Operation 95 'zext' 'i_23_cast33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [2/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 96 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %i_23_cast33" [backprop.c:106]   --->   Operation 97 'getelementptr' 'dactivations2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 98 [2/2] (2.26ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr" [backprop.c:106]   --->   Operation 98 'load' 'dactivations2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 5.86>
ST_22 : Operation 99 [1/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 99 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 100 [1/2] (2.26ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr" [backprop.c:106]   --->   Operation 100 'load' 'dactivations2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 101 [5/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 101 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.14>
ST_25 : Operation 102 [4/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 102 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.14>
ST_26 : Operation 103 [3/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 103 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 104 [2/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 104 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 105 [1/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 105 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.26>
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [backprop.c:100]   --->   Operation 106 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 107 [1/1] (0.00ns)   --->   "%oracle_activations2_addr = getelementptr i64 %oracle_activations2, i64 0, i64 %i_23_cast33" [backprop.c:102]   --->   Operation 107 'getelementptr' 'oracle_activations2_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 108 [1/1] (2.26ns)   --->   "%store_ln106 = store i64 %mul16_i, i6 %oracle_activations2_addr" [backprop.c:106]   --->   Operation 108 'store' 'store_ln106' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_29 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln101 = br void %VITIS_LOOP_103_2.i" [backprop.c:101]   --->   Operation 109 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ oracle_activations2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_difference_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dactivations2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                 (alloca           ) [ 010000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 000000000000000000000000000000]
output_difference_2_1_reload_read (read             ) [ 011111111000000000000000000000]
output_difference_1_1_reload_read (read             ) [ 011111110000000000000000000000]
output_difference_0_1_reload_read (read             ) [ 011111110000000000000000000000]
store_ln0                         (store            ) [ 000000000000000000000000000000]
br_ln0                            (br               ) [ 000000000000000000000000000000]
i_19                              (load             ) [ 011111111111111111111100000000]
specpipeline_ln0                  (specpipeline     ) [ 000000000000000000000000000000]
icmp_ln101                        (icmp             ) [ 011111111111111111111111111100]
empty                             (speclooptripcount) [ 000000000000000000000000000000]
add_ln101                         (add              ) [ 000000000000000000000000000000]
br_ln101                          (br               ) [ 000000000000000000000000000000]
i_23_cast                         (zext             ) [ 000000000000000000000000000000]
empty_42                          (trunc            ) [ 000000000000000000000000000000]
p_shl2                            (bitconcatenate   ) [ 000000000000000000000000000000]
sub_ln104                         (sub              ) [ 001000000000000000000000000000]
zext_ln104                        (zext             ) [ 000000000000000000000000000000]
weights3_addr                     (getelementptr    ) [ 001000000000000000000000000000]
add_ln104                         (add              ) [ 000000000000000000000000000000]
zext_ln104_1                      (zext             ) [ 000000000000000000000000000000]
weights3_addr_64                  (getelementptr    ) [ 001000000000000000000000000000]
store_ln101                       (store            ) [ 000000000000000000000000000000]
weights3_load                     (load             ) [ 010100000000000000000000000000]
weights3_load_64                  (load             ) [ 010100000000000000000000000000]
add_ln104_1                       (add              ) [ 000000000000000000000000000000]
zext_ln104_2                      (zext             ) [ 000000000000000000000000000000]
weights3_addr_65                  (getelementptr    ) [ 010100000000000000000000000000]
bitcast_ln104                     (bitcast          ) [ 011011110000000000000000000000]
bitcast_ln104_1                   (bitcast          ) [ 011011110000000000000000000000]
weights3_load_65                  (load             ) [ 001010000000000000000000000000]
bitcast_ln104_2                   (bitcast          ) [ 011001111000000000000000000000]
mul8_i3                           (dmul             ) [ 011000001111100000000000000000]
mul8_i3_1                         (dmul             ) [ 011000001111111111000000000000]
mul8_i3_2                         (dmul             ) [ 011000000111111111111110000000]
add11_i3                          (dadd             ) [ 011000000000011111000000000000]
add11_i3_1                        (dadd             ) [ 011000000000000000111110000000]
i_23_cast33                       (zext             ) [ 011000000000000000000011111111]
dactivations2_addr                (getelementptr    ) [ 001000000000000000000010000000]
add11_i3_2                        (dadd             ) [ 011000000000000000000001111110]
dactivations2_load                (load             ) [ 011000000000000000000001111110]
mul16_i                           (dmul             ) [ 010000000000000000000000000001]
specloopname_ln100                (specloopname     ) [ 000000000000000000000000000000]
oracle_activations2_addr          (getelementptr    ) [ 000000000000000000000000000000]
store_ln106                       (store            ) [ 000000000000000000000000000000]
br_ln101                          (br               ) [ 000000000000000000000000000000]
ret_ln0                           (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="oracle_activations2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="oracle_activations2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_difference_0_1_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_difference_1_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_difference_2_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dactivations2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_difference_2_1_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_difference_1_1_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_difference_0_1_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="weights3_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="1"/>
<pin id="93" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_load/1 weights3_load_64/1 weights3_load_65/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="weights3_addr_64_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr_64/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="weights3_addr_65_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_addr_65/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="dactivations2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dactivations2_addr/21 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dactivations2_load/21 "/>
</bind>
</comp>

<comp id="124" class="1004" name="oracle_activations2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="8"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="oracle_activations2_addr/29 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln106_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/29 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add11_i3/8 add11_i3_1/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="0" index="1" bw="64" slack="10"/>
<pin id="145" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add11_i3_2/18 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="2"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8_i3/3 mul8_i3_2/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="2"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8_i3_1/3 mul16_i/24 "/>
</bind>
</comp>

<comp id="154" class="1005" name="reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights3_load weights3_load_65 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_19_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_19/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln101_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln101_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_23_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_23_cast/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_42_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_shl2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sub_ln104_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln104/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln104_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln104_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln104_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln101_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln104_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln104_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bitcast_ln104_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln104/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln104_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln104_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="bitcast_ln104_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln104_2/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_23_cast33_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="20"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_23_cast33/21 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="257" class="1005" name="output_difference_2_1_reload_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="3"/>
<pin id="259" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_difference_2_1_reload_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="output_difference_1_1_reload_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="2"/>
<pin id="264" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_difference_1_1_reload_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="output_difference_0_1_reload_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="2"/>
<pin id="269" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_difference_0_1_reload_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_19_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="20"/>
<pin id="274" dir="1" index="1" bw="7" slack="20"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln101_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="281" class="1005" name="sub_ln104_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln104 "/>
</bind>
</comp>

<comp id="286" class="1005" name="weights3_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="weights3_addr_64_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="1"/>
<pin id="293" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr_64 "/>
</bind>
</comp>

<comp id="296" class="1005" name="weights3_load_64_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights3_load_64 "/>
</bind>
</comp>

<comp id="301" class="1005" name="weights3_addr_65_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights3_addr_65 "/>
</bind>
</comp>

<comp id="306" class="1005" name="bitcast_ln104_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln104 "/>
</bind>
</comp>

<comp id="311" class="1005" name="bitcast_ln104_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln104_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="bitcast_ln104_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln104_2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="mul8_i3_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8_i3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="mul8_i3_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="6"/>
<pin id="328" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="mul8_i3_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="mul8_i3_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="10"/>
<pin id="333" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="mul8_i3_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="add11_i3_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add11_i3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="add11_i3_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add11_i3_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_23_cast33_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="8"/>
<pin id="348" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="i_23_cast33 "/>
</bind>
</comp>

<comp id="351" class="1005" name="dactivations2_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="1"/>
<pin id="353" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dactivations2_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="add11_i3_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="2"/>
<pin id="358" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add11_i3_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="dactivations2_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="2"/>
<pin id="363" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dactivations2_load "/>
</bind>
</comp>

<comp id="366" class="1005" name="mul16_i_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul16_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="78" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="95" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="44" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="157"><net_src comp="85" pin="7"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="85" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="164" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="164" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="179" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="210"><net_src comp="195" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="221"><net_src comp="173" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="235"><net_src comp="154" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="244"><net_src comp="154" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="253"><net_src comp="56" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="260"><net_src comp="60" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="265"><net_src comp="66" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="270"><net_src comp="72" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="275"><net_src comp="164" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="280"><net_src comp="167" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="195" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="289"><net_src comp="78" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="294"><net_src comp="95" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="299"><net_src comp="85" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="304"><net_src comp="103" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="309"><net_src comp="232" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="314"><net_src comp="237" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="319"><net_src comp="241" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="324"><net_src comp="146" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="329"><net_src comp="150" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="334"><net_src comp="146" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="339"><net_src comp="137" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="344"><net_src comp="137" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="349"><net_src comp="246" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="354"><net_src comp="111" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="359"><net_src comp="142" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="364"><net_src comp="118" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="369"><net_src comp="150" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: oracle_activations2 | {29 }
 - Input state : 
	Port: backprop_Pipeline_VITIS_LOOP_101_1 : weights3 | {1 2 3 }
	Port: backprop_Pipeline_VITIS_LOOP_101_1 : output_difference_0_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_101_1 : output_difference_1_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_101_1 : output_difference_2_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_101_1 : dactivations2 | {21 22 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_19 : 1
		icmp_ln101 : 2
		add_ln101 : 2
		br_ln101 : 3
		i_23_cast : 2
		empty_42 : 2
		p_shl2 : 3
		sub_ln104 : 4
		zext_ln104 : 5
		weights3_addr : 6
		weights3_load : 7
		add_ln104 : 5
		zext_ln104_1 : 6
		weights3_addr_64 : 7
		weights3_load_64 : 8
		store_ln101 : 3
	State 2
		zext_ln104_2 : 1
		weights3_addr_65 : 2
		weights3_load_65 : 3
	State 3
		mul8_i3 : 1
		mul8_i3_1 : 1
	State 4
		mul8_i3_2 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		dactivations2_addr : 1
		dactivations2_load : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		store_ln106 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   dadd   |                  grp_fu_137                  |    3    |   445   |   782   |
|          |                  grp_fu_142                  |    3    |   445   |   782   |
|----------|----------------------------------------------|---------|---------|---------|
|   dmul   |                  grp_fu_146                  |    11   |   299   |   203   |
|          |                  grp_fu_150                  |    11   |   299   |   203   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               add_ln101_fu_173               |    0    |    0    |    14   |
|    add   |               add_ln104_fu_206               |    0    |    0    |    15   |
|          |              add_ln104_1_fu_222              |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|    sub   |               sub_ln104_fu_195               |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln101_fu_167              |    0    |    0    |    10   |
|----------|----------------------------------------------|---------|---------|---------|
|          | output_difference_2_1_reload_read_read_fu_60 |    0    |    0    |    0    |
|   read   | output_difference_1_1_reload_read_read_fu_66 |    0    |    0    |    0    |
|          | output_difference_0_1_reload_read_read_fu_72 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               i_23_cast_fu_179               |    0    |    0    |    0    |
|          |               zext_ln104_fu_201              |    0    |    0    |    0    |
|   zext   |              zext_ln104_1_fu_212             |    0    |    0    |    0    |
|          |              zext_ln104_2_fu_227             |    0    |    0    |    0    |
|          |              i_23_cast33_fu_246              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |                empty_42_fu_183               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 p_shl2_fu_187                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    28   |   1488  |   2039  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|            add11_i3_1_reg_341           |   64   |
|            add11_i3_2_reg_356           |   64   |
|             add11_i3_reg_336            |   64   |
|         bitcast_ln104_1_reg_311         |   64   |
|         bitcast_ln104_2_reg_316         |   64   |
|          bitcast_ln104_reg_306          |   64   |
|        dactivations2_addr_reg_351       |    6   |
|        dactivations2_load_reg_361       |   64   |
|               i_19_reg_272              |    7   |
|           i_23_cast33_reg_346           |   64   |
|                i_reg_250                |    7   |
|            icmp_ln101_reg_277           |    1   |
|             mul16_i_reg_366             |   64   |
|            mul8_i3_1_reg_326            |   64   |
|            mul8_i3_2_reg_331            |   64   |
|             mul8_i3_reg_321             |   64   |
|output_difference_0_1_reload_read_reg_267|   64   |
|output_difference_1_1_reload_read_reg_262|   64   |
|output_difference_2_1_reload_read_reg_257|   64   |
|                 reg_154                 |   64   |
|            sub_ln104_reg_281            |    8   |
|         weights3_addr_64_reg_291        |    8   |
|         weights3_addr_65_reg_301        |    8   |
|          weights3_addr_reg_286          |    8   |
|         weights3_load_64_reg_296        |   64   |
+-----------------------------------------+--------+
|                  Total                  |  1141  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   4  |   8  |   32   ||    17   |
|  grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_137    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_137    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_146    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_146    |  p1  |   4  |  64  |   256  ||    17   |
|     grp_fu_150    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_150    |  p1  |   3  |  64  |   192  ||    13   |
|      reg_154      |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1132  || 8.51071 ||   110   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  1488  |  2039  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   110  |
|  Register |    -   |    -   |  1141  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |    8   |  2629  |  2149  |
+-----------+--------+--------+--------+--------+
