{
	"author": ["Joseph Lis", "Daniel Gajski"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/LisG89",
	"doi": "10.1145/74382.74486",
	"ee": "http://doi.acm.org/10.1145/74382.74486",
	"pages": "606-609",
	"publisher": "ACM Press",
	"tag": ["modelling", "synthesis", "using"],
	"title": "VHDL Synthesis Using Structured Modeling",
	"type": "inproceedings",
	"year": 1989
}