Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/28-openroad-globalplacement/classifier_top.odb'…
Reading design constraints file at '/nix/store/8h87vsa3wlidvqi062p0312chxkh8ihd-python3.13-librelane-3.0.0.dev47/lib/python3.13/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
[INFO RSZ-0027] Inserted 18 sg13g2_buf_1 input buffers.
[INFO RSZ-0028] Inserted 43 sg13g2_buf_1 output buffers.
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       617
       10 |     +0.0% |       0 |       0 |             0 |       607
       20 |     +0.0% |       0 |       0 |             0 |       597
       30 |     +0.0% |       0 |       0 |             0 |       587
       40 |     +0.0% |       0 |       0 |             0 |       577
       50 |     +0.0% |       0 |       0 |             0 |       567
       60 |     +0.0% |       0 |       0 |             0 |       557
       70 |     +0.0% |       0 |       0 |             0 |       547
       80 |     +0.0% |       0 |       0 |             0 |       537
       90 |     +0.6% |       0 |       6 |             1 |       527
      100 |     +0.6% |       0 |       6 |             1 |       517
      110 |     +0.6% |       0 |       6 |             1 |       507
      120 |     +0.6% |       0 |       6 |             1 |       497
      130 |     +0.6% |       0 |       6 |             1 |       487
      140 |     +0.6% |       0 |       6 |             1 |       477
      150 |     +0.6% |       0 |       6 |             1 |       467
      160 |     +0.6% |       0 |       6 |             1 |       457
      170 |     +0.6% |       0 |       6 |             1 |       447
      180 |     +0.6% |       0 |       6 |             1 |       437
      190 |     +0.6% |       0 |       6 |             1 |       427
      200 |     +0.6% |       0 |       6 |             1 |       417
      210 |     +0.6% |       0 |       6 |             1 |       407
      220 |     +0.6% |       0 |       6 |             1 |       397
      230 |     +0.6% |       0 |       6 |             1 |       387
      240 |     +0.6% |       0 |       6 |             1 |       377
      250 |     +0.6% |       0 |       6 |             1 |       367
      260 |     +0.6% |       0 |       6 |             1 |       357
      270 |     +0.6% |       0 |       6 |             1 |       347
      280 |     +0.6% |       0 |       6 |             1 |       337
      290 |     +0.6% |       0 |       6 |             1 |       327
      300 |     +0.6% |       0 |       6 |             1 |       317
      310 |     +0.6% |       0 |       6 |             1 |       307
      320 |     +0.6% |       0 |       6 |             1 |       297
      330 |     +0.6% |       0 |       6 |             1 |       287
      340 |     +0.6% |       0 |       6 |             1 |       277
      350 |     +0.6% |       0 |       6 |             1 |       267
      360 |     +0.6% |       0 |       6 |             1 |       257
      370 |     +0.6% |       0 |       6 |             1 |       247
      380 |     +0.6% |       0 |       6 |             1 |       237
      390 |     +0.6% |       0 |       6 |             1 |       227
      400 |     +0.6% |       0 |       6 |             1 |       217
      410 |     +0.8% |       0 |       8 |             2 |       207
      420 |     +0.8% |       0 |       8 |             2 |       197
      430 |     +0.8% |       0 |       8 |             2 |       187
      440 |     +0.8% |       0 |       8 |             2 |       177
      450 |     +1.0% |       0 |      10 |             3 |       167
      460 |     +1.0% |       0 |      10 |             3 |       157
      470 |     +1.0% |       0 |      10 |             3 |       147
      480 |     +1.0% |       0 |      10 |             3 |       137
      490 |     +1.0% |       0 |      10 |             3 |       127
      500 |     +1.0% |       0 |      10 |             3 |       117
      510 |     +1.0% |       0 |      10 |             3 |       107
      520 |     +1.0% |       0 |      10 |             3 |        97
      530 |     +1.0% |       0 |      10 |             3 |        87
      540 |     +1.0% |       0 |      10 |             3 |        77
      550 |     +1.0% |       0 |      10 |             3 |        67
      560 |     +1.0% |       0 |      10 |             3 |        57
      570 |     +1.5% |       0 |      15 |             4 |        47
      580 |     +1.5% |       0 |      15 |             4 |        37
      590 |     +2.5% |       0 |      26 |             7 |        27
      600 |     +3.0% |       0 |      31 |            10 |        17
      610 |     +3.0% |       0 |      31 |            10 |         7
    final |     +3.0% |       0 |      31 |            10 |         0
---------------------------------------------------------------------
[INFO RSZ-0035] Found 10 fanout violations.
[INFO RSZ-0038] Inserted 31 buffers in 10 nets.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement       2416.0 u
average displacement        3.8 u
max displacement           22.6 u
original HPWL            9833.8 u
legalized HPWL          11252.0 u
delta HPWL                   14 %

[INFO DPL-0020] Mirrored 220 instances
[INFO DPL-0021] HPWL before           11252.0 u
[INFO DPL-0022] HPWL after            11010.8 u
[INFO DPL-0023] HPWL delta               -2.1 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 184 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     92     667.70
  Inverter                                 36     195.96
  Sequential cell                          43    2106.52
  Multi-Input combinational cell          458    4741.03
  Total                                   629    7711.20
Writing OpenROAD database to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/32-openroad-repairdesignpostgpl/classifier_top.odb'…
Writing netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/32-openroad-repairdesignpostgpl/classifier_top.nl.v'…
Writing powered netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/32-openroad-repairdesignpostgpl/classifier_top.pnl.v'…
Writing layout to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/32-openroad-repairdesignpostgpl/classifier_top.def'…
Writing timing constraints to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/32-openroad-repairdesignpostgpl/classifier_top.sdc'…
