--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp10_MDP.twx OExp10_MDP.ncd -o OExp10_MDP.twr
OExp10_MDP.pcf -ucf ok.ucf

Design file:              OExp10_MDP.ncd
Physical constraint file: OExp10_MDP.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10179 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.451ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X48Y69.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.092ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y54.B1      net (fanout=1)        0.825   ram_data_out<26>
    SLICE_X55Y54.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X55Y54.C6      net (fanout=3)        0.098   Data_in<26>
    SLICE_X55Y54.CMUX    Tilo                  0.244   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X49Y65.D4      net (fanout=14)       1.703   Disp_num<26>
    SLICE_X49Y65.D       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_26
                                                       U6/SM1/M6/MSEG/XLXI_6
    SLICE_X49Y66.A1      net (fanout=2)        0.447   U6/SM1/M6/MSEG/XLXN_26
    SLICE_X49Y66.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_28
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X48Y69.C1      net (fanout=1)        0.538   U6/XLXN_9<15>
    SLICE_X48Y69.CMUX    Tilo                  0.139   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X48Y69.B5      net (fanout=1)        0.159   U6/SEGMENT<15>
    SLICE_X48Y69.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      6.092ns (2.322ns logic, 3.770ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.996ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y54.B1      net (fanout=1)        0.825   ram_data_out<26>
    SLICE_X55Y54.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X55Y54.C6      net (fanout=3)        0.098   Data_in<26>
    SLICE_X55Y54.CMUX    Tilo                  0.244   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X48Y65.C2      net (fanout=14)       1.818   Disp_num<26>
    SLICE_X48Y65.C       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_211
                                                       U6/SM1/M6/MSEG/XLXI_5
    SLICE_X49Y66.A5      net (fanout=2)        0.236   U6/SM1/M6/MSEG/XLXN_119
    SLICE_X49Y66.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_28
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X48Y69.C1      net (fanout=1)        0.538   U6/XLXN_9<15>
    SLICE_X48Y69.CMUX    Tilo                  0.139   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X48Y69.B5      net (fanout=1)        0.159   U6/SEGMENT<15>
    SLICE_X48Y69.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.996ns (2.322ns logic, 3.674ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.916ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y54.B1      net (fanout=1)        0.825   ram_data_out<26>
    SLICE_X55Y54.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X55Y54.C6      net (fanout=3)        0.098   Data_in<26>
    SLICE_X55Y54.CMUX    Tilo                  0.244   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X48Y66.C4      net (fanout=14)       1.612   Disp_num<26>
    SLICE_X48Y66.C       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/SM1/M6/MSEG/XLXI_7
    SLICE_X49Y66.A3      net (fanout=2)        0.362   U6/SM1/M6/MSEG/XLXN_27
    SLICE_X49Y66.A       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_28
                                                       U6/SM1/M6/MSEG/XLXI_47
    SLICE_X48Y69.C1      net (fanout=1)        0.538   U6/XLXN_9<15>
    SLICE_X48Y69.CMUX    Tilo                  0.139   U6/M2/buffer<15>
                                                       U6/XLXI_6/Mmux_o71
    SLICE_X48Y69.B5      net (fanout=1)        0.159   U6/SEGMENT<15>
    SLICE_X48Y69.CLK     Tas                   0.010   U6/M2/buffer<15>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.916ns (2.322ns logic, 3.594ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_14 (SLICE_X48Y68.B5), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.938ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y54.B1      net (fanout=1)        0.825   ram_data_out<26>
    SLICE_X55Y54.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X55Y54.C6      net (fanout=3)        0.098   Data_in<26>
    SLICE_X55Y54.CMUX    Tilo                  0.244   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X48Y67.A6      net (fanout=14)       1.570   Disp_num<26>
    SLICE_X48Y67.A       Tilo                  0.043   U6/XLXN_9<13>
                                                       U6/SM1/M6/MSEG/XLXI_20
    SLICE_X49Y66.B2      net (fanout=2)        0.441   U6/SM1/M6/MSEG/XLXN_74
    SLICE_X49Y66.B       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_28
                                                       U6/SM1/M6/MSEG/XLXI_48
    SLICE_X48Y68.C1      net (fanout=1)        0.523   U6/XLXN_9<14>
    SLICE_X48Y68.CMUX    Tilo                  0.139   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o61
    SLICE_X48Y68.B5      net (fanout=1)        0.159   U6/SEGMENT<14>
    SLICE_X48Y68.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (2.322ns logic, 3.616ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y54.B1      net (fanout=1)        0.825   ram_data_out<26>
    SLICE_X55Y54.B       Tilo                  0.043   Data_in<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X55Y54.C6      net (fanout=3)        0.098   Data_in<26>
    SLICE_X55Y54.CMUX    Tilo                  0.244   Data_in<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X49Y66.B6      net (fanout=14)       1.473   Disp_num<26>
    SLICE_X49Y66.B       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_28
                                                       U6/SM1/M6/MSEG/XLXI_48
    SLICE_X48Y68.C1      net (fanout=1)        0.523   U6/XLXN_9<14>
    SLICE_X48Y68.CMUX    Tilo                  0.139   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o61
    SLICE_X48Y68.B5      net (fanout=1)        0.159   U6/SEGMENT<14>
    SLICE_X48Y68.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      5.357ns (2.279ns logic, 3.078ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y53.B4      net (fanout=1)        0.676   ram_data_out<27>
    SLICE_X54Y53.B       Tilo                  0.043   Data_in<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X54Y53.C6      net (fanout=3)        0.112   Data_in<27>
    SLICE_X54Y53.CMUX    Tilo                  0.239   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X48Y67.A3      net (fanout=15)       0.940   Disp_num<27>
    SLICE_X48Y67.A       Tilo                  0.043   U6/XLXN_9<13>
                                                       U6/SM1/M6/MSEG/XLXI_20
    SLICE_X49Y66.B2      net (fanout=2)        0.441   U6/SM1/M6/MSEG/XLXN_74
    SLICE_X49Y66.B       Tilo                  0.043   U6/SM1/M6/MSEG/XLXN_28
                                                       U6/SM1/M6/MSEG/XLXI_48
    SLICE_X48Y68.C1      net (fanout=1)        0.523   U6/XLXN_9<14>
    SLICE_X48Y68.CMUX    Tilo                  0.139   U6/M2/buffer<14>
                                                       U6/XLXI_6/Mmux_o61
    SLICE_X48Y68.B5      net (fanout=1)        0.159   U6/SEGMENT<14>
    SLICE_X48Y68.CLK     Tas                   0.010   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (2.317ns logic, 2.851ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X40Y65.C6), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.939ns (Levels of Logic = 6)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y50.B2      net (fanout=1)        0.699   ram_data_out<20>
    SLICE_X57Y50.B       Tilo                  0.043   Data_in<20>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X57Y50.C6      net (fanout=4)        0.110   Data_in<20>
    SLICE_X57Y50.CMUX    Tilo                  0.244   Data_in<20>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X47Y63.A1      net (fanout=14)       1.696   Disp_num<20>
    SLICE_X47Y63.A       Tilo                  0.043   U6/SM1/M5/MSEG/XLXN_28
                                                       U6/SM1/M5/MSEG/XLXI_5
    SLICE_X46Y63.D2      net (fanout=2)        0.466   U6/SM1/M5/MSEG/XLXN_119
    SLICE_X46Y63.D       Tilo                  0.043   U6/XLXN_9<23>
                                                       U6/SM1/M5/MSEG/XLXI_47
    SLICE_X40Y65.D2      net (fanout=1)        0.575   U6/XLXN_9<23>
    SLICE_X40Y65.DMUX    Tilo                  0.138   U6/M2/buffer<23>
                                                       U6/XLXI_6/Mmux_o161
    SLICE_X40Y65.C6      net (fanout=1)        0.105   U6/SEGMENT<23>
    SLICE_X40Y65.CLK     Tas                  -0.023   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.939ns (2.288ns logic, 3.651ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.856ns (Levels of Logic = 6)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y50.B2      net (fanout=1)        0.699   ram_data_out<20>
    SLICE_X57Y50.B       Tilo                  0.043   Data_in<20>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X57Y50.C6      net (fanout=4)        0.110   Data_in<20>
    SLICE_X57Y50.CMUX    Tilo                  0.244   Data_in<20>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X46Y63.A1      net (fanout=14)       1.707   Disp_num<20>
    SLICE_X46Y63.A       Tilo                  0.043   U6/XLXN_9<23>
                                                       U6/SM1/M5/MSEG/XLXI_7
    SLICE_X46Y63.D1      net (fanout=2)        0.372   U6/SM1/M5/MSEG/XLXN_27
    SLICE_X46Y63.D       Tilo                  0.043   U6/XLXN_9<23>
                                                       U6/SM1/M5/MSEG/XLXI_47
    SLICE_X40Y65.D2      net (fanout=1)        0.575   U6/XLXN_9<23>
    SLICE_X40Y65.DMUX    Tilo                  0.138   U6/M2/buffer<23>
                                                       U6/XLXI_6/Mmux_o161
    SLICE_X40Y65.C6      net (fanout=1)        0.105   U6/SEGMENT<23>
    SLICE_X40Y65.CLK     Tas                  -0.023   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (2.288ns logic, 3.568ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.570ns (Levels of Logic = 6)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y50.B2      net (fanout=1)        0.699   ram_data_out<20>
    SLICE_X57Y50.B       Tilo                  0.043   Data_in<20>
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X57Y50.C6      net (fanout=4)        0.110   Data_in<20>
    SLICE_X57Y50.CMUX    Tilo                  0.244   Data_in<20>
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X45Y63.A2      net (fanout=14)       1.595   Disp_num<20>
    SLICE_X45Y63.A       Tilo                  0.043   U6/SM1/M5/MSEG/XLXN_26
                                                       U6/SM1/M5/MSEG/XLXI_6
    SLICE_X46Y63.D6      net (fanout=2)        0.198   U6/SM1/M5/MSEG/XLXN_26
    SLICE_X46Y63.D       Tilo                  0.043   U6/XLXN_9<23>
                                                       U6/SM1/M5/MSEG/XLXI_47
    SLICE_X40Y65.D2      net (fanout=1)        0.575   U6/XLXN_9<23>
    SLICE_X40Y65.DMUX    Tilo                  0.138   U6/M2/buffer<23>
                                                       U6/XLXI_6/Mmux_o161
    SLICE_X40Y65.C6      net (fanout=1)        0.105   U6/SEGMENT<23>
    SLICE_X40Y65.CLK     Tas                  -0.023   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (2.288ns logic, 3.282ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X22Y69.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.348 - 0.318)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.CQ      Tcko                  0.118   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X22Y69.B6      net (fanout=4)        0.129   U6/M2/shift_count<5>
    SLICE_X22Y69.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.059ns logic, 0.129ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_13 (SLICE_X49Y67.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_14 (FF)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_14 to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y68.BQ      Tcko                  0.100   U6/M2/buffer<14>
                                                       U6/M2/buffer_14
    SLICE_X49Y67.B6      net (fanout=2)        0.103   U6/M2/buffer<14>
    SLICE_X49Y67.CLK     Tah         (-Th)     0.032   U6/M2/buffer<13>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.068ns logic, 0.103ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_42 (SLICE_X46Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_43 (FF)
  Destination:          U6/M2/buffer_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.072 - 0.059)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_43 to U6/M2/buffer_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y67.AQ      Tcko                  0.100   U6/M2/buffer<11>
                                                       U6/M2/buffer_43
    SLICE_X46Y66.A5      net (fanout=2)        0.131   U6/M2/buffer<43>
    SLICE_X46Y66.CLK     Tah         (-Th)     0.059   U6/M2/buffer<10>
                                                       U6/M2/buffer_42_rstpot
                                                       U6/M2/buffer_42
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.041ns logic, 0.131ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    6.451|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10179 paths, 0 nets, and 2084 connections

Design statistics:
   Minimum period:   6.451ns{1}   (Maximum frequency: 155.015MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 21:40:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



