
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 472.891 ; gain = 100.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_top.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
	Parameter DMEM_DEPTH bound to: 1024 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter KERNEL_PC bound to: 0 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
	Parameter BAUD_DIVISOR bound to: 20'b00000001101100100001 
	Parameter PAR_EN bound to: 1'b1 
	Parameter PAR_TYPE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 25 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 3 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [E:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_core.sv:1]
	Parameter MXLEN bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter KERNEL_PC bound to: 0 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_datapath' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_datapath.sv:1]
	Parameter MXLEN bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_cu' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_control_unit.sv:1]
	Parameter support_supervisor bound to: 1 - type: integer 
	Parameter support_user bound to: 1 - type: integer 
	Parameter ENV_CALL_UMODE bound to: 8 - type: integer 
	Parameter ENV_CALL_SMODE bound to: 9 - type: integer 
	Parameter ENV_CALL_MMODE bound to: 11 - type: integer 
	Parameter ILLEGAL_INSTR bound to: 2 - type: integer 
	Parameter PRIV_LVL_U bound to: 2'b00 
	Parameter PRIV_LVL_S bound to: 2'b01 
	Parameter PRIV_LVL_M bound to: 2'b11 
	Parameter SUPPORT_U bound to: 0 - type: integer 
	Parameter SUPPORT_S bound to: 0 - type: integer 
	Parameter CSR_WRITE bound to: 3'b001 
	Parameter CSR_SET bound to: 3'b010 
	Parameter CSR_CLEAR bound to: 3'b011 
	Parameter CSR_READ bound to: 3'b101 
	Parameter SRET bound to: 3'b110 
	Parameter MRET bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_control_unit.sv:1244]
INFO: [Synth 8-6155] done synthesizing module 'riscv_cu' (6#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_fstage' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_fetch_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_mux2' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux2.sv:1]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_mux2' (7#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_pc' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_pc.sv:1]
	Parameter KERNEL_PC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_pc' (8#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_pc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_pcadder' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_pcadder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_pcadder' (9#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_pcadder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_compressed_decoder' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_compressed_decoder.sv:1]
INFO: [Synth 8-226] default block is never used [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_compressed_decoder.sv:104]
INFO: [Synth 8-226] default block is never used [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_compressed_decoder.sv:172]
INFO: [Synth 8-6155] done synthesizing module 'riscv_compressed_decoder' (10#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_compressed_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_mux4' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux4.sv:1]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_mux4' (11#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux4.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_fstage' (12#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_fetch_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_ppreg_fd' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_fd.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ppreg_fd' (13#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_fd.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_dstage' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_decode_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_rf' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_rf.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'riscv_rf' (14#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_rf.sv:2]
INFO: [Synth 8-6157] synthesizing module 'riscv_extend' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_extend.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_extend' (15#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_extend.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_zeroextend' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_zeroextend.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_zeroextend' (16#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_zeroextend.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_dstage' (17#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_decode_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_ppreg_de' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_de.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ppreg_de' (18#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_de.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_estage' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_execute_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_icu' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ICU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_alu' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_alu.sv:1]
	Parameter ADD bound to: 5'b00000 
	Parameter SUB bound to: 5'b00001 
	Parameter SLL bound to: 5'b00010 
	Parameter SLT bound to: 5'b00011 
	Parameter SLTU bound to: 5'b00100 
	Parameter XOR bound to: 5'b00101 
	Parameter SRL bound to: 5'b00110 
	Parameter SRA bound to: 5'b00111 
	Parameter OR bound to: 5'b01000 
	Parameter AND bound to: 5'b01001 
	Parameter JALR bound to: 5'b01010 
	Parameter ADDW bound to: 5'b10000 
	Parameter SUBW bound to: 5'b10001 
	Parameter SLLW bound to: 5'b10010 
	Parameter SRLW bound to: 5'b10110 
	Parameter SRAW bound to: 5'b10111 
INFO: [Synth 8-6155] done synthesizing module 'riscv_alu' (19#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_branch' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_branch.sv:1]
	Parameter BEQ bound to: 3'b000 
	Parameter BNE bound to: 3'b001 
	Parameter BLT bound to: 3'b100 
	Parameter BGE bound to: 3'b101 
	Parameter BLTU bound to: 3'b110 
	Parameter BGEU bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'riscv_branch' (20#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_branch.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_multiplier' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_multiplier.sv:1]
	Parameter idle bound to: 1'b0 
	Parameter start bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'riscv_multiplier' (21#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_multiplier.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_divider' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_divider.sv:1]
	Parameter IDLE bound to: 1'b0 
	Parameter START bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'riscv_divider' (22#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_divider.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_mux3' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux3.sv:1]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_mux3' (23#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux3.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_icu' (24#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ICU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_lsu' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_lsu.sv:1]
	Parameter UART_BASE bound to: 268435456 - type: integer 
	Parameter CLINT bound to: 33554432 - type: integer 
	Parameter CLINT_MTIMECMP bound to: 33570816 - type: integer 
	Parameter CLINT_MTIME bound to: 33603576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_lsu' (25#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_misalignment_unit' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_misalignment_unit.sv:1]
INFO: [Synth 8-226] default block is never used [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_misalignment_unit.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'riscv_misalignment_unit' (26#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_misalignment_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_estage' (27#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_execute_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_ppreg_em' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_em.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ppreg_em' (28#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_em.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_mstage' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mem_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_memext' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_memext.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_memext' (29#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_memext.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mstage' (30#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mem_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_ppreg_mw' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_mw.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ppreg_mw' (31#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_ppreg_mw.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_wbstage' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_wb_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_mux5' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux5.sv:1]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_mux5' (32#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_mux5.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_trap_wb' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_trap_wb.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_trap_wb' (33#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_trap_wb.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_wbstage' (34#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_wb_stage.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_csrfile' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_csrfile.sv:1]
	Parameter MXLEN bound to: 64 - type: integer 
	Parameter SXLEN bound to: 64 - type: integer 
	Parameter support_supervisor bound to: 1 - type: integer 
	Parameter support_user bound to: 1 - type: integer 
	Parameter CSR_WRITE bound to: 3'b001 
	Parameter CSR_SET bound to: 3'b010 
	Parameter CSR_CLEAR bound to: 3'b011 
	Parameter CSR_READ bound to: 3'b101 
	Parameter SRET bound to: 3'b110 
	Parameter MRET bound to: 3'b111 
	Parameter PRIV_LVL_U bound to: 2'b00 
	Parameter PRIV_LVL_S bound to: 2'b01 
	Parameter PRIV_LVL_M bound to: 2'b11 
	Parameter STI bound to: 5 - type: integer 
	Parameter MTI bound to: 7 - type: integer 
	Parameter SEI bound to: 9 - type: integer 
	Parameter MEI bound to: 11 - type: integer 
	Parameter INSTRUCTION_ADDRESS_MISALIGNED bound to: 0 - type: integer 
	Parameter ILLEGAL_INSTRUCTION bound to: 2 - type: integer 
	Parameter LOAD_ADDRESS_MISALIGNED bound to: 4 - type: integer 
	Parameter STORE_ADDRESS_MISALIGNED bound to: 6 - type: integer 
	Parameter ECALL_U bound to: 8 - type: integer 
	Parameter ECALL_S bound to: 9 - type: integer 
	Parameter ECALL_M bound to: 11 - type: integer 
	Parameter ISA_CODE bound to: 64'b1000000000000000000000000000000000000000000101000001000100000101 
INFO: [Synth 8-6157] synthesizing module 'riscv_counter' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_counter' (35#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_csrfile' (36#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_csrfile.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_hazardunit' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_hazardunit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_hazardunit' (37#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_hazardunit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_datapath' (38#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_datapath.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_data_cache' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_top.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_dcache_tag' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_tag.sv:1]
	Parameter IDX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_dcache_tag' (39#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_tag.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_dcache_data' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_data.sv:2]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module riscv_dcache_data 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter BYTE_OFFSET bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_dcache_data' (40#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_data.sv:2]
INFO: [Synth 8-6157] synthesizing module 'riscv_dcache_fsm' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_dcache_fsm' (41#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_dcache_amo' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_amo.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_dcache_amo' (42#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_amo.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_data_cache' (43#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dcache_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_instructions_cache' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_top.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tag_array_i' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_tag.sv:7]
	Parameter IDX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "valid_buffer_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "tag_buffer_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'tag_array_i' (44#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_tag.sv:7]
INFO: [Synth 8-6157] synthesizing module 'riscv_icache_inst' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_inst.sv:7]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module riscv_icache_inst 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter IWIDTH bound to: 32 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter BYTE_OFFSET bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_icache_inst' (45#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_inst.sv:7]
INFO: [Synth 8-6157] synthesizing module 'icache_fsm' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'icache_fsm' (46#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_fsm.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_instructions_cache' (47#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_icache_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_timer_irq' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_timer_irq.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_timer_irq' (48#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_timer_irq.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (49#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_core.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_dram_model' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dram_model.sv:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_dram_data' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dram_data.sv:2]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module riscv_dram_data 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_dram_data' (50#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dram_data.sv:2]
INFO: [Synth 8-6157] synthesizing module 'riscv_dram_counter' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dram_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_dram_counter' (51#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dram_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_dram_model' (52#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_dram_model.sv:2]
INFO: [Synth 8-6157] synthesizing module 'riscv_iram_model' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_iram_model.sv:1]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'riscv_iram_data' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_iram_data.sv:2]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter CACHE_SIZE bound to: 4096 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
	Parameter DATAPBLOCK bound to: 16 - type: integer 
	Parameter CACHE_DEPTH bound to: 256 - type: integer 
	Parameter ADDR bound to: 14 - type: integer 
	Parameter BYTE_OFF bound to: 4 - type: integer 
	Parameter INDEX bound to: 8 - type: integer 
	Parameter TAG bound to: 2 - type: integer 
	Parameter S_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'instructions.txt' is read successfully [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_iram_data.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'riscv_iram_data' (53#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_iram_data.sv:2]
INFO: [Synth 8-6157] synthesizing module 'riscv_iram_counter' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_iram_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_iram_counter' (54#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_iram_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_iram_model' (55#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_iram_model.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_peripheral_top' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_peripheral_top.sv:1]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
	Parameter BAUD_DIVISOR bound to: 20'b00000001101100100001 
	Parameter PAR_EN bound to: 1'b1 
	Parameter PAR_TYPE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'uart_clk_div' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_clk_div.sv:1]
	Parameter DIV_RATIO bound to: 20'b00000001101100100001 
	Parameter RATIO_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_clk_div' (56#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_top.sv:1]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
	Parameter PTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_mem_ctrl' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_mem_ctrl.sv:9]
	Parameter FIFO_DEPTH bound to: 256 - type: integer 
	Parameter PTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_mem_ctrl' (57#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_mem_ctrl.sv:9]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_rd' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_rd.sv:8]
	Parameter PTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_rd' (58#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_rd.sv:8]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_wr' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_wr.sv:8]
	Parameter PTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_wr' (59#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_wr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_df_sync' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_df_sync.sv:1]
	Parameter BUS_WIDTH bound to: 9 - type: integer 
	Parameter NUM_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_df_sync' (60#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_df_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_gray_conv' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_gray_conv.sv:8]
	Parameter PTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_gray_conv' (61#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_gray_conv.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (62#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_top' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_top.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tx_serializer' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_serializer.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter COUNT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_serializer' (63#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_serializer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_fsm' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_fsm.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter start_bit bound to: 3'b001 
	Parameter ser_data bound to: 3'b010 
	Parameter parity_bit bound to: 3'b011 
	Parameter stop_bit bound to: 3'b100 
	Parameter mux_start bound to: 2'b00 
	Parameter mux_serial bound to: 2'b01 
	Parameter mux_parity bound to: 2'b10 
	Parameter mux_stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_fsm' (64#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_parity_calc' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_parity_calc.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter EVEN bound to: 1'b0 
	Parameter ODD bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_parity_calc' (65#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_parity_calc.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_mux' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_mux.sv:1]
	Parameter mux_start bound to: 2'b00 
	Parameter mux_serial bound to: 2'b01 
	Parameter mux_parity bound to: 2'b10 
	Parameter mux_stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_mux' (66#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_top' (67#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_tx_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_pulse_gen' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_pulse_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_pulse_gen' (68#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_pulse_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_peripheral_top' (69#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_peripheral_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_button_debouncer' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_button_debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_df_sync__parameterized0' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_df_sync.sv:1]
	Parameter BUS_WIDTH bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_df_sync__parameterized0' (69#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/uart_fifo_df_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_button_debouncer_delayed' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_button_debouncer_delayed.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_button_debouncer_fsm' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_button_debouncer_fsm.sv:1]
	Parameter s0 bound to: 0 - type: integer 
	Parameter s1 bound to: 1 - type: integer 
	Parameter s2 bound to: 2 - type: integer 
	Parameter s3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_button_debouncer_fsm.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'riscv_button_debouncer_fsm' (70#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_button_debouncer_fsm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_debouncer_timer' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_debouncer_timer.sv:1]
	Parameter FINAL_VALUE bound to: 1999999 - type: integer 
	Parameter BITS bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_debouncer_timer' (71#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_debouncer_timer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_button_debouncer_delayed' (72#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_button_debouncer_delayed.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_button_debouncer' (73#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_button_debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_rst_sync' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_rst_sync.sv:1]
	Parameter NUM_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'riscv_rst_sync' (74#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_rst_sync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (75#1) [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_top.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 620.938 ; gain = 248.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 620.938 ; gain = 248.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 620.938 ; gain = 248.172
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/RISC-V/RTL Design/Synthesis/syn.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/pre_syn_cons.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_CLK' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/pre_syn_cons.xdc:1]
Finished Parsing XDC File [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/pre_syn_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/pre_syn_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/RISC-V/RTL Design/Synthesis/syn.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/RISC-V/RTL Design/Synthesis/syn.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/RISC-V/RTL Design/Synthesis/syn.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 997.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 997.648 ; gain = 624.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 997.648 ; gain = 624.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0/inst. (constraint file  {D:/RISC-V/RTL Design/Synthesis/syn.runs/synth_1/dont_touch.xdc}, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 997.648 ; gain = 624.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "o_riscv_cu_jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_cu_regw" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_riscv_cu_regw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_riscv_cu_asel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_cu_bsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_cu_bsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_cu_bsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_riscv_cu_storesrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_storesrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_resultsrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_riscv_cu_resultsrc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_cu_resultsrc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_cu_resultsrc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_riscv_cu_funcsel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_memext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_memext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_riscv_cu_immsrc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_cu_immsrc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_riscv_cu_aluctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_riscv_cu_aluctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_riscv_cu_csrop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_csrop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_illgalinst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_riscv_cu_illgalinst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "riscv_cu_detect_ecall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_instret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_lr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_lr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_sc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_sc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cu_amo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cdecoder_cillegal_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cdecoder_cillegal_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_riscv_cdecoder_cillegal_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'valid_reg' into 'o_riscv_mul_valid_reg' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_multiplier.sv:62]
INFO: [Synth 8-5546] ROM "next_valid0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'o_riscv_div_valid_reg' into 'valid_reg' [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_divider.sv:253]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/RISC-V/RTL Design/GP-RV64IMAC/RV64IMAC_M_S_Modes_UART_TX/riscv_divider.sv:58]
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_lsu_timer_regsel" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_lsu_uart_tx_valid" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "is_csr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_to_priv_lvl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_read_access" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "is_csr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_to_priv_lvl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_read_access" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exception_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_to_priv_lvl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr_read_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_riscv_csr_returnfromTrap" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mret" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sret" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mcause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mideleg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'riscv_dcache_fsm'
INFO: [Synth 8-5545] ROM "amo_unit_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_xlen" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'icache_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FIFO_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FIFO_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_tx_fsm'
INFO: [Synth 8-5544] ROM "mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ser_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'riscv_button_debouncer_fsm'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000000
             COMPARE_TAG |                              001 | 00000000000000000000000000000001
              WRITE_BACK |                              010 | 00000000000000000000000000000010
                ALLOCATE |                              011 | 00000000000000000000000000000011
            CACHE_ACCESS |                              100 | 00000000000000000000000000000100
              AMO_MODIFY |                              101 | 00000000000000000000000000000101
               AMO_STORE |                              110 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'riscv_dcache_fsm'
INFO: [Synth 8-3971] The signal byte0_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte2_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte3_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte4_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte5_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte6_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte7_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte8_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte9_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte10_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte11_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte12_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte13_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte14_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal byte15_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               NORMAL_OP |                               00 | 00000000000000000000000000000000
              ALLOCATE_1 |                               01 | 00000000000000000000000000000001
              ALLOCATE_2 |                               10 | 00000000000000000000000000000010
            CACHE_ACCESS |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'icache_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               start_bit |                              001 |                              001
                ser_data |                              010 |                              010
              parity_bit |                              011 |                              011
                stop_bit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_tx_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               10 |                               00
                      s1 |                               11 |                               01
                      s2 |                               01 |                               10
                      s3 |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'riscv_button_debouncer_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 997.648 ; gain = 624.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |riscv_datapath__GB0    |           1|     36257|
|3     |riscv_datapath__GB1    |           1|     10165|
|4     |riscv_core__GC0        |           1|     30213|
|5     |riscv_top__GC0         |           1|      9983|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 9     
	   3 Input     64 Bit       Adders := 3     
	   4 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 16    
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 33    
	               62 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 338   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 272   
	                1 Bit    Registers := 328   
+---RAMs : 
	               8K Bit         RAMs := 16    
	               2K Bit         RAMs := 32    
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 2     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 95    
	   4 Input     64 Bit        Muxes := 6     
	   6 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 1     
	  30 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	  10 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	 129 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 17    
	  11 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   4 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  15 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 33    
	   4 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 67    
	   4 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 382   
	  15 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
	  30 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_cu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 15    
	  11 Input      6 Bit        Muxes := 1     
	  15 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  15 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 2     
Module riscv_ppreg_fd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module riscv_rf 
Detailed RTL Component Info : 
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module riscv_ppreg_de 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module riscv_mux4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module riscv_mux4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module riscv_mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_mux2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_branch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module riscv_multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              130 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    130 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 2     
	   2 Input     65 Bit        Muxes := 2     
	   4 Input     65 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module riscv_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   4 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 33    
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module riscv_mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module riscv_lsu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module riscv_misalignment_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module riscv_mux2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_ppreg_em 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module riscv_ppreg_mw 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module riscv_trap_wb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module riscv_mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_hazardunit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module riscv_counter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_csrfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 10    
	  30 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   7 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module riscv_memext 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module riscv_mux2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_mux2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_pc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module riscv_pcadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
Module riscv_mux2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module riscv_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module riscv_mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module riscv_datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module riscv_dcache_data 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---RAMs : 
	               2K Bit         RAMs := 16    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 15    
Module riscv_dcache_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 10    
Module riscv_dcache_amo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	  10 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
Module riscv_data_cache 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tag_array_i 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 256   
	                1 Bit    Registers := 256   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 17    
Module riscv_icache_inst 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---RAMs : 
	               2K Bit         RAMs := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module icache_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
Module riscv_instructions_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module riscv_timer_irq 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
Module riscv_dram_data 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---RAMs : 
	               8K Bit         RAMs := 16    
Module riscv_dram_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module riscv_iram_data 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	 129 Input      8 Bit        Muxes := 16    
Module riscv_iram_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_fifo_mem_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module uart_fifo_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_fifo_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_fifo_df_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module uart_fifo_df_sync 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
Module uart_fifo_gray_conv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 8     
Module uart_fifo_gray_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 8     
Module uart_tx_serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module uart_tx_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module uart_tx_parity_calc 
Detailed RTL Component Info : 
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module uart_pulse_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_fifo_df_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module riscv_button_debouncer_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module riscv_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_div_result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_riscv_lsu_uart_tx_valid" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-3971] The signal byte0_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte0_reg to conserve power
INFO: [Synth 8-3971] The signal byte1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte1_reg to conserve power
INFO: [Synth 8-3971] The signal byte2_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte2_reg to conserve power
INFO: [Synth 8-3971] The signal byte3_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte3_reg to conserve power
INFO: [Synth 8-3971] The signal byte4_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte4_reg to conserve power
INFO: [Synth 8-3971] The signal byte5_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte5_reg to conserve power
INFO: [Synth 8-3971] The signal byte6_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte6_reg to conserve power
INFO: [Synth 8-3971] The signal byte7_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte7_reg to conserve power
INFO: [Synth 8-3971] The signal byte8_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte8_reg to conserve power
INFO: [Synth 8-3971] The signal byte9_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte9_reg to conserve power
INFO: [Synth 8-3971] The signal byte10_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte10_reg to conserve power
INFO: [Synth 8-3971] The signal byte11_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte11_reg to conserve power
INFO: [Synth 8-3971] The signal byte12_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte12_reg to conserve power
INFO: [Synth 8-3971] The signal byte13_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte13_reg to conserve power
INFO: [Synth 8-3971] The signal byte14_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte14_reg to conserve power
INFO: [Synth 8-3971] The signal byte15_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM byte15_reg to conserve power
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_estage/u_icu/u_mul/z_reg[129]' (FDC) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_estage/u_icu/u_mul/z_reg[128]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[5]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[6]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[7]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[8]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[9]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[10]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[11]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[12]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[13]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[14]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[15]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[16]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[17]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[18]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[19]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[20]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[21]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[22]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[23]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[24]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[25]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[26]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[27]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[28]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[29]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[30]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[31]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[32]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[33]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[34]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[35]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[36]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[37]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[38]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[39]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[40]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[41]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[42]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[43]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[44]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[45]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[46]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[47]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[48]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[49]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[50]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[51]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[52]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[53]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[54]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[55]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[56]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[57]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[58]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[59]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[60]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[61]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[62]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_immzeroextend_e_reg[63]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/o_riscv_de_amo_op_e_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_core/u_riscv_datapath/i_0/u_riscv_de_ppreg/\o_riscv_de_amo_op_e_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[32]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[33]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[34]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[35]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[36]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[37]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[38]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[39]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[40]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[41]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[42]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[43]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[44]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[45]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[46]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[47]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[48]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[49]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[50]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[51]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[52]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[53]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[54]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[55]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[56]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[57]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[58]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[59]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[60]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[61]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[62]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[63]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[30]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[31]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[29]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[28]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[27]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[26]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[25]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[24]' (FDCE) to 'u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_rddata_sc_m_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/\o_riscv_em_rddata_sc_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_core/u_riscv_datapath/i_0/u_riscv_em_ppreg/o_riscv_em_load_addr_misaligned_m_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_core/u_riscv_datapath/i_1/u_riscv_csrfile/\mtvec_reg[mode][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_core/u_riscv_datapath/i_1/u_riscv_csrfile/\stvec_reg[mode][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_top_core/u_riscv_datapath/i_1/u_riscv_csrfile/\medeleg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/u_riscv_iram_model/u_riscv_iram_data/\byte12_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_riscv_iram_model/u_riscv_iram_data/\byte14_out_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:38 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_dcache_data: | byte0_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte1_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte2_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte3_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte4_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte5_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte6_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte7_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte8_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte9_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte10_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte11_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte12_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte13_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte14_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte15_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte0_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte1_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte2_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte3_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte4_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte5_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte6_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte7_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte8_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte9_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte10_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte11_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte12_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte13_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte14_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte15_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------+------------------+-----------+----------------------+-----------------+
|Module Name                                               | RTL Object       | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------+------------------+-----------+----------------------+-----------------+
|u_top_core/u_riscv_datapath/i_0/u_riscv_dstage/u_riscv_rf | rf_reg           | Implied   | 32 x 64              | RAM32M x 22     | 
|u_top_core/i_0/u_data_cache/u_dcache_tag                  | tag_buffer_reg   | Implied   | 256 x 2              | RAM256X1S x 2   | 
|u_top_core/i_0/u_data_cache/u_dcache_tag                  | valid_buffer_reg | Implied   | 256 x 1              | RAM256X1S x 1   | 
|u_top_core/i_0/u_data_cache/u_dcache_tag                  | dirty_buffer_reg | Implied   | 256 x 1              | RAM256X1S x 1   | 
+----------------------------------------------------------+------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_3/byte0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_6/byte1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_9/byte2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_12/byte3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_16/byte4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_19/byte5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_23/byte6_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_26/byte7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_30/byte8_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_33/byte9_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_36/byte10_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_39/byte11_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_43/byte12_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_46/byte13_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_49/byte14_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_data_cache/u_dcache_data/i_52/byte15_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_0/byte0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_0/byte0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_1/byte1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_1/byte1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_2/byte2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_2/byte2_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_3/byte3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_4/byte4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_5/byte5_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_6/byte6_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_7/byte7_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_8/byte8_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_9/byte9_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_10/byte10_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_11/byte11_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_12/byte12_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_13/byte13_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_14/byte14_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/i_0/u_inst_cache/u_icache_inst/i_15/byte15_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_1/byte0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_2/byte1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_3/byte2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_4/byte3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_5/byte4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_6/byte5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_7/byte6_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_8/byte7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_9/byte8_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_10/byte9_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_11/byte10_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_12/byte11_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_13/byte12_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_14/byte13_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_15/byte14_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/u_riscv_dram_model/u_riscv_dram_data/i_16/byte15_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |riscv_datapath__GB0    |           1|     16253|
|3     |riscv_datapath__GB1    |           1|      6024|
|4     |riscv_core__GC0        |           1|     11482|
|5     |riscv_top__GC0         |           1|      4937|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:28 ; elapsed = 00:03:48 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:56 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|riscv_dcache_data: | byte0_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte1_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte2_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte3_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte4_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte5_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte6_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte7_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte8_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte9_reg  | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte10_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte11_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte12_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte13_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte14_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dcache_data: | byte15_reg | 256 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte0_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte1_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte2_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte3_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte4_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte5_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte6_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte7_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte8_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte9_reg  | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte10_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte11_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte12_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte13_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte14_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|riscv_dram_data:   | byte15_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------+------------------+-----------+----------------------+-----------------+
|Module Name                                               | RTL Object       | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------+------------------+-----------+----------------------+-----------------+
|u_top_core/u_riscv_datapath/i_0/u_riscv_dstage/u_riscv_rf | rf_reg           | Implied   | 32 x 64              | RAM32M x 22     | 
|u_top_core/i_0/u_data_cache/u_dcache_tag                  | tag_buffer_reg   | Implied   | 256 x 2              | RAM256X1S x 2   | 
|u_top_core/i_0/u_data_cache/u_dcache_tag                  | valid_buffer_reg | Implied   | 256 x 1              | RAM256X1S x 1   | 
|u_top_core/i_0/u_data_cache/u_dcache_tag                  | dirty_buffer_reg | Implied   | 256 x 1              | RAM256X1S x 1   | 
+----------------------------------------------------------+------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         3|
|2     |riscv_datapath__GB0    |           1|     16253|
|3     |riscv_datapath__GB1    |           1|      6024|
|4     |riscv_core__GC0        |           1|     11587|
|5     |riscv_top__GC0         |           1|      4937|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte6_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte8_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte9_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte10_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte11_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte12_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte13_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte14_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_data_cache/u_dcache_data/byte15_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte1_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte2_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte5_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte6_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte7_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte8_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte9_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte10_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte11_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte12_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte13_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte14_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_top_core/u_inst_cache/u_icache_inst/byte15_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte6_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte8_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte9_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte10_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte11_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte12_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance u_riscv_dram_model/u_riscv_dram_data/byte13_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:44 ; elapsed = 00:04:07 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:46 ; elapsed = 00:04:09 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:46 ; elapsed = 00:04:09 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:48 ; elapsed = 00:04:11 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   465|
|3     |LUT1       |   383|
|4     |LUT2       |  2188|
|5     |LUT3       |  1255|
|6     |LUT4       |  1434|
|7     |LUT5       |  1798|
|8     |LUT6       |  5019|
|9     |MUXF7      |   547|
|10    |MUXF8      |   264|
|11    |PLLE2_ADV  |     1|
|12    |RAM256X1S  |     4|
|13    |RAM32M     |    22|
|14    |RAMB18E1   |    32|
|15    |RAMB18E1_1 |    19|
|16    |FDCE       |  4675|
|17    |FDPE       |    12|
|18    |FDRE       |   945|
|19    |IBUF       |     3|
|20    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+----------------------------------+------+
|      |Instance                          |Module                            |Cells |
+------+----------------------------------+----------------------------------+------+
|1     |top                               |                                  | 19070|
|2     |  clk_wiz_0                       |clk_wiz_0                         |     4|
|3     |    inst                          |clk_wiz_0_clk_wiz                 |     4|
|4     |  u_top_core                      |riscv_core                        | 15412|
|5     |    u_riscv_datapath              |riscv_datapath                    | 10689|
|6     |      u_top_cu                    |riscv_cu                          |   172|
|7     |      u_riscv_fd_ppreg            |riscv_ppreg_fd                    |   353|
|8     |      u_riscv_dstage              |riscv_dstage                      |   184|
|9     |        u_riscv_rf                |riscv_rf                          |   152|
|10    |        u_riscv_extend            |riscv_extend                      |    32|
|11    |      u_riscv_de_ppreg            |riscv_ppreg_de                    |   773|
|12    |      u_riscv_estage              |riscv_estage                      |  5002|
|13    |        u_Forward_mux_A           |riscv_mux4__1                     |    64|
|14    |        u_Forward_mux_B           |riscv_mux4__2                     |    64|
|15    |        u_Operand_mux_A           |riscv_mux2__2                     |    64|
|16    |        u_Operand_mux_B           |riscv_mux2__3                     |    64|
|17    |        u_icu                     |riscv_icu                         |  4383|
|18    |          u_ALU                   |riscv_alu                         |  1677|
|19    |          u_branch_comp           |riscv_branch                      |   174|
|20    |          u_mul                   |riscv_multiplier                  |   724|
|21    |          u_divider               |riscv_divider                     |  1743|
|22    |          u_mux                   |riscv_mux3                        |    64|
|23    |        u_riscv_lsu               |riscv_lsu                         |   297|
|24    |        u_riscv_misalignment_unit |riscv_misalignment_unit           |     2|
|25    |        u_imm_reg_mux             |riscv_mux2__4                     |    64|
|26    |      u_riscv_em_ppreg            |riscv_ppreg_em                    |   807|
|27    |      u_riscv_mw_ppreg            |riscv_ppreg_mw                    |   607|
|28    |      u_riscv_wbstage             |riscv_wbstage                     |   195|
|29    |        u_result_mux              |riscv_mux5                        |   128|
|30    |        trap_wb                   |riscv_trap_wb                     |     3|
|31    |        mux2_wb                   |riscv_mux2__1                     |    64|
|32    |      u_riscv_hazard_unit         |riscv_hazardunit                  |    29|
|33    |      u_riscv_csrfile             |riscv_csrfile                     |  1930|
|34    |        mcycle_counter            |riscv_counter__1                  |   146|
|35    |        minstret_counter          |riscv_counter                     |   146|
|36    |      u_riscv_mstage              |riscv_mstage                      |   241|
|37    |        u_riscv_memext            |riscv_memext                      |   113|
|38    |        u_riscv_memloadmux        |riscv_mux2__7                     |    64|
|39    |        u_riscv_muxcsr            |riscv_mux2                        |    64|
|40    |      u_riscv_fstage              |riscv_fstage                      |   387|
|41    |        u_pcmux                   |riscv_mux2__5                     |    64|
|42    |        u_riscv_pc                |riscv_pc                          |    65|
|43    |        u_riscv_pcadder           |riscv_pcadder                     |    19|
|44    |        u_pcmuxadder              |riscv_mux2__6                     |     1|
|45    |        u_top_cdecoder            |riscv_compressed_decoder          |   173|
|46    |        u_pcmuxfortrap            |riscv_mux4                        |    64|
|47    |    u_data_cache                  |riscv_data_cache                  |  1222|
|48    |      u_dcache_tag                |riscv_dcache_tag                  |     6|
|49    |      u_dcache_data               |riscv_dcache_data                 |   211|
|50    |      u_dcache_fsm                |riscv_dcache_fsm                  |    33|
|51    |      u_riscv_dcache_amo          |riscv_dcache_amo                  |   713|
|52    |    u_inst_cache                  |riscv_instructions_cache          |  3139|
|53    |      u_tag_array_i               |tag_array_i                       |  2861|
|54    |      u_icache_inst               |riscv_icache_inst                 |    28|
|55    |      u_icache_fsm                |icache_fsm                        |    12|
|56    |    u_riscv_timer_irq             |riscv_timer_irq                   |   362|
|57    |  u_riscv_dram_model              |riscv_dram_model                  |    23|
|58    |    u_riscv_dram_data             |riscv_dram_data                   |    17|
|59    |    u_riscv_dram_counter          |riscv_dram_counter                |     6|
|60    |  u_riscv_iram_model              |riscv_iram_model                  |    44|
|61    |    u_riscv_iram_data             |riscv_iram_data                   |    38|
|62    |    u_riscv_iram_counter          |riscv_iram_counter                |     6|
|63    |  uart_peripheral_top_inst        |uart_peripheral_top               |  3515|
|64    |    uart_clk_div_inst             |uart_clk_div                      |    48|
|65    |    uart_fifo_top_inst            |uart_fifo_top                     |  3410|
|66    |      u_uart_fifo_mem_ctrl        |uart_fifo_mem_ctrl                |  3304|
|67    |      u_uart_fifo_rd              |uart_fifo_rd                      |    26|
|68    |      u_uart_fifo_wr              |uart_fifo_wr                      |    25|
|69    |      u_uart_fifo_df_rsync        |uart_fifo_df_sync__1              |    19|
|70    |      u_uart_fifo_df_wsync        |uart_fifo_df_sync                 |    19|
|71    |      u_uart_gray_conv_w          |uart_fifo_gray_conv__1            |     8|
|72    |      u_uart_gray_conv_r          |uart_fifo_gray_conv               |     8|
|73    |    uart_tx_top_inst              |uart_tx_top                       |    53|
|74    |      u_uart_tx_serializer        |uart_tx_serializer                |    29|
|75    |      u_uart_tx_fsm               |uart_tx_fsm                       |    11|
|76    |      u_uart_tx_parity_calc       |uart_tx_parity_calc               |    11|
|77    |      u_uart_tx_mux               |uart_tx_mux                       |     1|
|78    |    uart_pulse_gen_inst           |uart_pulse_gen                    |     3|
|79    |  riscv_button_debouncer_inst     |riscv_button_debouncer            |    64|
|80    |    u_button_synchronizer         |uart_fifo_df_sync__parameterized0 |     3|
|81    |    DD0                           |riscv_button_debouncer_delayed    |    60|
|82    |      FSM0                        |riscv_button_debouncer_fsm        |     5|
|83    |      T0                          |riscv_debouncer_timer             |    54|
|84    |  riscv_rst_sync_inst             |riscv_rst_sync                    |     2|
+------+----------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:48 ; elapsed = 00:04:11 . Memory (MB): peak = 1093.418 ; gain = 720.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:31 ; elapsed = 00:03:59 . Memory (MB): peak = 1093.418 ; gain = 343.941
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:04:11 . Memory (MB): peak = 1093.418 ; gain = 720.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 4 inverter(s) to 80 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 4 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
606 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:54 ; elapsed = 00:04:18 . Memory (MB): peak = 1093.418 ; gain = 732.125
INFO: [Common 17-1381] The checkpoint 'D:/RISC-V/RTL Design/Synthesis/syn.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1093.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 21 12:57:44 2024...
