[{"DBLP title": "Not All Xs are Bad for Scan Compression.", "DBLP authors": ["Anshuman Chandra", "Rohit Kapur"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.37", "OA papers": [{"PaperId": "https://openalex.org/W2133820017", "PaperTitle": "Not All Xs are Bad for Scan Compression", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (United States)": 2.0}, "Authors": ["A. Chandra", "Rohit Kapur"]}]}, {"DBLP title": "Evaluation of Entropy Driven Compression Bounds on Industrial Designs.", "DBLP authors": ["Srinivasulu Alampally", "Jais Abraham", "Rubin A. Parekhji", "Rohit Kapur", "Thomas W. Williams"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.89", "OA papers": [{"PaperId": "https://openalex.org/W2104762071", "PaperTitle": "Evaluation of Entropy Driven Compression Bounds on Industrial Designs", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Texas Instruments (India)": 2.0, "Bangalore Diabetes Centre": 1.0, "Synopsys (United States)": 2.0}, "Authors": ["S. Alampally", "Jacob A. Abraham", "Rubin A. Parekhji", "Rohit Kapur", "Thomas N. Williams"]}]}, {"DBLP title": "Untestable Fault Identification in Sequential Circuits Using Model-Checking.", "DBLP authors": ["Jaan Raik", "Hideo Fujiwara", "Raimund Ubar", "Anna Krivenko"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.22", "OA papers": [{"PaperId": "https://openalex.org/W2103376470", "PaperTitle": "Untestable Fault Identification in Sequential Circuits Using Model-Checking", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Tallinn University of Technology": 3.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Jaan Raik", "Hideo Fujiwara", "Raimund Ubar", "A. S. Krivenko"]}]}, {"DBLP title": "A Test Generation Method for State-Observable FSMs to Increase Defect Coverage under the Test Length Constraint.", "DBLP authors": ["Ryoichi Inoue", "Toshinori Hosokawa", "Hideo Fujiwara"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.32", "OA papers": [{"PaperId": "https://openalex.org/W2147058777", "PaperTitle": "A Test Generation Method for State-Observable FSMs to Increase Defect Coverage under the Test Length Constraint", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nihon University": 2.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["R. Inoue", "Takahiro Hosokawa", "Hideo Fujiwara"]}]}, {"DBLP title": "LIFTING: A Flexible Open-Source Fault Simulator.", "DBLP authors": ["Alberto Bosio", "Giorgio Di Natale"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.17", "OA papers": [{"PaperId": "https://openalex.org/W2102136328", "PaperTitle": "LIFTING: A Flexible Open-Source Fault Simulator", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0}, "Authors": ["Alberto Bosio", "Giorgio Di Natale"]}]}, {"DBLP title": "Digitally-Assisted Analog/RF Testing for Mixed-Signal SoCs.", "DBLP authors": ["Hsiu-Ming (Sherman) Chang", "Min-Sheng (Mitchell) Lin", "Kwang-Ting (Tim) Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.24", "OA papers": [{"PaperId": "https://openalex.org/W2049372902", "PaperTitle": "Digitally-Assisted Analog/RF Testing for Mixed-Signal SoCs", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Santa Barbara": 2.0, "Broadcom (Israel)": 1.0}, "Authors": ["Hsiu-Ming Chang", "Min-Sheng Lin", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Low-Cost One-Port Approach for Testing Integrated RF Substrates.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.56", "OA papers": [{"PaperId": "https://openalex.org/W2037947227", "PaperTitle": "Low-Cost One-Port Approach for Testing Integrated RF Substrates", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Amit Goyal", "Madhavan Swaminathan"]}]}, {"DBLP title": "Efficient Low-Cost Testing of Wireless OFDM Polar Transceiver Systems.", "DBLP authors": ["Deuk Lee", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.87", "OA papers": [{"PaperId": "https://openalex.org/W2075052006", "PaperTitle": "Efficient Low-Cost Testing of Wireless OFDM Polar Transceiver Systems", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["D. M. Lee", "V. Natarajan", "R. Senguttuvan", "Avishek Chatterjee"]}]}, {"DBLP title": "Interconnect-Driven Layout-Aware Multiple Scan Tree Synthesis for Test Time, Data Compression and Routing Optimization.", "DBLP authors": ["Katherine Shu-Min Li", "Jr-Yang Huang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.80", "OA papers": [{"PaperId": "https://openalex.org/W2167651489", "PaperTitle": "Interconnect-Driven Layout-Aware Multiple Scan Tree Synthesis for Test Time, Data Compression and Routing Optimization", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Sun Yat-sen University": 2.0}, "Authors": ["Kang Li", "Jr-Yang Huang"]}]}, {"DBLP title": "Sequential Circuit BIST Synthesis Using Spectrum and Noise from ATPG Patterns.", "DBLP authors": ["Nitin Yogi", "Vishwani D. Agrawal"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.64", "OA papers": [{"PaperId": "https://openalex.org/W2123691082", "PaperTitle": "Sequential Circuit BIST Synthesis Using Spectrum and Noise from ATPG Patterns", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Auburn University": 2.0}, "Authors": ["N Yogi", "Vishwani D. Agrawal"]}]}, {"DBLP title": "A Novel BIST Scheme Using Test Vectors Applied by Circuit-under-Test Itself.", "DBLP authors": ["Jishun Kuang", "Ouyang Xiong", "Zhiqiang You"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.25", "OA papers": [{"PaperId": "https://openalex.org/W2138686808", "PaperTitle": "A Novel BIST Scheme Using Test Vectors Applied by Circuit-under-Test Itself", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hunan University": 2.5, "Software (Spain)": 0.5}, "Authors": ["Jishun Kuang", "Xiong Ouyang", "Zhiqiang You"]}]}, {"DBLP title": "XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults.", "DBLP authors": ["Sunghoon Chun", "YongJoon Kim", "Taejin Kim", "Myung-Hoon Yang", "Sungho Kang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.57", "OA papers": [{"PaperId": "https://openalex.org/W2089871192", "PaperTitle": "XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Yonsei University": 5.0}, "Authors": ["Sunghoon Chun", "Yong Joon Kim", "Taejin Kim", "Myung-Hoon Yang", "Sungho Kang"]}]}, {"DBLP title": "A Multi-valued Algebra for Capacitance Induced Crosstalk Delay Faults.", "DBLP authors": ["Arani Sinha", "Sandeep K. Gupta", "Melvin A. Breuer"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.82", "OA papers": [{"PaperId": "https://openalex.org/W2147676685", "PaperTitle": "A Multi-valued Algebra for Capacitance Induced Crosstalk Delay Faults", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "University of Southern California": 2.0}, "Authors": ["A. K. Sinha", "Sanjeev Gupta", "Melvin A. Breuer"]}]}, {"DBLP title": "Increasing Defect Coverage by Generating Test Vectors for Stuck-Open Faults.", "DBLP authors": ["Yoshinobu Higami", "Kewal K. Saluja", "Hiroshi Takahashi", "Shin-ya Kobayashi", "Yuzo Takamatsu"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.39", "OA papers": [{"PaperId": "https://openalex.org/W2148650495", "PaperTitle": "Increasing Defect Coverage by Generating Test Vectors for Stuck-Open Faults", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ehime University": 4.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Yoshinobu Higami", "Kewal K. Saluja", "Hiromitsu Takahashi", "Shu Kobayashi", "Yuzo Takamatsu"]}]}, {"DBLP title": "Technique to Improve the Performance of Time-Interleaved A-D Converters with Mismatches of Non-linearity.", "DBLP authors": ["Koji Asami", "Hidetaka Suzuki", "Hiroyuki Miyajima", "Tetsuya Taura", "Haruo Kobayashi"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.34", "OA papers": [{"PaperId": "https://openalex.org/W2142667663", "PaperTitle": "Technique to Improve the Performance of Time-Interleaved A-D Converters with Mismatches of Non-linearity", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Advantest (Japan)": 1.0, "Gunma University": 4.0}, "Authors": ["Katsuhiko Asami", "Hiroshi Suzuki", "Hideki Miyajima", "Toshiharu Taura", "Hiroshi Kobayashi"]}]}, {"DBLP title": "A Reduced Code Linearity Test Method for Pipelined A/D Converters.", "DBLP authors": ["Jin-Fu Lin", "Te-Chieh Kung", "Soon-Jyh Chang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.53", "OA papers": [{"PaperId": "https://openalex.org/W2106243952", "PaperTitle": "A Reduced Code Linearity Test Method for Pipelined A/D Converters", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Jingyu Lin", "Te-Chieh Kung", "Soon-Jyh Chang"]}]}, {"DBLP title": "Testing LCD Source Driver IC with Built-on-Scribe-Line Test Circuitry.", "DBLP authors": ["Jui-Jer Huang", "Chiuan-Che Li", "Jiun-Lang Huang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.68", "OA papers": [{"PaperId": "https://openalex.org/W2118479677", "PaperTitle": "Testing LCD Source Driver IC with Built-on-Scribe-Line Test Circuitry", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 2.0, "Himax (Taiwan)": 1.0}, "Authors": ["J.C. Huang", "C-Q. Li", "J.C. Huang"]}]}, {"DBLP title": "Identifying Non-Robust Untestable RTL Paths in Circuits with Multi-cycle Paths.", "DBLP authors": ["Thomas Edison Yu", "Tomokazu Yoneda", "Satoshi Ohtake", "Hideo Fujiwara"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.55", "OA papers": [{"PaperId": "https://openalex.org/W2171299942", "PaperTitle": "Identifying Non-Robust Untestable RTL Paths in Circuits with Multi-cycle Paths", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nara Institute of Science and Technology": 4.0}, "Authors": ["Tongxi Yu", "Toshiyuki Yoneda", "Shigeki Ohtake", "Hideo Fujiwara"]}]}, {"DBLP title": "High Quality Pattern Generation for Delay Defects with Functional Sensitized Paths.", "DBLP authors": ["Ming-Ting Hsieh", "Shun-Yen Lu", "Jing-Jia Liou", "Augusli Kifli"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.41", "OA papers": [{"PaperId": "https://openalex.org/W2128630765", "PaperTitle": "High Quality Pattern Generation for Delay Defects with Functional Sensitized Paths", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 3.0, "Faraday Technol. Corp., Hsinchu": 1.0}, "Authors": ["Ming-Ting Hsieh", "Shun-Yen Lu", "Jing-Jia Liou", "Augusli Kifli"]}]}, {"DBLP title": "An Effective Hybrid Test Data Compression Method Using Scan Chain Compaction and Dictionary-Based Scheme.", "DBLP authors": ["Taejin Kim", "Sunghoon Chun", "YongJoon Kim", "Myung-Hoon Yang", "Sungho Kang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.58", "OA papers": [{"PaperId": "https://openalex.org/W2010756622", "PaperTitle": "An Effective Hybrid Test Data Compression Method Using Scan Chain Compaction and Dictionary-Based Scheme", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 5.0}, "Authors": ["Taejin Kim", "Sunghoon Chun", "Yong Joon Kim", "Myung-Hoon Yang", "Sungho Kang"]}]}, {"DBLP title": "Optimizing Test Data Volume Using Hybrid Compression.", "DBLP authors": ["Brion L. Keller", "Sandeep Bhatia", "Thomas Bartenstein", "Brian Foutz", "Anis Uzzaman"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.78", "OA papers": [{"PaperId": "https://openalex.org/W2119982763", "PaperTitle": "Optimizing Test Data Volume Using Hybrid Compression", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cadence Design Systems (United States)": 2.0}, "Authors": ["Bernd Keller", "S.P. Bhatia", "Thomas W. Bartenstein", "Brian Edward Foutz", "A. Uzzaman"]}]}, {"DBLP title": "Cost Efficient Methods to Improve Performance of Broadcast Scan.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.72", "OA papers": [{"PaperId": "https://openalex.org/W2130696806", "PaperTitle": "Cost Efficient Methods to Improve Performance of Broadcast Scan", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"NEC Labs America, Princeton NJ": 2.0}, "Authors": ["Seongmoon Wang", "Wenlong Wei"]}]}, {"DBLP title": "Hyperactive Faults Dictionary to Increase Diagnosis Throughput.", "DBLP authors": ["Chen Liu", "Wu-Tung Cheng", "Huaxing Tang", "Sudhakar M. Reddy", "Wei Zou", "Manish Sharma"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.16", "OA papers": [{"PaperId": "https://openalex.org/W2115122973", "PaperTitle": "Hyperactive Faults Dictionary to Increase Diagnosis Throughput", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Iowa": 2.0, "Mentor Technologies": 4.0}, "Authors": ["Chen Liu", "Wu-Tung Cheng", "Huaxing Tang", "Sudhakar M. Reddy", "Wei Zou", "M. C. Sharma"]}]}, {"DBLP title": "Enhancing Transition Fault Model for Delay Defect Diagnosis.", "DBLP authors": ["Wu-Tung Cheng", "Brady Benware", "Ruifeng Guo", "Kun-Han Tsai", "Takeo Kobayashi", "Kazuyuki Maruo", "Michinobu Nakao", "Yoshiaki Fukui", "Hideyuki Otake"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.44", "OA papers": [{"PaperId": "https://openalex.org/W2129401784", "PaperTitle": "Enhancing Transition Fault Model for Delay Defect Diagnosis", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Mentor Technologies": 6.0, "Renesas Electronics (Japan)": 2.0, "Renesas Electronics (United States)": 1.0}, "Authors": ["Wu-Tung Cheng", "Brady Benware", "Ruifeng Guo", "Kun-Han Tsai", "T. Kobayashi", "Kohji Maruo", "M. Nakao", "Yasuo Fukui", "Hisashi Otake"]}]}, {"DBLP title": "Defect Detection Rate through IDDQ for Production Testing.", "DBLP authors": ["Junichi Hirase"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.88", "OA papers": [{"PaperId": "https://openalex.org/W2140747718", "PaperTitle": "Defect Detection Rate through IDDQ for Production Testing", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Japan Science and Technology Agency": 1.0}, "Authors": ["J. Hirase"]}]}, {"DBLP title": "Variation Aware Analysis of Bridging Fault Testing.", "DBLP authors": ["Urban Ingelsson", "Bashir M. Al-Hashimi", "Peter Harrod"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.18", "OA papers": [{"PaperId": "https://openalex.org/W2153811143", "PaperTitle": "Variation Aware Analysis of Bridging Fault Testing", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Urban Ingelsson", "Bashir M. Al-Hashimi", "P. Harrod"]}]}, {"DBLP title": "Prioritizing the Application of DFM Guidelines Based on the Detectability of Systematic Defects.", "DBLP authors": ["Dongok Kim", "Irith Pomeranz", "M. Enamul Amyeen", "Srikanth Venkataraman"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.69", "OA papers": [{"PaperId": "https://openalex.org/W2170602543", "PaperTitle": "Prioritizing the Application of DFM Guidelines Based on the Detectability of Systematic Defects", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 2.0, "Intel (United States)": 2.0}, "Authors": ["Dongok Kim", "Irith Pomeranz", "M. Enamul Amyeen", "Sankaran Venkataraman"]}]}, {"DBLP title": "Targeting Leakage Constraints during ATPG.", "DBLP authors": ["G\u00f6rschwin Fey", "Satoshi Komatsu", "Yasuo Furukawa", "Masahiro Fujita"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.14", "OA papers": [{"PaperId": "https://openalex.org/W2110862646", "PaperTitle": "Targeting Leakage Constraints during ATPG", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Tokyo": 3.0, "Advantest (Singapore)": 1.0}, "Authors": ["G\u00f6rschwin Fey", "Komatsu S", "Yoshio Furukawa", "Masaki Fujita"]}]}, {"DBLP title": "Power Management for Wafer-Level Test During Burn-In.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.26", "OA papers": [{"PaperId": "https://openalex.org/W2120945682", "PaperTitle": "Power Management for Wafer-Level Test During Burn-In", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 2.0}, "Authors": ["S. Bahukudumbi", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Test Generation for State Retention Logic.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Brion L. Keller", "Patrick R. Gallagher Jr.", "Steven Gregor"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.73", "OA papers": [{"PaperId": "https://openalex.org/W2108764292", "PaperTitle": "Test Generation for State Retention Logic", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Cadence Design Systems (United States)": 5.0}, "Authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Bernd Keller", "Peter T. Gallagher", "S Gregor"]}]}, {"DBLP title": "Area and Test Cost Reduction for On-Chip Wireless Test Channels with System-Level Design Techniques.", "DBLP authors": ["Chun-Kai Hsu", "Li-Ming Denq", "Mao-Yin Wang", "Jing-Jia Liou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.19", "OA papers": [{"PaperId": "https://openalex.org/W2166994394", "PaperTitle": "Area and Test Cost Reduction for On-Chip Wireless Test Channels with System-Level Design Techniques", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 6.0}, "Authors": ["Chun-Kai Hsu", "Li-Ming Denq", "Maoyin Wang", "Jing-Jia Liou", "Chih-Tsun Huang", "Cheng-Wen Wu"]}]}, {"DBLP title": "On-Chip Test Generation Mechanism for Scan-Based Two-Pattern Tests.", "DBLP authors": ["Nan-Cheng Lai", "Sying-Jyan Wang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.46", "OA papers": [{"PaperId": "https://openalex.org/W2099888267", "PaperTitle": "On-Chip Test Generation Mechanism for Scan-Based Two-Pattern Tests", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Nan-Cheng Lai", "Sying-Jyan Wang"]}]}, {"DBLP title": "Core-Level Compression Technique Selection and SOC Test Architecture Design.", "DBLP authors": ["Anders Larsson", "Xin Zhang", "Erik Larsson", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.71", "OA papers": [{"PaperId": "https://openalex.org/W2163486680", "PaperTitle": "Core-Level Compression Technique Selection and SOC Test Architecture Design", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Link\u00f6ping University": 3.0, "Duke University": 1.0}, "Authors": ["Anders Larsson", "Xin Zhang", "Erik G. Larsson", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Simulation-Driven Thermal-Safe Test Time Minimization for System-on-Chip.", "DBLP authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.79", "OA papers": [{"PaperId": "https://openalex.org/W2125270590", "PaperTitle": "Simulation-Driven Thermal-Safe Test Time Minimization for System-on-Chip", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"]}]}, {"DBLP title": "A Design-for-Debug (DfD) for NoC-Based SoC Debugging via NoC.", "DBLP authors": ["Hyunbean Yi", "Sungju Park", "Sandip Kundu"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.15", "OA papers": [{"PaperId": "https://openalex.org/W2000905221", "PaperTitle": "A Design-for-Debug (DfD) for NoC-Based SoC Debugging via NoC", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Massachusetts Boston": 2.0, "Hanyang University": 1.0}, "Authors": ["Hyunbean Yi", "Sungju Park", "S.S. Kundu"]}]}, {"DBLP title": "Accelerated Functional Testing of Digital Microfluidic Biochips.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Bhargab B. Bhattacharya", "D. Dutta Majumder", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.48", "OA papers": [{"PaperId": "https://openalex.org/W2062431255", "PaperTitle": "Accelerated Functional Testing of Digital Microfluidic Biochips", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Maulana Abul Kalam Azad University of Technology, West Bengal": 1.0, "Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Indian Statistical Institute": 2.0, "Duke University": 1.0}, "Authors": ["D. K. Mitra", "Sib Krishna Ghoshal", "Hafizur Rahaman", "Bhargab B. Bhattacharya", "D.D. Majumder", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.83", "OA papers": [{"PaperId": "https://openalex.org/W2167418976", "PaperTitle": "On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Xiao Liu", "Qiang Xu"]}]}, {"DBLP title": "A Robust Automated Scan Pattern Mismatch Debugger.", "DBLP authors": ["Kun-Han Tsai", "Ruifeng Guo", "Wu-Tung Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.45", "OA papers": [{"PaperId": "https://openalex.org/W2158212325", "PaperTitle": "A Robust Automated Scan Pattern Mismatch Debugger", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Mentor Technologies": 3.0}, "Authors": ["Kun-Han Tsai", "Ruifeng Guo", "Wu-Tung Cheng"]}]}, {"DBLP title": "An Interactive Verification and Debugging Environment by Concrete/Symbolic Simulations for System-Level Designs.", "DBLP authors": ["Yoshihisa Kojima", "Tasuku Nishihara", "Takeshi Matsumoto", "Masahiro Fujita"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.62", "OA papers": [{"PaperId": "https://openalex.org/W2118812746", "PaperTitle": "An Interactive Verification and Debugging Environment by Concrete/Symbolic Simulations for System-Level Designs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Tokyo": 4.0}, "Authors": ["Yasufumi Kojima", "Tatsuji Nishihara", "T. Matsumoto", "Masaki Fujita"]}]}, {"DBLP title": "Coverage Directed Test Generation: Godson Experience.", "DBLP authors": ["Haihua Shen", "Wenli Wei", "Yunji Chen", "Bowen Chen", "Qi Guo"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.42", "OA papers": [{"PaperId": "https://openalex.org/W2096853759", "PaperTitle": "Coverage Directed Test Generation: Godson Experience", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Inst. of Comput., Technol., Chinese Acad. of Sci., Beijing": 5.0}, "Authors": ["Haihua Shen", "Wen-Li Wei", "Yunji Chen", "Bowen Chen", "Qi Guo"]}]}, {"DBLP title": "Test Power Reduction by Blocking Scan Cell Outputs.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.33", "OA papers": [{"PaperId": "https://openalex.org/W2128750402", "PaperTitle": "Test Power Reduction by Blocking Scan Cell Outputs", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Mentor Technologies": 2.0}, "Authors": ["Xijiang Lin", "Janusz Rajski"]}]}, {"DBLP title": "Two-Gear Low-Power Scan Test.", "DBLP authors": ["Chao-Wen Tzeng", "Shi-Yu Huang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.54", "OA papers": [{"PaperId": "https://openalex.org/W2106333648", "PaperTitle": "Two-Gear Low-Power Scan Test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Chao-Wen Tzeng", "Shi-Yu Huang"]}]}, {"DBLP title": "DCScan: A Power-Aware Scan Testing Architecture.", "DBLP authors": ["Gui Dai", "Zhiqiang You", "Jishun Kuang", "Jiedi Huang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.61", "OA papers": [{"PaperId": "https://openalex.org/W2105750980", "PaperTitle": "DCScan: A Power-Aware Scan Testing Architecture", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hunan University": 3.5, "Software (Spain)": 0.5}, "Authors": ["Gui Ping Dai", "Zhiqiang You", "Jishun Kuang", "Jiedi Huang"]}]}, {"DBLP title": "A Low-Cost Pipelined BIST Scheme for Homogeneous RAMs in Multicore Chips.", "DBLP authors": ["Yu-Jen Huang", "Jin-Fu Li"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.51", "OA papers": [{"PaperId": "https://openalex.org/W2102494215", "PaperTitle": "A Low-Cost Pipelined BIST Scheme for Homogeneous RAMs in Multicore Chips", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Central University": 2.0}, "Authors": ["Yu-Jen Huang", "Jin-Fu Li"]}]}, {"DBLP title": "A Software-Based Test Methodology for Direct-Mapped Data Cache.", "DBLP authors": ["Yi-Cheng Lin", "Yi-Ying Tsai", "Kuen-Jong Lee", "Cheng-Wei Yen", "Chung-Ho Chen"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.60", "OA papers": [{"PaperId": "https://openalex.org/W2130018598", "PaperTitle": "A Software-Based Test Methodology for Direct-Mapped Data Cache", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Cheng Kung University": 5.0}, "Authors": ["Yi-Cheng Lin", "Yi-Ying Tsai", "Kuen-Jong Lee", "Cheng-Wei Yen", "Chung-Ho Chen"]}]}, {"DBLP title": "Time-Multiplexed Online Checking: A Feasibility Study.", "DBLP authors": ["Ming Gao", "Hsiu-Ming (Sherman) Chang", "Peter Lisherness", "Kwang-Ting (Tim) Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.23", "OA papers": [{"PaperId": "https://openalex.org/W2110919407", "PaperTitle": "Time-Multiplexed Online Checking: A Feasibility Study", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Ming Gao", "S. Chang Hsiu-Ming", "Peter Lisherness", "T.C.E. Cheng"]}]}, {"DBLP title": "On-Line Instruction-Checking in Pipelined Microprocessors.", "DBLP authors": ["Stefano Di Carlo", "Giorgio Di Natale", "Riccardo Mariani"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.47", "OA papers": [{"PaperId": "https://openalex.org/W2152074604", "PaperTitle": "On-Line Instruction-Checking in Pipelined Microprocessors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 1.0, "Lab. d'Inf., Robot. et de Microelectron., Montpellier": 1.0, "Yogitech S.P.A., Pisa": 1.0}, "Authors": ["S. Di Carlo", "Giorgio Di Natale", "R. Mariani"]}]}, {"DBLP title": "Design of FSM with Concurrent Error Detection Based on Viterbi Decoding.", "DBLP authors": ["Ming Li", "Shiyi Xu", "Enjun Xia", "Fayu Wang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.20", "OA papers": [{"PaperId": "https://openalex.org/W2120202186", "PaperTitle": "Design of FSM with Concurrent Error Detection Based on Viterbi Decoding", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai University": 4.0}, "Authors": ["Li Ming", "Xu Shi-yi", "Xia En-jun", "W. Fayu"]}]}, {"DBLP title": "PHS-Fill: A Low Power Supply Noise Test Pattern Generation Technique for At-Speed Scan Testing in Huffman Coding Test Compression Environment.", "DBLP authors": ["Yi-Tsung Lin", "Meng-Fan Wu", "Jiun-Lang Huang"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.63", "OA papers": [{"PaperId": "https://openalex.org/W2153229449", "PaperTitle": "PHS-Fill: A Low Power Supply Noise Test Pattern Generation Technique for At-Speed Scan Testing in Huffman Coding Test Compression Environment", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei#TAB#": 3.0}, "Authors": ["Yi Lin", "Mengfan Wu", "Jiun-Lang Huang"]}]}, {"DBLP title": "CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing.", "DBLP authors": ["Hiroshi Furukawa", "Xiaoqing Wen", "Kohei Miyase", "Yuta Yamato", "Seiji Kajihara", "Patrick Girard", "Laung-Terng Wang", "Mohammad Tehranipoor"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.27", "OA papers": [{"PaperId": "https://openalex.org/W2104677752", "PaperTitle": "CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Scan Testing", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Kyushu Institute of Technology": 5.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "Syntek Technologies (United States)": 1.0, "University of Connecticut": 1.0}, "Authors": ["Hiroshi Furukawa", "XiangYang Wen", "Kohei Miyase", "Yuta Yamato", "Seiji Kajihara", "Patrick Girard", "Li Wang", "M. Tehranipoor"]}]}, {"DBLP title": "Power Analysis and Reduction Techniques for Transition Fault Testing.", "DBLP authors": ["Khushboo Agarwal", "Srinivas Vooka", "Srivaths Ravi", "Rubin A. Parekhji", "Arjun Singh Gill"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.86", "OA papers": [{"PaperId": "https://openalex.org/W2119854194", "PaperTitle": "Power Analysis and Reduction Techniques for Transition Fault Testing", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Texas Instruments (India)": 5.0}, "Authors": ["Kosh Agarwal", "Srinivas Vooka", "S. Ravi", "Rubin A. Parekhji", "Anthony J. Gill"]}]}, {"DBLP title": "Influence of Parasitic Capacitance Variations on 65 nm and 32 nm Predictive Technology Model SRAM Core-Cells.", "DBLP authors": ["Stefano Di Carlo", "Alessandro Savino", "Alberto Scionti", "Paolo Prinetto"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.13", "OA papers": [{"PaperId": "https://openalex.org/W2100943808", "PaperTitle": "Influence of Parasitic Capacitance Variations on 65 nm and 32 nm Predictive Technology Model SRAM Core-Cells", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["S. Di Carlo", "A. Savino", "Alberto Scionti", "Paolo Prinetto"]}]}, {"DBLP title": "Test and Diagnosis Algorithm Generation and Evaluation for MRAM Write Disturbance Fault.", "DBLP authors": ["Wan-Yu Lo", "Ching-Yi Chen", "Chin-Lung Su", "Cheng-Wen Wu"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.29", "OA papers": [{"PaperId": "https://openalex.org/W2128590197", "PaperTitle": "Test and Diagnosis Algorithm Generation and Evaluation for MRAM Write Disturbance Fault", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Wan-Yu Lo", "Ching-Yi Chen", "Chin-Lung Su", "Cheng-Wen Wu"]}]}, {"DBLP title": "GDDR5 Training.", "DBLP authors": ["Hubert Werkmann", "Dong-Myong Kim", "Shinji Fujita"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.67", "OA papers": [{"PaperId": "https://openalex.org/W2076691422", "PaperTitle": "GDDR5 Training \u0096 Challenges and Solutions for ATE-Based Test", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Verigy Germany GmbH": 2.0, "Verigy#TAB#": 1.0}, "Authors": ["Hubert Werkmann", "Kim Dong-Myong", "Shuji Fujita"]}]}, {"DBLP title": "A Re-design Technique for Datapath Modules in Error Tolerant Applications.", "DBLP authors": ["Doochul Shin", "Sandeep K. Gupta"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.75", "OA papers": [{"PaperId": "https://openalex.org/W2170902568", "PaperTitle": "A Re-design Technique for Datapath Modules in Error Tolerant Applications", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Doochul Shin", "Sanjeev Gupta"]}]}, {"DBLP title": "Reliable Network-on-Chip Router for Crosstalk and Soft Error Tolerance.", "DBLP authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.35", "OA papers": [{"PaperId": "https://openalex.org/W2110055492", "PaperTitle": "Reliable Network-on-Chip Router for Crosstalk and Soft Error Tolerance", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing": 3.0}, "Authors": ["Ying Zhang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Analyses on Trend of Accidents in Financial Information Systems Reported by Newspapers from the Viewpoint of Dependability.", "DBLP authors": ["Koichi Bando", "Kenji Tanaka"], "year": 2008, "doi": "https://doi.org/10.1109/ATS.2008.65", "OA papers": [{"PaperId": "https://openalex.org/W2123449191", "PaperTitle": "Analyses on Trend of Accidents in Financial Information Systems Reported by Newspapers from the Viewpoint of Dependability", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Electro-Communications": 2.0}, "Authors": ["Kyoko K. Bando", "Kenji Tanaka"]}]}]