\doxysubsubsubsection{RTC Interrupts Definitions }
\hypertarget{group___r_t_c___interrupts___definitions}{}\label{group___r_t_c___interrupts___definitions}\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}}
Collaboration diagram for RTC Interrupts Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_t_c___interrupts___definitions}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_ga2c4632667c515e366a79df6341d5f3d1}{RTC\+\_\+\+IT\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_gadc90686ace99992f4775c0198a1c6591}{RTC\+\_\+\+IT\+\_\+\+WUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_gaeb47520af65e995ddad232f3a846aba8}{RTC\+\_\+\+IT\+\_\+\+ALRB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_ga0ba352559e4eb6a5430e1254851a0dfb}{RTC\+\_\+\+IT\+\_\+\+ALRA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___r_t_c___interrupts___definitions_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_t_c___interrupts___definitions_ga0ba352559e4eb6a5430e1254851a0dfb}\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_ALRA@{RTC\_IT\_ALRA}}
\index{RTC\_IT\_ALRA@{RTC\_IT\_ALRA}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_ALRA}{RTC\_IT\_ALRA}}
{\footnotesize\ttfamily \label{group___r_t_c___interrupts___definitions_ga0ba352559e4eb6a5430e1254851a0dfb} 
\#define RTC\+\_\+\+IT\+\_\+\+ALRA~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}}

Enable Alarm A Interrupt 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source_l00420}{420}} of file \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{group___r_t_c___interrupts___definitions_gaeb47520af65e995ddad232f3a846aba8}\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_ALRB@{RTC\_IT\_ALRB}}
\index{RTC\_IT\_ALRB@{RTC\_IT\_ALRB}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_ALRB}{RTC\_IT\_ALRB}}
{\footnotesize\ttfamily \label{group___r_t_c___interrupts___definitions_gaeb47520af65e995ddad232f3a846aba8} 
\#define RTC\+\_\+\+IT\+\_\+\+ALRB~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}}

Enable Alarm B Interrupt 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{group___r_t_c___interrupts___definitions_ga2c4632667c515e366a79df6341d5f3d1}\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_TS@{RTC\_IT\_TS}}
\index{RTC\_IT\_TS@{RTC\_IT\_TS}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_TS}{RTC\_IT\_TS}}
{\footnotesize\ttfamily \label{group___r_t_c___interrupts___definitions_ga2c4632667c515e366a79df6341d5f3d1} 
\#define RTC\+\_\+\+IT\+\_\+\+TS~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}}

Enable Timestamp Interrupt 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source_l00417}{417}} of file \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rtc.\+h}}.

\Hypertarget{group___r_t_c___interrupts___definitions_gadc90686ace99992f4775c0198a1c6591}\index{RTC Interrupts Definitions@{RTC Interrupts Definitions}!RTC\_IT\_WUT@{RTC\_IT\_WUT}}
\index{RTC\_IT\_WUT@{RTC\_IT\_WUT}!RTC Interrupts Definitions@{RTC Interrupts Definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_IT\_WUT}{RTC\_IT\_WUT}}
{\footnotesize\ttfamily \label{group___r_t_c___interrupts___definitions_gadc90686ace99992f4775c0198a1c6591} 
\#define RTC\+\_\+\+IT\+\_\+\+WUT~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}}

Enable Wakeup timer Interrupt 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source_l00418}{418}} of file \mbox{\hyperlink{stm32f4xx__hal__rtc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rtc.\+h}}.

