# VSDBabySoC
VSDBabySoC is a small SoC including PLL, DAC and a RISCV-based processor named RVMYTH.

# Table of Contents
- [Introduction to the VSDBabySoC](#introduction-to-the-vsdbabysoc)
  - [What is SoC](#what-is-soc)
  - [Why to create the VSDBabySoC](#why-to-create-the-vsdbabysoc)
    - [What is RVMYTH](#what-is-rvmyth)
    - [What is PLL](#what-is-pll)
    - [What is DAC](#what-is-dac)
  - [Modeling steps of the VSDBabySoC](#modeling-steps-of-the-vsdbabysoc)
    - [The abstraction of the whole process](#the-abstraction-of-the-whole-process)
    - [RVMYTH modeling](#rvmyth-modeling)
    - [PLL modeling](#pll-modeling)
    - [DAC modeling](#dac-modeling)
    - [Step by step modeling walkthrough](#step-by-step-modeling-walkthrough)
- [Acknowledgements](#acknowledgements)

# Introduction to the VSDBabySoC



## What is SoC



## Why to create the VSDBabySoC



### What is RVMYTH



### What is PLL



### What is DAC



## Modeling steps of the VSDBabySoC



### The abstraction of the whole process



### RVMYTH modeling



### PLL modeling



### DAC modeling



### Step by step modeling walkthrough



# Acknowledgements
- [Kunal Ghosh](https://github.com/kunalg123), Co-founder, VSD Corp. Pvt. Ltd.
- [Steve Hoover](https://github.com/stevehoover), Founder, Redwood EDA
- [Shivani Shah](https://github.com/shivanishah269), Research Scholar at IIIT Bangalore
