
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59256
INFO: [Synth 8-11241] undeclared symbol 'w_PcRetExe', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:191]
INFO: [Synth 8-11241] undeclared symbol 'o_Err_CPU', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:78]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.383 ; gain = 377.770 ; free physical = 798 ; free virtual = 7381
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_wrapper' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/.Xil/Vivado-59211-mariolima-CREF-XX/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/.Xil/Vivado-59211-mariolima-CREF-XX/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'memory_wrapper' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'check_branchcond' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/check_branchcond.v:4]
INFO: [Synth 8-6155] done synthesizing module 'check_branchcond' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/check_branchcond.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/HazardUnit.v:28]
INFO: [Synth 8-6157] synthesizing module 'control_hazards' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:5]
WARNING: [Synth 8-567] referenced signal 'i_Rst' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:33]
WARNING: [Synth 8-567] referenced signal 'i_InterruptSignal' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:33]
WARNING: [Synth 8-567] referenced signal 'i_BranchVerification' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:33]
WARNING: [Synth 8-567] referenced signal 'i_BranchBit' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:33]
WARNING: [Synth 8-567] referenced signal 'i_JmpBit' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:33]
WARNING: [Synth 8-567] referenced signal 'i_RetiBit' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:33]
INFO: [Synth 8-6155] done synthesizing module 'control_hazards' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:5]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/forwarding_unit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/forwarding_unit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/HazardUnit.v:28]
INFO: [Synth 8-6157] synthesizing module 'InstructionFetch' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:17]
INFO: [Synth 8-638] synthesizing module 'CodeMemory' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/synth/CodeMemory.vhd:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: CodeMemory.mif - type: string 
	Parameter C_INIT_FILE bound to: CodeMemory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/synth/CodeMemory.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'CodeMemory' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/synth/CodeMemory.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'InstructionFetch' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:17]
INFO: [Synth 8-6157] synthesizing module 'FetchDecodeReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FetchDecodeReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v:11]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecode' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v:25]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:9]
WARNING: [Synth 8-567] referenced signal 'i_Rst' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:29]
WARNING: [Synth 8-567] referenced signal 'i_WrEnable' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:29]
WARNING: [Synth 8-567] referenced signal 'i_WrAddr' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:29]
WARNING: [Synth 8-567] referenced signal 'i_DataIn' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:29]
WARNING: [Synth 8-567] referenced signal 'i_RdAddrA' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:29]
WARNING: [Synth 8-567] referenced signal 'r_RegFile' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:29]
WARNING: [Synth 8-567] referenced signal 'i_RdAddrB' should be on the sensitivity list [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:29]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecode' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v:25]
INFO: [Synth 8-6157] synthesizing module 'DecodeExecuteReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DecodeExecuteReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:5]
INFO: [Synth 8-6157] synthesizing module 'InstructionExecute' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'InstructionExecute' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v:4]
INFO: [Synth 8-6157] synthesizing module 'ExecuteMemoryReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ExecuteMemoryReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MemoryWriteBackReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/MemoryWriteBackReg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MemoryWriteBackReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/MemoryWriteBackReg.v:5]
INFO: [Synth 8-6157] synthesizing module 'InstructionWriteBack' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionWriteBack.v:24]
INFO: [Synth 8-6155] done synthesizing module 'InstructionWriteBack' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionWriteBack.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:5]
WARNING: [Synth 8-7071] port 'i_IntRequest' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:83]
WARNING: [Synth 8-7071] port 'i_IntNumber' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:83]
WARNING: [Synth 8-7071] port 'i_IntPending' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:83]
WARNING: [Synth 8-7071] port 'o_IntAckComplete' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:83]
WARNING: [Synth 8-7071] port 'o_IntAckAttended' of module 'CPU' is unconnected for instance 'cpu_instance' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:83]
WARNING: [Synth 8-7023] instance 'cpu_instance' of module 'CPU' has 17 connections declared, but only 12 given [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:83]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:23]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
WARNING: [Synth 8-3848] Net o_Err in module/entity memory_wrapper does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v:33]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_ProgramCounter_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:95]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_IrRst_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:96]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_R1Out_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:97]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_R2Out_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:98]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_Branch_Cond_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:99]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_Imm16_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:100]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_Imm17_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:101]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_Imm22_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:102]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_Imm23_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:103]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_AluCtrl_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:104]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_AluEn_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:105]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_AluOp2Sel_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:106]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_WrEnMem_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:107]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_RdEnMem_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:108]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_WrEnRf_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:109]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_MemAddrSel_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:110]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_RfDataInSel_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:111]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_JmpBit_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:112]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_BranchBit_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:113]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_UpdateCondCodesExe_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:114]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_IrRs2_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:115]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_IrRs1_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:116]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_PcSel_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:120]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register o_RetiBit_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:119]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register r_InterruptSignal_reg in module DecodeExecuteReg. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:119]
WARNING: [Synth 8-7137] Register o_PcSel_reg in module DecodeExecuteReg has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:120]
WARNING: [Synth 8-7137] Register o_RetiBit_reg in module DecodeExecuteReg has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:119]
WARNING: [Synth 8-7137] Register r_InterruptSignal_reg in module DecodeExecuteReg has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v:119]
WARNING: [Synth 8-3848] Net o_Imm22 in module/entity InstructionExecute does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v:47]
WARNING: [Synth 8-3848] Net o_Clk in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:11]
WARNING: [Synth 8-3848] Net o_Rst in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:12]
WARNING: [Synth 8-3848] Net w_StallMem in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:34]
WARNING: [Synth 8-3848] Net w_PcRetExe in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:191]
WARNING: [Synth 8-3848] Net w_StallWb in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v:34]
WARNING: [Synth 8-3848] Net o_RData in module/entity top_level does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v:30]
WARNING: [Synth 8-7129] Port i_Clk in module InstructionWriteBack is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Rst in module InstructionWriteBack is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_InterruptSignal in module InstructionWriteBack is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Clk in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Rst in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[31] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[30] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[29] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[28] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[27] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[26] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[25] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[24] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[23] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[22] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[21] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[20] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[19] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[18] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[17] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[16] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[15] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[14] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[13] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[12] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[11] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[10] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[9] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[8] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[7] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[6] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[5] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[4] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[3] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[2] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[1] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[0] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[31] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[30] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[29] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[28] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[27] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[26] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[25] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[24] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[23] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[22] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[21] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[20] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[19] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[18] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[17] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[16] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[15] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[14] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[13] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[12] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[11] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[10] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[9] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[8] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[7] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[6] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[5] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[4] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[3] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[2] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[1] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[0] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.828 ; gain = 655.215 ; free physical = 496 ; free virtual = 7089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.828 ; gain = 655.215 ; free physical = 496 ; free virtual = 7089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.828 ; gain = 655.215 ; free physical = 496 ; free virtual = 7089
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2308.828 ; gain = 0.000 ; free physical = 496 ; free virtual = 7089
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'memory_instance/_Bram'
Finished Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'memory_instance/_Bram'
Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.859 ; gain = 0.000 ; free physical = 499 ; free virtual = 7094
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.859 ; gain = 0.000 ; free physical = 499 ; free virtual = 7094
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 505 ; free virtual = 7091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 505 ; free virtual = 7091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for cpu_instance/_InstrFetch/_CodeMem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory_instance/_Bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 505 ; free virtual = 7091
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'o_FlushFetch_reg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'o_FlushDecode_reg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'o_FlushMemory_reg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'o_DataOutA_reg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'o_DataOutB_reg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[31]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[30]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[29]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[28]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[27]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[26]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[25]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[24]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[23]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[22]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[21]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[20]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[19]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[18]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[17]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[16]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[15]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[14]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[13]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[12]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[11]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[10]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[9]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[8]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[7]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[6]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[5]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[4]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[3]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[2]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[1]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'r_RegFile_reg[0]' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 481 ; free virtual = 7087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 19    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 23    
	   4 Input   32 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 82    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 444 ; free virtual = 7059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 467 ; free virtual = 7063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 467 ; free virtual = 7063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 467 ; free virtual = 7062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 457 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 457 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 457 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 457 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 445 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 445 ; free virtual = 7060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_6 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAM      |     1|
|2     |BUFG     |     8|
|3     |CARRY4   |    53|
|4     |LUT1     |     3|
|5     |LUT2     |   359|
|6     |LUT3     |    42|
|7     |LUT4     |   179|
|8     |LUT5     |    78|
|9     |LUT6     |   931|
|10    |MUXF7    |   273|
|11    |RAMB36E1 |     4|
|15    |SRL16E   |     1|
|16    |FDCE     |   271|
|17    |FDPE     |     2|
|18    |FDRE     |   180|
|19    |LD       |  1090|
|20    |LDC      |     1|
|21    |IBUF     |     2|
|22    |OBUF     |     1|
|23    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 445 ; free virtual = 7060
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 361 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2372.859 ; gain = 655.215 ; free physical = 445 ; free virtual = 7059
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2372.859 ; gain = 719.246 ; free physical = 445 ; free virtual = 7059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2372.859 ; gain = 0.000 ; free physical = 725 ; free virtual = 7340
INFO: [Netlist 29-17] Analyzing 1421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.875 ; gain = 0.000 ; free physical = 725 ; free virtual = 7339
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1091 instances were transformed.
  LD => LDCE: 1090 instances
  LDC => LDCE: 1 instance 

Synth Design complete | Checksum: df708c04
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 169 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2396.875 ; gain = 1062.504 ; free physical = 725 ; free virtual = 7339
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1962.050; main = 1667.917; forked = 373.852
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3318.961; main = 2396.879; forked = 978.113
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 21 16:01:45 2024...
