library ieee;
use ieee.std_logic_1164.all;

entity instrCache is
	port (clock		: in std_logic;
			address	: in std_logic_vector(15..0);
			data		: out std_logic_vector(24..0));
end instrCache;

Architecture behavior of instrCache is
Begin

End behavior;