{
  "design": {
    "design_info": {
      "boundary_crc": "0x9DA5C026F6FFB7A9",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_div_0": "",
      "avr_fpga_0": ""
    },
    "ports": {
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "btn"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sw": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "SevenSeg": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "rx": {
        "direction": "I"
      },
      "tx": {
        "direction": "O"
      },
      "btn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "clk_div_0": {
        "vlnv": "xilinx.com:module_ref:clk_div:1.0",
        "xci_name": "design_1_clk_div_0_0",
        "xci_path": "ip\\design_1_clk_div_0_0\\design_1_clk_div_0_0.xci",
        "inst_hier_path": "clk_div_0",
        "parameters": {
          "divider": {
            "value": "125000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_div",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "clock_output": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "1"
              }
            }
          }
        }
      },
      "avr_fpga_0": {
        "vlnv": "xilinx.com:module_ref:avr_fpga:1.0",
        "xci_name": "design_1_avr_fpga_0_0",
        "xci_path": "ip\\design_1_avr_fpga_0_0\\design_1_avr_fpga_0_0.xci",
        "inst_hier_path": "avr_fpga_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "avr_fpga",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I_CLK_100": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "1",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_div_0_0_clock_output",
                "value_src": "default_prop"
              }
            }
          },
          "I_SWITCH": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "I_RX": {
            "direction": "I"
          },
          "Q_LEDS": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Q_7_SEGMENT": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "Q_TX": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "I_RX_0_1": {
        "ports": [
          "rx",
          "avr_fpga_0/I_RX"
        ]
      },
      "I_SWITCH_0_1": {
        "ports": [
          "sw",
          "avr_fpga_0/I_SWITCH"
        ]
      },
      "avr_fpga_0_Q_7_SEGMENT": {
        "ports": [
          "avr_fpga_0/Q_7_SEGMENT",
          "SevenSeg"
        ]
      },
      "avr_fpga_0_Q_LEDS": {
        "ports": [
          "avr_fpga_0/Q_LEDS",
          "led"
        ]
      },
      "avr_fpga_0_Q_TX": {
        "ports": [
          "avr_fpga_0/Q_TX",
          "tx"
        ]
      },
      "clk_0_1": {
        "ports": [
          "sysclk",
          "clk_div_0/clk"
        ]
      },
      "clk_div_0_clock_out": {
        "ports": [
          "clk_div_0/clock_output",
          "avr_fpga_0/I_CLK_100"
        ]
      },
      "reset_0_1": {
        "ports": [
          "btn",
          "clk_div_0/reset"
        ]
      }
    }
  }
}