{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767044258472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767044258473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 29 16:37:38 2025 " "Processing started: Mon Dec 29 16:37:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767044258473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044258473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044258473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767044266997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767044266997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/output_max.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/output_max.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_max " "Found entity 1: output_max" {  } { { "top/output_max.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/output_max.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/lenet_top_parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/lenet_top_parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lenet_top_parallel " "Found entity 1: lenet_top_parallel" {  } { { "top/lenet_top_parallel.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top_parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/lenet_top2.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/lenet_top2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lenet_channel_layer2 " "Found entity 1: lenet_channel_layer2" {  } { { "top/lenet_top2.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/lenet_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/lenet_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lenet_channel " "Found entity 1: lenet_channel" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/layer2_weight_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/layer2_weight_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layer2_weight_rom " "Found entity 1: layer2_weight_rom" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/layer2_rom_banked.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/layer2_rom_banked.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layer2_rom_banked " "Found entity 1: layer2_rom_banked" {  } { { "top/layer2_rom_banked.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/layer1_weight_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/layer1_weight_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 layer1_weight_rom " "Found entity 1: layer1_weight_rom" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/fpga_top_layer1.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/fpga_top_layer1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top_layer1 " "Found entity 1: fpga_top_layer1" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/fc_weight_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/fc_weight_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fc_weight_rom " "Found entity 1: fc_weight_rom" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fc_streaming.sv(15) " "Verilog HDL Declaration information at fc_streaming.sv(15): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/fc_streaming.sv 1 1 " "Found 1 design units, including 1 entities, in source file top/fc_streaming.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fc_streaming " "Found entity 1: fc_streaming" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/convolution/conv_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/convolution/conv_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_control " "Found entity 1: conv_control" {  } { { "user_logic/convolution/conv_control.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/convolution/conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/convolution/conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "user_logic/convolution/conv.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/convolution/conv_pipeline/conv_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/convolution/conv_pipeline/conv_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_engine " "Found entity 1: conv_engine" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/convolution/conv_pipeline/conv_pipelined.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/convolution/conv_pipeline/conv_pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_pipelined " "Found entity 1: conv_pipelined" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/convolution/conv_pipeline/fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/convolution/conv_pipeline/fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "user_logic/convolution/conv_pipeline/fpga_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/convolution/conv_pipeline/row_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/convolution/conv_pipeline/row_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 row_buffer " "Found entity 1: row_buffer" {  } { { "user_logic/convolution/conv_pipeline/row_buffer.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/row_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/maxpool/maxpool_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/maxpool/maxpool_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maxpool_engine " "Found entity 1: maxpool_engine" {  } { { "user_logic/maxpool/maxpool_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic/maxpool/maxpool_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic/maxpool/maxpool_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maxpool_buffer " "Found entity 1: maxpool_buffer" {  } { { "user_logic/maxpool/maxpool_buffer.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278426 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1767044278428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278449 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278452 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278453 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278470 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278473 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278474 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278491 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278493 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278507 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278507 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278507 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278518 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767044278519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278519 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_0 " "Found entity 1: soc_system_pio_0" {  } { { "soc_system/synthesis/submodules/soc_system_pio_0.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart " "Found entity 1: altera_avalon_jtag_uart" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_log_module " "Found entity 1: altera_avalon_jtag_uart_log_module" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278609 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278609 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278609 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278609 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278609 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278609 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278615 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278615 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "soc_system/synthesis/submodules/irq_detector.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "soc_system/synthesis/submodules/state_machine_counter.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044278629 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044278630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044278630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_NANO_SoC_GHRD.v 1 1 " "Using design file DE10_NANO_SoC_GHRD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_SoC_GHRD " "Found entity 1: DE10_NANO_SoC_GHRD" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044278865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1767044278865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_SoC_GHRD " "Elaborating entity \"DE10_NANO_SoC_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767044278887 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D DE10_NANO_SoC_GHRD.v(21) " "Output port \"HDMI_TX_D\" at DE10_NANO_SoC_GHRD.v(21) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044278896 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK DE10_NANO_SoC_GHRD.v(20) " "Output port \"HDMI_TX_CLK\" at DE10_NANO_SoC_GHRD.v(20) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044278896 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE DE10_NANO_SoC_GHRD.v(22) " "Output port \"HDMI_TX_DE\" at DE10_NANO_SoC_GHRD.v(22) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044278896 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS DE10_NANO_SoC_GHRD.v(23) " "Output port \"HDMI_TX_HS\" at DE10_NANO_SoC_GHRD.v(23) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044278896 "|DE10_NANO_SoC_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS DE10_NANO_SoC_GHRD.v(25) " "Output port \"HDMI_TX_VS\" at DE10_NANO_SoC_GHRD.v(25) has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044278896 "|DE10_NANO_SoC_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_NANO_SoC_GHRD.v" "u0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044278911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_latency_counter soc_system:u0\|interrupt_latency_counter:ilc " "Elaborating entity \"interrupt_latency_counter\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\"" {  } { { "soc_system/synthesis/soc_system.v" "ilc" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interrupt_latency_counter.v(93) " "Verilog HDL assignment warning at interrupt_latency_counter.v(93): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044279035 "|DE10_NANO_SoC_GHRD|soc_system:u0|interrupt_latency_counter:ilc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interrupt_latency_counter.v(94) " "Verilog HDL assignment warning at interrupt_latency_counter.v(94): truncated value with size 32 to match size of target (6)" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044279035 "|DE10_NANO_SoC_GHRD|soc_system:u0|interrupt_latency_counter:ilc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_detector soc_system:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector " "Elaborating entity \"irq_detector\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\|irq_detector:irq_detector_cicuit\[0\].irq_detector\"" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "irq_detector_cicuit\[0\].irq_detector" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_counter soc_system:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter " "Elaborating entity \"state_machine_counter\" for hierarchy \"soc_system:u0\|interrupt_latency_counter:ilc\|state_machine_counter:state_machine\[0\].state_machine_counter\"" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "state_machine\[0\].state_machine_counter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "dipsw_pio" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master " "Elaborating entity \"soc_system_f2sdram_only_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "f2sdram_only_master" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279179 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044279179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044279987 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044279987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044279991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044280061 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044280061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_timing_adt soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_f2sdram_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "timing_adt" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_f2sdram_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044280136 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "b2p" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "p2b" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "transacto" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_b2p_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_f2sdram_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "b2p_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_f2sdram_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_f2sdram_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044280253 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_f2sdram_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_f2sdram_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044280253 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|soc_system_f2sdram_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_f2sdram_only_master_p2b_adapter soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_f2sdram_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|soc_system_f2sdram_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "p2b_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "rst_controller" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044280677 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044280678 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280685 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044280687 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280731 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1767044280734 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044280735 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044280741 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044280742 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044280821 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044280822 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280831 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044280842 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044280842 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044280842 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767044280842 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044280865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044281154 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044281154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044281196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044281196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281487 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1767044281489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044281502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044281545 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044281545 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044281546 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044281546 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044281546 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044281546 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart soc_system:u0\|altera_avalon_jtag_uart:jtag_uart " "Elaborating entity \"altera_avalon_jtag_uart\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_w soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_w" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "wfifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282324 ""}  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044282324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t91 " "Found entity 1: scfifo_1t91" {  } { { "db/scfifo_1t91.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/scfifo_1t91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044282364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044282364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t91 soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated " "Elaborating entity \"scfifo_1t91\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044282371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044282371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_1t91.tdf" "dpfifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/scfifo_1t91.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044282379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044282379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044282425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044282425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044282494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044282494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044282545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044282545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_r soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_r" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_alt_jtag_atlantic" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044282917 ""}  } { { "soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044282917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|altera_avalon_jtag_uart:jtag_uart\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044282986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory2_0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044283051 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044283051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qv92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qv92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qv92 " "Found entity 1: altsyncram_qv92" {  } { { "db/altsyncram_qv92.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_qv92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044283116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044283116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qv92 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qv92:auto_generated " "Elaborating entity \"altsyncram_qv92\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qv92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_0 soc_system:u0\|soc_system_pio_0:pio_0 " "Elaborating entity \"soc_system_pio_0\" for hierarchy \"soc_system:u0\|soc_system_pio_0:pio_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "mm_bridge_0_s0_burst_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044283993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_m0_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ilc_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ilc_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "ilc_avalon_slave_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "sysid_qsys_control_slave_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_m0_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_m0_limiter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044284987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_only_master_master_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044285617 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_only_master_master_limiter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044285759 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044285761 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044285761 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285866 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1767044285886 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1767044285886 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044285908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044286163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:f2sdram_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "f2sdram_only_master_master_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044286210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044286229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044286285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044286308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044286988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_3_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_001" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_cmd_width_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044287079 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_f2h_sdram0_data_rsp_width_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_3_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "avalon_st_adapter" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "error_adapter_0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/soc_system.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "DE10_NANO_SoC_GHRD.v" "debounce_inst" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "DE10_NANO_SoC_GHRD.v" "hps_reset_inst" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044287326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044287326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044287326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044287326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044287326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044287326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044287326 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044287326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "DE10_NANO_SoC_GHRD.v" "pulse_cold_reset" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "DE10_NANO_SoC_GHRD.v" "pulse_warm_reset" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "DE10_NANO_SoC_GHRD.v" "pulse_debug_reset" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top_layer1 fpga_top_layer1:my_dnn_accelerator " "Elaborating entity \"fpga_top_layer1\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\"" {  } { { "DE10_NANO_SoC_GHRD.v" "my_dnn_accelerator" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startup_timer fpga_top_layer1.sv(26) " "Verilog HDL or VHDL warning at fpga_top_layer1.sv(26): object \"startup_timer\" assigned a value but never read" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044287516 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fpga_top_layer1.sv(207) " "Verilog HDL assignment warning at fpga_top_layer1.sv(207): truncated value with size 32 to match size of target (11)" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287521 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fpga_top_layer1.sv(212) " "Verilog HDL assignment warning at fpga_top_layer1.sv(212): truncated value with size 32 to match size of target (5)" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287521 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_top_layer1.sv(221) " "Verilog HDL assignment warning at fpga_top_layer1.sv(221): truncated value with size 32 to match size of target (4)" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287521 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fpga_top_layer1.sv(233) " "Verilog HDL assignment warning at fpga_top_layer1.sv(233): truncated value with size 32 to match size of target (9)" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287521 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_top_layer1.sv(266) " "Verilog HDL assignment warning at fpga_top_layer1.sv(266): truncated value with size 32 to match size of target (8)" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287523 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpga_top_layer1.sv(275) " "Verilog HDL assignment warning at fpga_top_layer1.sv(275): truncated value with size 32 to match size of target (8)" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287523 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fpga_top_layer1.sv(282) " "Verilog HDL assignment warning at fpga_top_layer1.sv(282): truncated value with size 32 to match size of target (4)" {  } { { "top/fpga_top_layer1.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287524 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_top_parallel fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT " "Elaborating entity \"lenet_top_parallel\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\"" {  } { { "top/fpga_top_layer1.sv" "DUT" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_channel fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core " "Elaborating entity \"lenet_channel\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\"" {  } { { "top/lenet_top_parallel.sv" "channels\[0\].u_core" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top_parallel.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(49) " "Verilog HDL assignment warning at lenet_top.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287558 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(65) " "Verilog HDL assignment warning at lenet_top.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287560 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer1_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|layer1_weight_rom:weight_mem " "Elaborating entity \"layer1_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|layer1_weight_rom:weight_mem\"" {  } { { "top/lenet_top.sv" "weight_mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287601 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 31 layer1_weight_rom.sv(17) " "Verilog HDL warning at layer1_weight_rom.sv(17): number of words (25) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767044287602 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer1_weight_rom.sv(11) " "Net \"mem.data_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287603 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer1_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287603 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer1_weight_rom.sv(11) " "Net \"mem.we_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287603 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|layer1_weight_rom:weight_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_engine fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv " "Elaborating entity \"conv_engine\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\"" {  } { { "top/lenet_top.sv" "conv" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_engine.sv(106) " "Verilog HDL assignment warning at conv_engine.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287612 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|conv_engine:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_engine.sv(126) " "Verilog HDL assignment warning at conv_engine.sv(126): truncated value with size 32 to match size of target (10)" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287613 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|conv_engine:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 conv_engine.sv(131) " "Verilog HDL assignment warning at conv_engine.sv(131): truncated value with size 32 to match size of target (5)" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287613 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|conv_engine:conv"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287628 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "current_window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"current_window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287628 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_buffer fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|row_buffer:window_gen " "Elaborating entity \"row_buffer\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|row_buffer:window_gen\"" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "window_gen" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287638 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_pipelined fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit " "Elaborating entity \"conv_pipelined\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\"" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "math_unit" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287761 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287804 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287804 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "products " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"products\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287805 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287805 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool_engine fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|maxpool_engine:pool " "Elaborating entity \"maxpool_engine\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|maxpool_engine:pool\"" {  } { { "top/lenet_top.sv" "pool" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maxpool_engine.sv(103) " "Verilog HDL assignment warning at maxpool_engine.sv(103): truncated value with size 32 to match size of target (5)" {  } { { "user_logic/maxpool/maxpool_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_engine.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287825 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|maxpool_engine:pool"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 maxpool_engine.sv(124) " "Verilog HDL assignment warning at maxpool_engine.sv(124): truncated value with size 32 to match size of target (9)" {  } { { "user_logic/maxpool/maxpool_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_engine.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287825 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[0].u_core|maxpool_engine:pool"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool_buffer fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|maxpool_engine:pool\|maxpool_buffer:u_buffer " "Elaborating entity \"maxpool_buffer\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|maxpool_engine:pool\|maxpool_buffer:u_buffer\"" {  } { { "user_logic/maxpool/maxpool_engine.sv" "u_buffer" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_engine.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287833 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287854 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_channel fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core " "Elaborating entity \"lenet_channel\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\"" {  } { { "top/lenet_top_parallel.sv" "channels\[1\].u_core" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top_parallel.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(49) " "Verilog HDL assignment warning at lenet_top.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287864 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[1].u_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(65) " "Verilog HDL assignment warning at lenet_top.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287866 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[1].u_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer1_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|layer1_weight_rom:weight_mem " "Elaborating entity \"layer1_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|layer1_weight_rom:weight_mem\"" {  } { { "top/lenet_top.sv" "weight_mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287906 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 31 layer1_weight_rom.sv(18) " "Verilog HDL warning at layer1_weight_rom.sv(18): number of words (25) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767044287907 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[1].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer1_weight_rom.sv(11) " "Net \"mem.data_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287908 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[1].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer1_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287908 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[1].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer1_weight_rom.sv(11) " "Net \"mem.we_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287908 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[1].u_core|layer1_weight_rom:weight_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_channel fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core " "Elaborating entity \"lenet_channel\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\"" {  } { { "top/lenet_top_parallel.sv" "channels\[2\].u_core" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top_parallel.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(49) " "Verilog HDL assignment warning at lenet_top.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287927 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[2].u_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(65) " "Verilog HDL assignment warning at lenet_top.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287928 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[2].u_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044287957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer1_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|layer1_weight_rom:weight_mem " "Elaborating entity \"layer1_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|layer1_weight_rom:weight_mem\"" {  } { { "top/lenet_top.sv" "weight_mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287969 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 31 layer1_weight_rom.sv(19) " "Verilog HDL warning at layer1_weight_rom.sv(19): number of words (25) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767044287970 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[2].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer1_weight_rom.sv(11) " "Net \"mem.data_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287971 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[2].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer1_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287971 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[2].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer1_weight_rom.sv(11) " "Net \"mem.we_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044287971 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[2].u_core|layer1_weight_rom:weight_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_channel fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core " "Elaborating entity \"lenet_channel\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\"" {  } { { "top/lenet_top_parallel.sv" "channels\[3\].u_core" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top_parallel.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044287993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(49) " "Verilog HDL assignment warning at lenet_top.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287996 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[3].u_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(65) " "Verilog HDL assignment warning at lenet_top.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044287998 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[3].u_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer1_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|layer1_weight_rom:weight_mem " "Elaborating entity \"layer1_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|layer1_weight_rom:weight_mem\"" {  } { { "top/lenet_top.sv" "weight_mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288051 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 31 layer1_weight_rom.sv(20) " "Verilog HDL warning at layer1_weight_rom.sv(20): number of words (25) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767044288052 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[3].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer1_weight_rom.sv(11) " "Net \"mem.data_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288053 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[3].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer1_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288053 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[3].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer1_weight_rom.sv(11) " "Net \"mem.we_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288053 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[3].u_core|layer1_weight_rom:weight_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_channel fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core " "Elaborating entity \"lenet_channel\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\"" {  } { { "top/lenet_top_parallel.sv" "channels\[4\].u_core" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top_parallel.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(49) " "Verilog HDL assignment warning at lenet_top.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288070 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[4].u_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(65) " "Verilog HDL assignment warning at lenet_top.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288072 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[4].u_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer1_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|layer1_weight_rom:weight_mem " "Elaborating entity \"layer1_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|layer1_weight_rom:weight_mem\"" {  } { { "top/lenet_top.sv" "weight_mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288111 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 31 layer1_weight_rom.sv(21) " "Verilog HDL warning at layer1_weight_rom.sv(21): number of words (25) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767044288112 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[4].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer1_weight_rom.sv(11) " "Net \"mem.data_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288113 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[4].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer1_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288113 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[4].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer1_weight_rom.sv(11) " "Net \"mem.we_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288113 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[4].u_core|layer1_weight_rom:weight_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_channel fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core " "Elaborating entity \"lenet_channel\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\"" {  } { { "top/lenet_top_parallel.sv" "channels\[5\].u_core" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top_parallel.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(49) " "Verilog HDL assignment warning at lenet_top.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288131 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[5].u_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lenet_top.sv(65) " "Verilog HDL assignment warning at lenet_top.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288132 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[5].u_core"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer1_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|layer1_weight_rom:weight_mem " "Elaborating entity \"layer1_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|layer1_weight_rom:weight_mem\"" {  } { { "top/lenet_top.sv" "weight_mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288168 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 31 layer1_weight_rom.sv(22) " "Verilog HDL warning at layer1_weight_rom.sv(22): number of words (25) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767044288169 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[5].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer1_weight_rom.sv(11) " "Net \"mem.data_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288169 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[5].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer1_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288169 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[5].u_core|layer1_weight_rom:weight_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer1_weight_rom.sv(11) " "Net \"mem.we_a\" at layer1_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer1_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288169 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_top_parallel:DUT|lenet_channel:channels[5].u_core|layer1_weight_rom:weight_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet_channel_layer2 fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL " "Elaborating entity \"lenet_channel_layer2\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\"" {  } { { "top/fpga_top_layer1.sv" "U_L2_SERIAL" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_start lenet_top2.sv(40) " "Verilog HDL or VHDL warning at lenet_top2.sv(40): object \"internal_start\" assigned a value but never read" {  } { { "top/lenet_top2.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767044288184 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lenet_top2.sv(57) " "Verilog HDL assignment warning at lenet_top2.sv(57): truncated value with size 32 to match size of target (8)" {  } { { "top/lenet_top2.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288185 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lenet_top2.sv(73) " "Verilog HDL assignment warning at lenet_top2.sv(73): truncated value with size 32 to match size of target (3)" {  } { { "top/lenet_top2.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288187 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lenet_top2.sv(76) " "Verilog HDL assignment warning at lenet_top2.sv(76): truncated value with size 32 to match size of target (3)" {  } { { "top/lenet_top2.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288187 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lenet_top2.sv(79) " "Verilog HDL assignment warning at lenet_top2.sv(79): truncated value with size 32 to match size of target (3)" {  } { { "top/lenet_top2.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288187 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lenet_top2.sv(88) " "Verilog HDL assignment warning at lenet_top2.sv(88): truncated value with size 32 to match size of target (8)" {  } { { "top/lenet_top2.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288188 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_rom_banked fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem " "Elaborating entity \"layer2_rom_banked\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\"" {  } { { "top/lenet_top2.sv" "weight_mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[0\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288369 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288371 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[0].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288371 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[0].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288371 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[0].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[1\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288382 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288385 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[1].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288385 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[1].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288385 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[1].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[2\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288395 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288398 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[2].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288398 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[2].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288398 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[2].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[3\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288408 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288411 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[3].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288411 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[3].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288411 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[3].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[4\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288428 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288433 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[4].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288433 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[4].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288433 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[4].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[5\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288466 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288469 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[5].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288469 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[5].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288469 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[5].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[6\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288484 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288486 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[6].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288486 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[6].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288487 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[6].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[7\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288499 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288501 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[7].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288501 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[7].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288502 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[7].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[8\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288521 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288525 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[8].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288525 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[8].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288525 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[8].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[9\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288537 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288541 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[9].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288541 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[9].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288541 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[9].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[10\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288554 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288557 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[10].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288557 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[10].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288557 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[10].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[11\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288570 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288574 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[11].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288574 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[11].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288574 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[11].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[12\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288587 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288590 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[12].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288590 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[12].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288590 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[12].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[13\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288603 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288608 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[13].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288608 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[13].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288608 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[13].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[14\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288621 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288625 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[14].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288625 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[14].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288625 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[14].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2_weight_rom fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom " "Elaborating entity \"layer2_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom\"" {  } { { "top/layer2_rom_banked.sv" "banks\[15\].rom" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_rom_banked.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288639 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 layer2_weight_rom.sv(11) " "Net \"mem.data_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288642 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[15].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 layer2_weight_rom.sv(11) " "Net \"mem.waddr_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288643 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[15].rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 layer2_weight_rom.sv(11) " "Net \"mem.we_a\" at layer2_weight_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "top/layer2_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer2_weight_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044288643 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|layer2_rom_banked:weight_mem|layer2_weight_rom:banks[15].rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_engine fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv " "Elaborating entity \"conv_engine\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\"" {  } { { "top/lenet_top2.sv" "parallel_conv\[0\].conv" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 conv_engine.sv(106) " "Verilog HDL assignment warning at conv_engine.sv(106): truncated value with size 32 to match size of target (7)" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288659 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|conv_engine:parallel_conv[0].conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 conv_engine.sv(126) " "Verilog HDL assignment warning at conv_engine.sv(126): truncated value with size 32 to match size of target (8)" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288660 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|conv_engine:parallel_conv[0].conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_engine.sv(131) " "Verilog HDL assignment warning at conv_engine.sv(131): truncated value with size 32 to match size of target (4)" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288660 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|conv_engine:parallel_conv[0].conv"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288678 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "current_window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"current_window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288678 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_buffer fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|row_buffer:window_gen " "Elaborating entity \"row_buffer\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|row_buffer:window_gen\"" {  } { { "user_logic/convolution/conv_pipeline/conv_engine.sv" "window_gen" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_engine.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288689 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288756 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool_engine fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|maxpool_engine:pool " "Elaborating entity \"maxpool_engine\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|maxpool_engine:pool\"" {  } { { "top/lenet_top2.sv" "pool" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top2.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maxpool_engine.sv(103) " "Verilog HDL assignment warning at maxpool_engine.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "user_logic/maxpool/maxpool_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_engine.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288821 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|maxpool_engine:pool"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 maxpool_engine.sv(124) " "Verilog HDL assignment warning at maxpool_engine.sv(124): truncated value with size 32 to match size of target (6)" {  } { { "user_logic/maxpool/maxpool_engine.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_engine.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288822 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|lenet_channel_layer2:U_L2_SERIAL|maxpool_engine:pool"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool_buffer fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|maxpool_engine:pool\|maxpool_buffer:u_buffer " "Elaborating entity \"maxpool_buffer\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|maxpool_engine:pool\|maxpool_buffer:u_buffer\"" {  } { { "user_logic/maxpool/maxpool_engine.sv" "u_buffer" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/maxpool/maxpool_engine.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288833 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288851 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "window " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"window\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767044288851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_streaming fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT " "Elaborating entity \"fc_streaming\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\"" {  } { { "top/fpga_top_layer1.sv" "c5_DUT" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fc_streaming.sv(80) " "Verilog HDL assignment warning at fc_streaming.sv(80): truncated value with size 32 to match size of target (9)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288861 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fc_streaming.sv(99) " "Verilog HDL assignment warning at fc_streaming.sv(99): truncated value with size 32 to match size of target (9)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288861 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fc_streaming.sv(115) " "Verilog HDL assignment warning at fc_streaming.sv(115): truncated value with size 32 to match size of target (9)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288862 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_streaming.sv(118) " "Verilog HDL assignment warning at fc_streaming.sv(118): truncated value with size 32 to match size of target (16)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288863 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fc_streaming.sv(155) " "Verilog HDL assignment warning at fc_streaming.sv(155): truncated value with size 32 to match size of target (8)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288863 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fc_streaming.sv(159) " "Verilog HDL assignment warning at fc_streaming.sv(159): truncated value with size 32 to match size of target (10)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044288864 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_weight_rom fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|fc_weight_rom:rom_inst " "Elaborating entity \"fc_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|fc_weight_rom:rom_inst\"" {  } { { "top/fc_streaming.sv" "rom_inst" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044288912 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 fc_weight_rom.sv(12) " "Net \"mem.data_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313137 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT|fc_weight_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 fc_weight_rom.sv(12) " "Net \"mem.waddr_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313137 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT|fc_weight_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 fc_weight_rom.sv(12) " "Net \"mem.we_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313139 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:c5_DUT|fc_weight_rom:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_streaming fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT " "Elaborating entity \"fc_streaming\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\"" {  } { { "top/fpga_top_layer1.sv" "f6_DUT" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044313178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_streaming.sv(80) " "Verilog HDL assignment warning at fc_streaming.sv(80): truncated value with size 32 to match size of target (7)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313180 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_streaming.sv(99) " "Verilog HDL assignment warning at fc_streaming.sv(99): truncated value with size 32 to match size of target (7)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313180 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_streaming.sv(115) " "Verilog HDL assignment warning at fc_streaming.sv(115): truncated value with size 32 to match size of target (7)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313181 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_streaming.sv(118) " "Verilog HDL assignment warning at fc_streaming.sv(118): truncated value with size 32 to match size of target (16)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313181 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fc_streaming.sv(155) " "Verilog HDL assignment warning at fc_streaming.sv(155): truncated value with size 32 to match size of target (8)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313181 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fc_streaming.sv(159) " "Verilog HDL assignment warning at fc_streaming.sv(159): truncated value with size 32 to match size of target (8)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313182 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_weight_rom fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|fc_weight_rom:rom_inst " "Elaborating entity \"fc_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|fc_weight_rom:rom_inst\"" {  } { { "top/fc_streaming.sv" "rom_inst" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044313210 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 fc_weight_rom.sv(12) " "Net \"mem.data_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313658 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT|fc_weight_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 fc_weight_rom.sv(12) " "Net \"mem.waddr_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313658 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT|fc_weight_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 fc_weight_rom.sv(12) " "Net \"mem.we_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313659 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:f6_DUT|fc_weight_rom:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_streaming fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT " "Elaborating entity \"fc_streaming\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\"" {  } { { "top/fpga_top_layer1.sv" "out_DUT" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044313670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_streaming.sv(80) " "Verilog HDL assignment warning at fc_streaming.sv(80): truncated value with size 32 to match size of target (7)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313672 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_streaming.sv(99) " "Verilog HDL assignment warning at fc_streaming.sv(99): truncated value with size 32 to match size of target (7)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313673 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fc_streaming.sv(115) " "Verilog HDL assignment warning at fc_streaming.sv(115): truncated value with size 32 to match size of target (7)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313673 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fc_streaming.sv(118) " "Verilog HDL assignment warning at fc_streaming.sv(118): truncated value with size 32 to match size of target (16)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313674 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fc_streaming.sv(155) " "Verilog HDL assignment warning at fc_streaming.sv(155): truncated value with size 32 to match size of target (5)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313674 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fc_streaming.sv(159) " "Verilog HDL assignment warning at fc_streaming.sv(159): truncated value with size 32 to match size of target (8)" {  } { { "top/fc_streaming.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313675 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fc_weight_rom fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|fc_weight_rom:rom_inst " "Elaborating entity \"fc_weight_rom\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|fc_weight_rom:rom_inst\"" {  } { { "top/fc_streaming.sv" "rom_inst" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044313705 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 fc_weight_rom.sv(12) " "Net \"mem.data_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313715 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT|fc_weight_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 fc_weight_rom.sv(12) " "Net \"mem.waddr_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313715 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT|fc_weight_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 fc_weight_rom.sv(12) " "Net \"mem.we_a\" at fc_weight_rom.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "top/fc_weight_rom.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767044313715 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|fc_streaming:out_DUT|fc_weight_rom:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_max fpga_top_layer1:my_dnn_accelerator\|output_max:u_argmax " "Elaborating entity \"output_max\" for hierarchy \"fpga_top_layer1:my_dnn_accelerator\|output_max:u_argmax\"" {  } { { "top/fpga_top_layer1.sv" "u_argmax" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044313721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 output_max.sv(15) " "Verilog HDL assignment warning at output_max.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "top/output_max.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/output_max.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313721 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|output_max:u_argmax"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 output_max.sv(33) " "Verilog HDL assignment warning at output_max.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "top/output_max.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/output_max.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313722 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|output_max:u_argmax"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 output_max.sv(42) " "Verilog HDL assignment warning at output_max.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "top/output_max.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/output_max.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767044313722 "|DE10_NANO_SoC_GHRD|fpga_top_layer1:my_dnn_accelerator|output_max:u_argmax"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767044319269 "|DE10_NANO_SoC_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767044319952 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767044320178 "|DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_f2sdram_only_master:f2sdram_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1767044321828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.29.16:38:50 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2025.12.29.16:38:50 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044330305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044336799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044337207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044339096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044339229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044339450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044339707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044339717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044339717 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1767044340458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044340844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044340844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044341007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044341007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044341008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044341008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044341114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044341114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044341257 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044341257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044341257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044341370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044341370 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|input_ram_rtl_0 " "Inferred RAM node \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|input_ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767044356908 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|input_ram_rtl_0 " "Inferred RAM node \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|input_ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767044356911 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|input_ram_rtl_0 " "Inferred RAM node \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|input_ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767044356912 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "fpga_top_layer1:my_dnn_accelerator\|s4_ram " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|s4_ram\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "top/fpga_top_layer1.sv" "s4_ram" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 134 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|fc_weight_rom:rom_inst\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|fc_weight_rom:rom_inst\|mem\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "top/fc_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|fc_weight_rom:rom_inst\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|fc_weight_rom:rom_inst\|mem\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "top/fc_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|fc_weight_rom:rom_inst\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|fc_weight_rom:rom_inst\|mem\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "top/fc_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_weight_rom.sv" 12 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|layer1_weight_rom:weight_mem\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|layer1_weight_rom:weight_mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "top/layer1_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|layer1_weight_rom:weight_mem\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|layer1_weight_rom:weight_mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "top/layer1_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|layer1_weight_rom:weight_mem\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|layer1_weight_rom:weight_mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "top/layer1_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|layer1_weight_rom:weight_mem\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|layer1_weight_rom:weight_mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "top/layer1_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|layer1_weight_rom:weight_mem\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|layer1_weight_rom:weight_mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "top/layer1_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767044356916 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|layer1_weight_rom:weight_mem\|mem " "RAM logic \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|layer1_weight_rom:weight_mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "top/layer1_weight_rom.sv" "mem" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/layer1_weight_rom.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767044356916 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767044356916 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 840 /home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_fc_weight_rom_dbd57312.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (840) in the Memory Initialization File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_fc_weight_rom_dbd57312.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1767044356939 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 10080 /home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_fc_weight_rom_fdab93da.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (10080) in the Memory Initialization File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_fc_weight_rom_fdab93da.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1767044356986 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 48000 /home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_fc_weight_rom_3429c444.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (48000) in the Memory Initialization File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_fc_weight_rom_3429c444.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1767044357295 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7fd8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7fd8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767044357508 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7ff9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7ff9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767044357509 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7f9a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7f9a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767044357510 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7fbb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7fbb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767044357510 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7e41.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7e41.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767044357511 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7e60.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/DE10_NANO_SoC_GHRD.ram0_layer1_weight_rom_946e7e60.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767044357512 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|input_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|input_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 84 " "Parameter NUMWORDS_A set to 84" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 84 " "Parameter NUMWORDS_B set to 84" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|input_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|input_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 120 " "Parameter NUMWORDS_A set to 120" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 120 " "Parameter NUMWORDS_B set to 120" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|input_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|input_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 400 " "Parameter NUMWORDS_B set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d44.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d44.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250da5.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250da5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d86.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d86.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250de7.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250de7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250ecf.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250ecf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d2e.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d2e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a2a.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a2a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a4e.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a4e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a6f.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a6f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b8c.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b8c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bad.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bad.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bc3.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bc3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3be2.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3be2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b01.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b01.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b20.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b20.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b40.hdl.mif " "Parameter INIT_FILE set to db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b40.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767044382841 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767044382841 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "87 " "Inferred 87 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|Mod4\"" {  } { { "top/lenet_top.sv" "Mod4" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|Mod4\"" {  } { { "top/lenet_top.sv" "Mod4" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|Mod4\"" {  } { { "top/lenet_top.sv" "Mod4" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|Mod4\"" {  } { { "top/lenet_top.sv" "Mod4" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|Mod4\"" {  } { { "top/lenet_top.sv" "Mod4" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|Mod4\"" {  } { { "top/lenet_top.sv" "Mod4" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|Mult0~macmult\"" {  } { { "top/fpga_top_layer1.sv" "Mult0~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fpga_top_layer1.sv" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|Mult0~macmult\"" {  } { { "top/fc_streaming.sv" "Mult0~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[5\].conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[4\].conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[3\].conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[2\].conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[1\].conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|conv_engine:parallel_conv\[0\].conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|Div0\"" {  } { { "top/lenet_top.sv" "Div0" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[3\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[2\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[1\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add8~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add8~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add8~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add8~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add8~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add8~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add9~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add9~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add9~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add4~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add4~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add4~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add5~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add5~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add5~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add5~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add5~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add5~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add6~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add6~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add6~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add6~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add6~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add6~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add7~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add7~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add7~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add7~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add7~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add7~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add2~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add2~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add2~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add2~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add2~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add2~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add3~macmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add3~macmult_1\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add3~macmult_1" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add3~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[0\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Add3~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Add3~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|Mult0~macmult\"" {  } { { "top/fc_streaming.sv" "Mult0~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|Mult0~macmult\"" {  } { { "top/fc_streaming.sv" "Mult0~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/fc_streaming.sv" 124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult24~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult24~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult14~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult14~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult19~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult19~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult4~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult4~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[4\].u_core\|conv_engine:conv\|conv_pipelined:math_unit\|Mult9~macmult\"" {  } { { "user_logic/convolution/conv_pipeline/conv_pipelined.sv" "Mult9~macmult" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/user_logic/convolution/conv_pipeline/conv_pipelined.sv" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044382858 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767044382858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044382910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[15\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d44.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d44.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044382910 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044382910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ug1 " "Found entity 1: altsyncram_0ug1" {  } { { "db/altsyncram_0ug1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_0ug1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044382969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044382969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[14\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250da5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250da5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383002 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evg1 " "Found entity 1: altsyncram_evg1" {  } { { "db/altsyncram_evg1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_evg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[13\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d86.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d86.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ug1 " "Found entity 1: altsyncram_6ug1" {  } { { "db/altsyncram_6ug1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_6ug1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[12\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250de7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250de7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvg1 " "Found entity 1: altsyncram_kvg1" {  } { { "db/altsyncram_kvg1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_kvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[11\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250ecf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250ecf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383213 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21h1 " "Found entity 1: altsyncram_21h1" {  } { { "db/altsyncram_21h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_21h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[10\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d2e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_36250d2e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383274 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvg1 " "Found entity 1: altsyncram_fvg1" {  } { { "db/altsyncram_fvg1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_fvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[9\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a2a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a2a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383345 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3h1 " "Found entity 1: altsyncram_r3h1" {  } { { "db/altsyncram_r3h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_r3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[8\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a4e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a4e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383406 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14h1 " "Found entity 1: altsyncram_14h1" {  } { { "db/altsyncram_14h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_14h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[7\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a6f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3a6f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383481 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44h1 " "Found entity 1: altsyncram_44h1" {  } { { "db/altsyncram_44h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_44h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[6\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b8c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b8c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383565 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_54h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_54h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_54h1 " "Found entity 1: altsyncram_54h1" {  } { { "db/altsyncram_54h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_54h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[5\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bad.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bad.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383667 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5h1 " "Found entity 1: altsyncram_e5h1" {  } { { "db/altsyncram_e5h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_e5h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[4\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bc3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3bc3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383754 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3h1 " "Found entity 1: altsyncram_v3h1" {  } { { "db/altsyncram_v3h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_v3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[3\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3be2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3be2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04h1 " "Found entity 1: altsyncram_04h1" {  } { { "db/altsyncram_04h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_04h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[2\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b01.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b01.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383898 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2h1 " "Found entity 1: altsyncram_a2h1" {  } { { "db/altsyncram_a2h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_a2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044383943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044383943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044383977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[1\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b20.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b20.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044383977 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044383977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2h1 " "Found entity 1: altsyncram_b2h1" {  } { { "db/altsyncram_b2h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_b2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_channel_layer2:U_L2_SERIAL\|layer2_rom_banked:weight_mem\|layer2_weight_rom:banks\[0\].rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b40.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_NANO_SoC_GHRD.ram0_layer2_weight_rom_fc5b3b40.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384053 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2h1 " "Found entity 1: altsyncram_d2h1" {  } { { "db/altsyncram_d2h1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_d2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384129 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_f2sdram_only_master:f2sdram_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384223 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|altsyncram:input_ram_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|altsyncram:input_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|altsyncram:input_ram_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|altsyncram:input_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 400 " "Parameter \"NUMWORDS_B\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384292 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0p1 " "Found entity 1: altsyncram_f0p1" {  } { { "db/altsyncram_f0p1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_f0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|altsyncram:input_ram_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|altsyncram:input_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|altsyncram:input_ram_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:out_DUT\|altsyncram:input_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 84 " "Parameter \"NUMWORDS_A\" = \"84\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 84 " "Parameter \"NUMWORDS_B\" = \"84\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rto1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rto1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rto1 " "Found entity 1: altsyncram_rto1" {  } { { "db/altsyncram_rto1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_rto1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|altsyncram:input_ram_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|altsyncram:input_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|altsyncram:input_ram_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:f6_DUT\|altsyncram:input_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 120 " "Parameter \"NUMWORDS_A\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 120 " "Parameter \"NUMWORDS_B\" = \"120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384460 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90p1 " "Found entity 1: altsyncram_90p1" {  } { { "db/altsyncram_90p1.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/altsyncram_90p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Mod4\"" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Mod4 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384577 ""}  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044384683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044384683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384886 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\|multcore:mult_core fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384944 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|lpm_mult:Mult0_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044384966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|lpm_mult:Mult0_rtl_1 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|fc_streaming:c5_DUT\|lpm_mult:Mult0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044384966 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044384966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hb01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hb01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hb01 " "Found entity 1: mult_hb01" {  } { { "db/mult_hb01.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/mult_hb01.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044385005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044385005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Div0\"" {  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044385220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Div0 " "Instantiated megafunction \"fpga_top_layer1:my_dnn_accelerator\|lenet_top_parallel:DUT\|lenet_channel:channels\[5\].u_core\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044385220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044385220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044385220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767044385220 ""}  } { { "top/lenet_top.sv" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/top/lenet_top.sv" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767044385220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767044385259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044385259 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767044387490 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2448 " "Ignored 2448 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2448 " "Ignored 2448 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 2 1767044397269 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 2 1767044397269 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "136 " "Ignored 136 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "136 " "Ignored 136 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 2 1767044398860 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 2 1767044398860 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "680 " "Ignored 680 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "680 " "Ignored 680 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 2 1767044400174 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 2 1767044400174 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2108 " "Ignored 2108 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2108 " "Ignored 2108 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1767044402871 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1767044402871 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SCL " "bidirectional pin \"HDMI_I2C_SCL\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1767044403032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2C_SDA " "bidirectional pin \"HDMI_I2C_SDA\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1767044403032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1767044403032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1767044403032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1767044403032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1767044403032 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1767044403032 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044405783 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767044405783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767044405785 "|DE10_NANO_SoC_GHRD|HDMI_TX_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767044405785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044407818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6445 " "6445 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767044420111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044421909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/output_files/DE10_NANO_SoC_GHRD.map.smsg " "Generated suppressed messages file /home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/output_files/DE10_NANO_SoC_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044423497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "29 0 0 0 0 " "Adding 29 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767044629180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767044629180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044633927 "|DE10_NANO_SoC_GHRD|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044633927 "|DE10_NANO_SoC_GHRD|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "DE10_NANO_SoC_GHRD.v" "" { Text "/home/bany/personal/de10-nano-systemcd/Demonstrations/SoC_FPGA/DE10_NANO_SoC_GHRD/DE10_NANO_SoC_GHRD.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767044633927 "|DE10_NANO_SoC_GHRD|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1767044633927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45538 " "Implemented 45538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767044634104 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767044634104 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767044634104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44342 " "Implemented 44342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767044634104 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767044634104 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1767044634104 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1767044634104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767044634104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 301 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 301 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767044634325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 29 16:43:54 2025 " "Processing ended: Mon Dec 29 16:43:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767044634325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:16 " "Elapsed time: 00:06:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767044634325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:11 " "Total CPU time (on all processors): 00:07:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767044634325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767044634325 ""}
