

================================================================
== Vivado HLS Report for 'cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s'
================================================================
* Date:           Wed Aug 10 16:30:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.102 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1168|     1168| 5.840 us | 5.840 us |  1168|  1168|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1044|     1044|       348|          -|          -|     3|    no    |
        | + Loop 1.1      |      344|      344|       172|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |      165|      165|         5|          -|          -|    33|    no    |
        |- Loop 2         |       88|       88|        44|          -|          -|     2|    no    |
        | + Loop 2.1      |       42|       42|        14|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |       12|       12|         4|          -|          -|     3|    no    |
        |- Loop 3         |       33|       33|        11|          -|          -|     3|    no    |
        | + Loop 3.1      |        9|        9|         3|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    508|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      32|      3|    0|
|Multiplexer      |        -|      -|       -|    313|    -|
|Register         |        -|      -|     287|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     319|    824|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |linebuffer_V_5_U  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s_linebuffebkb  |        1|   0|   0|    0|   204|   16|     1|         3264|
    |tmpinput_V_U      |cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s_tmpinput_V    |        0|  32|   3|    0|     9|   16|     1|          144|
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                                              |        1|  32|   3|    0|   213|   32|     2|         3408|
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln126_10_fu_653_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln126_11_fu_667_p2  |     +    |      0|  0|  12|           5|           5|
    |add_ln126_12_fu_672_p2  |     +    |      0|  0|  12|           5|           5|
    |add_ln126_9_fu_662_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln126_fu_601_p2     |     +    |      0|  0|  13|           2|           4|
    |add_ln134_1_fu_759_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln134_fu_749_p2     |     +    |      0|  0|  13|           4|           3|
    |add_ln182_fu_347_p2     |     +    |      0|  0|  12|           5|           5|
    |add_ln187_3_fu_376_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln187_fu_321_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln203_14_fu_392_p2  |     +    |      0|  0|  12|           7|           7|
    |add_ln203_15_fu_398_p2  |     +    |      0|  0|  12|           7|           7|
    |add_ln203_16_fu_550_p2  |     +    |      0|  0|  12|           5|           5|
    |add_ln203_17_fu_438_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_18_fu_496_p2  |     +    |      0|  0|  12|           9|           9|
    |add_ln203_19_fu_459_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_20_fu_517_p2  |     +    |      0|  0|  12|           9|           9|
    |add_ln203_21_fu_768_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln203_fu_298_p2     |     +    |      0|  0|  13|           4|           3|
    |i0_3_fu_569_p2          |     +    |      0|  0|  10|           2|           1|
    |i0_fu_267_p2            |     +    |      0|  0|  10|           2|           1|
    |i1_5_fu_695_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_6_fu_617_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_fu_474_p2            |     +    |      0|  0|  10|           2|           1|
    |i2_5_fu_743_p2          |     +    |      0|  0|  10|           2|           1|
    |i2_6_fu_647_p2          |     +    |      0|  0|  10|           2|           1|
    |i2_fu_420_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln126_fu_591_p2     |     -    |      0|  0|  13|           4|           4|
    |sub_ln182_fu_341_p2     |     -    |      0|  0|  12|           5|           5|
    |sub_ln187_fu_366_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln195_fu_468_p2     |     -    |      0|  0|  12|           3|           2|
    |sub_ln203_1_fu_544_p2   |     -    |      0|  0|  12|           5|           5|
    |sub_ln203_2_fu_490_p2   |     -    |      0|  0|  12|           9|           9|
    |sub_ln203_3_fu_511_p2   |     -    |      0|  0|  12|           9|           9|
    |sub_ln203_fu_727_p2     |     -    |      0|  0|  15|           5|           5|
    |icmp_ln122_fu_563_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_611_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_641_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln131_fu_689_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_737_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln177_fu_261_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln180_fu_309_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_414_p2    |   icmp   |      0|  0|  11|           6|           6|
    |xor_ln182_fu_315_p2     |    xor   |      0|  0|   2|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 508|         194|         182|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  121|         26|    1|         26|
    |i0_0_i_reg_200           |    9|          2|    2|          4|
    |i0_0_reg_165             |    9|          2|    2|          4|
    |i11_0_i_reg_233          |    9|          2|    2|          4|
    |i1_0_i_reg_211           |    9|          2|    2|          4|
    |i1_0_reg_177             |    9|          2|    2|          4|
    |i22_0_i_reg_244          |    9|          2|    2|          4|
    |i2_0_i_reg_222           |    9|          2|    2|          4|
    |i2_0_reg_189             |    9|          2|    6|         12|
    |linebuffer_V_5_address0  |   27|          5|    8|         40|
    |linebuffer_V_5_d0        |   15|          3|   16|         48|
    |output_V_address0        |   21|          4|    5|         20|
    |output_V_d0              |   15|          3|   16|         48|
    |tmpinput_V_address0      |   27|          5|    4|         20|
    |tmpinput_V_d0            |   15|          3|   16|         48|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  313|         65|   86|        290|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln126_12_reg_997           |   5|   0|    5|          0|
    |add_ln126_9_reg_992            |   6|   0|    6|          0|
    |add_ln134_1_reg_1038           |   5|   0|    5|          0|
    |add_ln182_reg_838              |   5|   0|    5|          0|
    |add_ln187_3_reg_848            |   6|   0|    6|          0|
    |add_ln187_reg_831              |   2|   0|    2|          0|
    |add_ln203_15_reg_863           |   7|   0|    7|          0|
    |add_ln203_16_reg_943           |   5|   0|    5|          0|
    |add_ln203_17_reg_892           |   8|   0|    8|          0|
    |add_ln203_18_reg_923           |   9|   0|    9|          0|
    |add_ln203_19_reg_902           |   8|   0|    8|          0|
    |add_ln203_20_reg_928           |   9|   0|    9|          0|
    |ap_CS_fsm                      |  25|   0|   25|          0|
    |data_V_load_reg_795            |  16|   0|   16|          0|
    |i0_0_i_reg_200                 |   2|   0|    2|          0|
    |i0_0_reg_165                   |   2|   0|    2|          0|
    |i0_3_reg_951                   |   2|   0|    2|          0|
    |i0_reg_785                     |   2|   0|    2|          0|
    |i11_0_i_reg_233                |   2|   0|    2|          0|
    |i1_0_i_reg_211                 |   2|   0|    2|          0|
    |i1_0_reg_177                   |   2|   0|    2|          0|
    |i1_5_reg_1015                  |   2|   0|    2|          0|
    |i1_6_reg_969                   |   2|   0|    2|          0|
    |i1_reg_918                     |   2|   0|    2|          0|
    |i22_0_i_reg_244                |   2|   0|    2|          0|
    |i2_0_i_reg_222                 |   2|   0|    2|          0|
    |i2_0_reg_189                   |   6|   0|    6|          0|
    |i2_5_reg_1033                  |   2|   0|    2|          0|
    |i2_6_reg_987                   |   2|   0|    2|          0|
    |i2_reg_887                     |   6|   0|    6|          0|
    |linebuffer_V_5_addr_1_reg_874  |   8|   0|    8|          0|
    |linebuffer_V_5_load_reg_938    |  16|   0|   16|          0|
    |or_ln1_reg_974                 |   4|   0|    5|          1|
    |or_ln_reg_1020                 |   4|   0|    5|          1|
    |output_V_load_reg_1007         |  16|   0|   16|          0|
    |reg_255                        |  16|   0|   16|          0|
    |sext_ln126_reg_956             |   5|   0|    5|          0|
    |sub_ln187_reg_843              |   5|   0|    5|          0|
    |sub_ln195_reg_912              |   2|   0|    2|          0|
    |sub_ln203_reg_1025             |   5|   0|    5|          0|
    |tmp_V_reg_879                  |  16|   0|   16|          0|
    |trunc_ln203_1_reg_907          |   7|   0|    7|          0|
    |trunc_ln203_reg_897            |   7|   0|    7|          0|
    |xor_ln182_reg_825              |   2|   0|    2|          0|
    |zext_ln126_13_reg_961          |   4|   0|    5|          1|
    |zext_ln126_14_reg_979          |   4|   0|    6|          2|
    |zext_ln187_reg_868             |   2|   0|    8|          6|
    |zext_ln203_24_reg_806          |   2|   0|    7|          5|
    |zext_ln203_25_reg_811          |   2|   0|    6|          4|
    |zext_ln203_26_reg_816          |   2|   0|    5|          3|
    |zext_ln203_reg_800             |   2|   0|    9|          7|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 287|   0|  317|         30|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|data_V_address0    | out |    2|  ap_memory |                     data_V                     |     array    |
|data_V_ce0         | out |    1|  ap_memory |                     data_V                     |     array    |
|data_V_q0          |  in |   16|  ap_memory |                     data_V                     |     array    |
|output_V_address0  | out |    5|  ap_memory |                    output_V                    |     array    |
|output_V_ce0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_we0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_d0        | out |   16|  ap_memory |                    output_V                    |     array    |
|output_V_q0        |  in |   16|  ap_memory |                    output_V                    |     array    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+

