

================================================================
== Vivado HLS Report for 'matrix_multiply_top_matrix_multiply_alt2'
================================================================
* Date:           Sat Feb 04 12:22:18 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mul_matrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |   37|   37|        12|          1|          1|    27|    yes   |
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     65|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        0|      -|      64|      5|
|Multiplexer      |        -|      -|       -|     53|
|Register         |        -|      -|     116|     48|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     528|    882|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |matrix_multiply_top_fadd_32ns_32ns_32_5_full_dsp_U0  |matrix_multiply_top_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |matrix_multiply_top_fmul_32ns_32ns_32_4_max_dsp_U1   |matrix_multiply_top_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+
    |Total                                                |                                                  |        0|      5|  348|  711|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |                       Module                      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |sum_mult_U  |matrix_multiply_top_matrix_multiply_alt2_sum_mult  |        0|  64|   5|     9|   32|     1|          288|
    +------------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                                                   |        0|  64|   5|     9|   32|     1|          288|
    +------------+---------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_304_p2                     |     +    |      0|  0|   2|           2|           1|
    |indvar_flatten_next1_fu_184_p2  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_op_fu_310_p2     |     +    |      0|  0|   4|           4|           1|
    |k_fu_190_p2                     |     +    |      0|  0|   2|           2|           1|
    |r_fu_276_p2                     |     +    |      0|  0|   2|           2|           1|
    |tmp_15_fu_364_p2                |     +    |      0|  0|   5|           5|           5|
    |tmp_16_fu_378_p2                |     +    |      0|  0|   2|           5|           5|
    |tmp_17_fu_389_p2                |     +    |      0|  0|   5|           5|           5|
    |tmp_12_fu_338_p2                |     -    |      0|  0|   2|           5|           5|
    |tmp_14_fu_358_p2                |     -    |      0|  0|   5|           5|           5|
    |ap_sig_229                      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_270_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten1_fu_178_p2     |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_flatten_fu_196_p2      |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_264_p2              |   icmp   |      0|  0|   1|           2|           2|
    |tmp3_fu_216_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_2_fu_236_p2                 |   icmp   |      0|  0|   2|           2|           3|
    |tmp_mid1_13_fu_230_p2           |   icmp   |      0|  0|   2|           2|           3|
    |tmp_mid1_fu_210_p2              |   icmp   |      0|  0|   1|           2|           1|
    |tmp_13_fu_282_p2                |    or    |      0|  0|   1|           1|           1|
    |Col_assign_mid2_fu_288_p3       |  select  |      0|  0|   2|           1|           1|
    |Row_assign_mid_fu_202_p3        |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_316_p3   |  select  |      0|  0|   4|           1|           1|
    |tmp_1_mid2_fu_296_p3            |  select  |      0|  0|   2|           1|           2|
    |tmp_i_i_mid2_v_fu_250_p3        |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_14_fu_242_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_fu_222_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_258_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  65|          70|          62|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Col_assign_2_phi_fu_126_p4  |   2|          2|    2|          4|
    |Col_assign_2_reg_122        |   2|          2|    2|          4|
    |Col_assign_reg_155          |   2|          2|    2|          4|
    |Row_assign_phi_fu_148_p4    |   2|          2|    2|          4|
    |Row_assign_reg_144          |   2|          2|    2|          4|
    |ap_NS_fsm                   |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it11      |   1|          2|    1|          2|
    |indvar_flatten1_reg_111     |   5|          2|    5|         10|
    |indvar_flatten_reg_133      |   4|          2|    4|          8|
    |sum_mult_d1                 |  32|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  53|         23|   53|        140|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |C_addr_reg_471             |   4|   0|    4|          0|
    |Col_assign_2_reg_122       |   2|   0|    2|          0|
    |Col_assign_mid2_reg_424    |   2|   0|    2|          0|
    |Col_assign_reg_155         |   2|   0|    2|          0|
    |Row_assign_reg_144         |   2|   0|    2|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9      |   1|   0|    1|          0|
    |exitcond_flatten1_reg_400  |   1|   0|    1|          0|
    |indvar_flatten1_reg_111    |   5|   0|    5|          0|
    |indvar_flatten_reg_133     |   4|   0|    4|          0|
    |mult_reg_482               |  32|   0|   32|          0|
    |sum_mult_addr_reg_476      |   4|   0|    4|          0|
    |tmp_17_reg_456             |   5|   0|    5|          0|
    |tmp_1_mid2_reg_429         |   2|   0|    2|          0|
    |tmp_4_reg_493              |  32|   0|   32|          0|
    |tmp_i_i_mid2_v_reg_417     |   2|   0|    2|          0|
    |tmp_mid2_14_reg_413        |   1|   0|    1|          0|
    |tmp_mid2_reg_409           |   1|   0|    1|          0|
    |C_addr_reg_471             |   0|   4|    4|          0|
    |exitcond_flatten1_reg_400  |   0|   1|    1|          0|
    |mult_reg_482               |   0|  32|   32|          0|
    |sum_mult_addr_reg_476      |   0|   4|    4|          0|
    |tmp_17_reg_456             |   0|   5|    5|          0|
    |tmp_mid2_14_reg_413        |   0|   1|    1|          0|
    |tmp_mid2_reg_409           |   0|   1|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 116|  48|  164|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matrix_multiply_top_matrix_multiply_alt2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matrix_multiply_top_matrix_multiply_alt2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matrix_multiply_top_matrix_multiply_alt2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | matrix_multiply_top_matrix_multiply_alt2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matrix_multiply_top_matrix_multiply_alt2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matrix_multiply_top_matrix_multiply_alt2 | return value |
|A_address0  | out |    4|  ap_memory |                     A                    |     array    |
|A_ce0       | out |    1|  ap_memory |                     A                    |     array    |
|A_q0        |  in |   32|  ap_memory |                     A                    |     array    |
|B_address0  | out |    4|  ap_memory |                     B                    |     array    |
|B_ce0       | out |    1|  ap_memory |                     B                    |     array    |
|B_q0        |  in |   32|  ap_memory |                     B                    |     array    |
|C_address0  | out |    4|  ap_memory |                     C                    |     array    |
|C_ce0       | out |    1|  ap_memory |                     C                    |     array    |
|C_we0       | out |    1|  ap_memory |                     C                    |     array    |
|C_d0        | out |   32|  ap_memory |                     C                    |     array    |
+------------+-----+-----+------------+------------------------------------------+--------------+

