Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 24 17:11:27 2021
| Host         : ICT-50102K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Multiplier_timing_summary_routed.rpt -pb Multiplier_timing_summary_routed.pb -rpx Multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : Multiplier
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.207        0.000                      0                   41        0.261        0.000                      0                   41        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.207        0.000                      0                   41        0.261        0.000                      0                   41        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.056%)  route 2.477ns (74.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.780     8.629    display_out/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.603    15.026    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    display_out/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.056%)  route 2.477ns (74.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.780     8.629    display_out/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.603    15.026    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[13]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    display_out/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.056%)  route 2.477ns (74.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.780     8.629    display_out/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.603    15.026    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[14]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    display_out/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.828ns (25.056%)  route 2.477ns (74.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.780     8.629    display_out/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.603    15.026    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[15]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    display_out/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.828ns (25.947%)  route 2.363ns (74.053%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.666     8.516    display_out/counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601    15.024    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    display_out/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.828ns (25.947%)  route 2.363ns (74.053%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.666     8.516    display_out/counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601    15.024    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    display_out/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.828ns (25.947%)  route 2.363ns (74.053%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.666     8.516    display_out/counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601    15.024    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    display_out/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.828ns (25.947%)  route 2.363ns (74.053%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.666     8.516    display_out/counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601    15.024    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    14.834    display_out/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.828ns (26.151%)  route 2.338ns (73.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.641     8.491    display_out/counter[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.603    15.026    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    display_out/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 display_out/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.828ns (26.151%)  route 2.338ns (73.849%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.325    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  display_out/counter_reg[6]/Q
                         net (fo=2, routed)           0.862     6.643    display_out/counter_reg[6]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  display_out/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.184    display_out/counter[0]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.308 f  display_out/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.726    display_out/counter[0]_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I3_O)        0.124     7.850 r  display_out/counter[0]_i_1/O
                         net (fo=20, routed)          0.641     8.491    display_out/counter[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.603    15.026    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    display_out/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display_out/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.603     1.522    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  display_out/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display_out/temp_reg[0]/Q
                         net (fo=10, routed)          0.185     1.849    display_out/temp[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.042     1.891 r  display_out/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    display_out/temp[1]_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  display_out/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.876     2.041    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  display_out/temp_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107     1.629    display_out/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_out/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.603     1.522    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display_out/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.783    display_out/counter_reg[15]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  display_out/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    display_out/counter_reg[12]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.876     2.041    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    display_out/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_out/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display_out/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.783    display_out/counter_reg[11]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  display_out/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    display_out/counter_reg[8]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.875     2.040    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    display_out/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_out/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display_out/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.782    display_out/counter_reg[3]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  display_out/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.890    display_out/counter_reg[0]_i_2_n_4
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.873     2.038    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display_out/counter_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    display_out/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_out/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display_out/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.783    display_out/counter_reg[7]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  display_out/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    display_out/counter_reg[4]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.875     2.040    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    display_out/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_out/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.603     1.522    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display_out/counter_reg[12]/Q
                         net (fo=2, routed)           0.114     1.777    display_out/counter_reg[12]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  display_out/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    display_out/counter_reg[12]_i_1_n_7
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.876     2.041    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    display_out/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_out/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display_out/counter_reg[8]/Q
                         net (fo=2, routed)           0.114     1.776    display_out/counter_reg[8]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  display_out/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    display_out/counter_reg[8]_i_1_n_7
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.875     2.040    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    display_out/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_out/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display_out/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.779    display_out/counter_reg[4]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  display_out/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    display_out/counter_reg[4]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.875     2.040    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display_out/counter_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    display_out/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_out/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.603     1.522    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display_out/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.784    display_out/counter_reg[14]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  display_out/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    display_out/counter_reg[12]_i_1_n_5
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.876     2.041    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display_out/counter_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    display_out/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display_out/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.602     1.521    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display_out/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.783    display_out/counter_reg[10]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  display_out/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    display_out/counter_reg[8]_i_1_n_5
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.875     2.040    display_out/clock_100MHz_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display_out/counter_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    display_out/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     display_out/clock_250Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     display_out/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     display_out/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     display_out/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     display_out/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     display_out/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     display_out/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     display_out/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     display_out/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     display_out/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     display_out/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     display_out/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     display_out/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     display_out/clock_250Hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     display_out/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     display_out/clock_250Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     display_out/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     display_out/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     display_out/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     display_out/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     display_out/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     display_out/counter_reg[14]/C



