{"Source Block": ["oh/elink/hdl/emaxi.v@472:482@HdlStmAssign", "   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n\t\t\t\t      \n   //#################################################################\n   //Read response channel\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@468:478", "\n   //###################################################################\n   //Read address channel\n   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n"], ["oh/elink/hdl/emaxi.v@469:479", "   //###################################################################\n   //Read address channel\n   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n"], ["oh/elink/hdl/emaxi.v@473:483", "   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n\t\t\t\t      \n   //#################################################################\n   //Read response channel\n   //#################################################################\n"], ["oh/elink/hdl/emaxi.v@470:480", "   //Read address channel\n   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n\t\t\t\t      \n"], ["oh/elink/hdl/emaxi.v@471:481", "   //###################################################################\n   \n   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n\t\t\t\t      \n   //#################################################################\n"], ["oh/elink/hdl/emaxi.v@474:484", "   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;  \n   assign    m_axi_arvalid        = rxrd_access & ~fifo_prog_full; //BUG& ~txrr_wait & ~fifo_prog_full; //remove \n   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n   assign    fifo_wr_en           = m_axi_arvalid & m_axi_arready ;\n   assign    fifo_rd_en           = m_axi_rready & m_axi_rvalid;//BUG & ~txrr_wait\n\t\t\t\t      \n   //#################################################################\n   //Read response channel\n   //#################################################################\n   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1\n"]], "Diff Content": {"Delete": [[477, "   assign    rxrd_wait            = ~m_axi_arready | fifo_prog_full;//BUG| txrr_wait\n"]], "Add": []}}