

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 16:21:02 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  241|  241|  241|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row            |  240|  240|        80|          -|          -|     3|    no    |
        | + Col           |   78|   78|        26|          -|          -|     3|    no    |
        |  ++ Product     |   24|   24|         8|          -|          -|     3|    no    |
        |   +++ Product2  |    6|    6|         2|          -|          -|     3|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     180|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      88|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     104|
|Register         |        -|      -|      61|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      61|     372|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |conv2d_mux_255_8_bkb_U1  |conv2d_mux_255_8_bkb  |        0|      0|  0|  44|
    |conv2d_mux_94_8_1_1_U2   |conv2d_mux_94_8_1_1   |        0|      0|  0|  44|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  88|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdcud_U3  |conv2d_mac_muladdcud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_381_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_419_p2        |     +    |      0|  0|  10|           2|           1|
    |ki_1_fu_449_p2       |     +    |      0|  0|  10|           2|           1|
    |kj_1_fu_500_p2       |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_519_p2       |     +    |      0|  0|  13|           4|           4|
    |tmp_18_fu_533_p26    |     +    |      0|  0|  15|           5|           5|
    |tmp_21_fu_598_p10    |     +    |      0|  0|  13|           4|           4|
    |tmp_22_fu_429_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_510_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_7_fu_459_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_11_fu_403_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_16_fu_488_p2     |     -    |      0|  0|  13|           4|           4|
    |exitcond1_fu_443_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_413_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_375_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_494_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 180|          49|          45|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  38|          7|    1|          7|
    |i_reg_331     |   9|          2|    2|          4|
    |j_reg_342     |   9|          2|    2|          4|
    |ki_reg_353    |   9|          2|    2|          4|
    |kj_reg_364    |   9|          2|    2|          4|
    |res_address0  |  15|          3|    4|         12|
    |res_d0        |  15|          3|   16|         48|
    +--------------+----+-----------+-----+-----------+
    |Total         | 104|         21|   29|         83|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  6|   0|    6|          0|
    |i_1_reg_640          |  2|   0|    2|          0|
    |i_reg_331            |  2|   0|    2|          0|
    |j_1_reg_658          |  2|   0|    2|          0|
    |j_reg_342            |  2|   0|    2|          0|
    |ki_1_reg_676         |  2|   0|    2|          0|
    |ki_reg_353           |  2|   0|    2|          0|
    |kj_1_reg_699         |  2|   0|    2|          0|
    |kj_reg_364           |  2|   0|    2|          0|
    |p_shl5_reg_686       |  3|   0|    5|          2|
    |res_addr_reg_663     |  4|   0|    4|          0|
    |tmp_11_cast_reg_681  |  3|   0|    4|          1|
    |tmp_11_reg_645       |  5|   0|    5|          0|
    |tmp_16_reg_691       |  4|   0|    4|          0|
    |tmp_18_reg_704       |  8|   0|    8|          0|
    |tmp_1_reg_650        |  2|   0|    3|          1|
    |tmp_21_reg_709       |  8|   0|    8|          0|
    |tmp_4_reg_668        |  2|   0|    3|          1|
    +---------------------+---+----+-----+-----------+
    |Total                | 61|   0|   66|          5|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_0_0         |  in |    8|   ap_none  |     a_0_0    |    pointer   |
|a_0_1         |  in |    8|   ap_none  |     a_0_1    |    pointer   |
|a_0_2         |  in |    8|   ap_none  |     a_0_2    |    pointer   |
|a_0_3         |  in |    8|   ap_none  |     a_0_3    |    pointer   |
|a_0_4         |  in |    8|   ap_none  |     a_0_4    |    pointer   |
|a_1_0         |  in |    8|   ap_none  |     a_1_0    |    pointer   |
|a_1_1         |  in |    8|   ap_none  |     a_1_1    |    pointer   |
|a_1_2         |  in |    8|   ap_none  |     a_1_2    |    pointer   |
|a_1_3         |  in |    8|   ap_none  |     a_1_3    |    pointer   |
|a_1_4         |  in |    8|   ap_none  |     a_1_4    |    pointer   |
|a_2_0         |  in |    8|   ap_none  |     a_2_0    |    pointer   |
|a_2_1         |  in |    8|   ap_none  |     a_2_1    |    pointer   |
|a_2_2         |  in |    8|   ap_none  |     a_2_2    |    pointer   |
|a_2_3         |  in |    8|   ap_none  |     a_2_3    |    pointer   |
|a_2_4         |  in |    8|   ap_none  |     a_2_4    |    pointer   |
|a_3_0         |  in |    8|   ap_none  |     a_3_0    |    pointer   |
|a_3_1         |  in |    8|   ap_none  |     a_3_1    |    pointer   |
|a_3_2         |  in |    8|   ap_none  |     a_3_2    |    pointer   |
|a_3_3         |  in |    8|   ap_none  |     a_3_3    |    pointer   |
|a_3_4         |  in |    8|   ap_none  |     a_3_4    |    pointer   |
|a_4_0         |  in |    8|   ap_none  |     a_4_0    |    pointer   |
|a_4_1         |  in |    8|   ap_none  |     a_4_1    |    pointer   |
|a_4_2         |  in |    8|   ap_none  |     a_4_2    |    pointer   |
|a_4_3         |  in |    8|   ap_none  |     a_4_3    |    pointer   |
|a_4_4         |  in |    8|   ap_none  |     a_4_4    |    pointer   |
|b_0_0         |  in |    8|   ap_none  |     b_0_0    |    pointer   |
|b_0_1         |  in |    8|   ap_none  |     b_0_1    |    pointer   |
|b_0_2         |  in |    8|   ap_none  |     b_0_2    |    pointer   |
|b_1_0         |  in |    8|   ap_none  |     b_1_0    |    pointer   |
|b_1_1         |  in |    8|   ap_none  |     b_1_1    |    pointer   |
|b_1_2         |  in |    8|   ap_none  |     b_1_2    |    pointer   |
|b_2_0         |  in |    8|   ap_none  |     b_2_0    |    pointer   |
|b_2_1         |  in |    8|   ap_none  |     b_2_1    |    pointer   |
|b_2_2         |  in |    8|   ap_none  |     b_2_2    |    pointer   |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_4), !map !7"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_3), !map !13"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_2), !map !19"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_1), !map !25"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_0), !map !31"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_4), !map !37"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_3), !map !42"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_2), !map !47"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_1), !map !52"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_0), !map !57"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_4), !map !62"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_3), !map !67"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_2), !map !72"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_1), !map !77"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_0), !map !82"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_4), !map !87"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_3), !map !92"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_2), !map !97"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_1), !map !102"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_0), !map !107"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_4), !map !112"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_3), !map !117"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_2), !map !122"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_1), !map !127"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_0), !map !132"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_2_2), !map !137"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_2_1), !map !141"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_2_0), !map !145"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_1_2), !map !149"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_1_1), !map !153"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_1_0), !map !157"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_0_2), !map !161"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_0_1), !map !165"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_0_0), !map !169"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !173"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"
ST_1 : Operation 43 [1/1] (1.30ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 2> : 1.52ns
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %11 ]"
ST_2 : Operation 45 [1/1] (0.89ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [conv2d.cpp:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_2 : Operation 47 [1/1] (1.27ns)   --->   "%i_1 = add i2 %i, 1" [conv2d.cpp:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %12, label %2" [conv2d.cpp:9]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [conv2d.cpp:9]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind" [conv2d.cpp:9]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [conv2d.cpp:9]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [conv2d.cpp:9]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_3 to i5" [conv2d.cpp:13]
ST_2 : Operation 54 [1/1] (1.52ns)   --->   "%tmp_11 = sub i5 %p_shl1_cast, %tmp_cast" [conv2d.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = zext i2 %i to i3" [conv2d.cpp:9]
ST_2 : Operation 56 [1/1] (1.30ns)   --->   "br label %3" [conv2d.cpp:11]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:21]

 <State 3> : 3.32ns
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_1, %10 ]"
ST_3 : Operation 59 [1/1] (0.89ns)   --->   "%exitcond2 = icmp eq i2 %j, -1" [conv2d.cpp:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_3 : Operation 61 [1/1] (1.27ns)   --->   "%j_1 = add i2 %j, 1" [conv2d.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %11, label %4" [conv2d.cpp:11]
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %j to i5" [conv2d.cpp:13]
ST_3 : Operation 66 [1/1] (1.56ns)   --->   "%tmp_22 = add i5 %tmp_11, %tmp_3_cast" [conv2d.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i5 %tmp_22 to i64" [conv2d.cpp:13]
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_23_cast" [conv2d.cpp:13]
ST_3 : Operation 69 [1/1] (1.75ns)   --->   "store i16 0, i16* %res_addr, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %j to i3" [conv2d.cpp:11]
ST_3 : Operation 71 [1/1] (1.30ns)   --->   "br label %5" [conv2d.cpp:14]
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_5) nounwind" [conv2d.cpp:20]
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 4> : 1.52ns
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ki = phi i2 [ 0, %4 ], [ %ki_1, %9 ]"
ST_4 : Operation 75 [1/1] (0.89ns)   --->   "%exitcond1 = icmp eq i2 %ki, -1" [conv2d.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_4 : Operation 77 [1/1] (1.27ns)   --->   "%ki_1 = add i2 %ki, 1" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %6" [conv2d.cpp:14]
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [conv2d.cpp:14]
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind" [conv2d.cpp:14]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = zext i2 %ki to i3" [conv2d.cpp:14]
ST_4 : Operation 82 [1/1] (1.27ns)   --->   "%tmp_7 = add i3 %tmp_6, %tmp_1" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i3 %tmp_7 to i4" [conv2d.cpp:14]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_7, i2 0)" [conv2d.cpp:14]
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_15 = zext i2 %ki to i4" [conv2d.cpp:14]
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %ki, i2 0)" [conv2d.cpp:14]
ST_4 : Operation 87 [1/1] (1.52ns)   --->   "%tmp_16 = sub i4 %p_shl, %tmp_15" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.30ns)   --->   "br label %7" [conv2d.cpp:15]
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_8) nounwind" [conv2d.cpp:19]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %3" [conv2d.cpp:11]

 <State 5> : 6.84ns
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%kj = phi i2 [ 0, %6 ], [ %kj_1, %8 ]"
ST_5 : Operation 92 [1/1] (0.89ns)   --->   "%exitcond = icmp eq i2 %kj, -1" [conv2d.cpp:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 94 [1/1] (1.27ns)   --->   "%kj_1 = add i2 %kj, 1" [conv2d.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [conv2d.cpp:15]
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = zext i2 %kj to i3" [conv2d.cpp:15]
ST_5 : Operation 97 [1/1] (1.27ns)   --->   "%tmp_2 = add i3 %tmp_s, %tmp_4" [conv2d.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i3 %tmp_2 to i4" [conv2d.cpp:15]
ST_5 : Operation 99 [1/1] (1.39ns)   --->   "%tmp1 = add i4 %tmp_11_cast, %tmp_16_cast" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [conv2d.cpp:14]
ST_5 : Operation 101 [1/1] (1.56ns)   --->   "%tmp_17 = add i5 %tmp1_cast, %p_shl5" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%a_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_0)"
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%a_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_1)"
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%a_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_2)"
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%a_0_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_3)"
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%a_0_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_4)"
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%a_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_0)"
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%a_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_1)"
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%a_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_2)"
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%a_1_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_3)"
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%a_1_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_4)"
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%a_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_0)"
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%a_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_1)"
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%a_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_2)"
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%a_2_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_3)"
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%a_2_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_4)"
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%a_3_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_0)"
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%a_3_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_1)"
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%a_3_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_2)"
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%a_3_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_3)"
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%a_3_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_4)"
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%a_4_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_0)"
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%a_4_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_1)"
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%a_4_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_2)"
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%a_4_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_3)"
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%a_4_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_4)"
ST_5 : Operation 127 [1/1] (2.60ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.25i8.i5(i8 %a_0_0_read, i8 %a_0_1_read, i8 %a_0_2_read, i8 %a_0_3_read, i8 %a_0_4_read, i8 %a_1_0_read, i8 %a_1_1_read, i8 %a_1_2_read, i8 %a_1_3_read, i8 %a_1_4_read, i8 %a_2_0_read, i8 %a_2_1_read, i8 %a_2_2_read, i8 %a_2_3_read, i8 %a_2_4_read, i8 %a_3_0_read, i8 %a_3_1_read, i8 %a_3_2_read, i8 %a_3_3_read, i8 %a_3_4_read, i8 %a_4_0_read, i8 %a_4_1_read, i8 %a_4_2_read, i8 %a_4_3_read, i8 %a_4_4_read, i5 %tmp_17)" [conv2d.cpp:14]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_19 = zext i2 %kj to i4" [conv2d.cpp:15]
ST_5 : Operation 129 [1/1] (1.52ns)   --->   "%tmp_20 = add i4 %tmp_16, %tmp_19" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%b_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_0_0)"
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%b_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_0_1)"
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%b_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_0_2)"
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%b_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_1_0)"
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%b_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_1_1)"
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%b_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_1_2)"
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%b_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_2_0)"
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%b_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_2_1)"
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%b_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_2_2)"
ST_5 : Operation 139 [1/1] (1.81ns)   --->   "%tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %b_0_0_read, i8 %b_0_1_read, i8 %b_0_2_read, i8 %b_1_0_read, i8 %b_1_1_read, i8 %b_1_2_read, i8 %b_2_0_read, i8 %b_2_1_read, i8 %b_2_2_read, i4 %tmp_20)" [conv2d.cpp:14]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [2/2] (1.75ns)   --->   "%res_load = load i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_9) nounwind" [conv2d.cpp:18]
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %5" [conv2d.cpp:14]

 <State 6> : 7.30ns
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [conv2d.cpp:15]
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_10 = sext i8 %tmp_18 to i16" [conv2d.cpp:16]
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_12 = sext i8 %tmp_21 to i16" [conv2d.cpp:16]
ST_6 : Operation 146 [1/1] (2.82ns)   --->   "%tmp_13 = mul i16 %tmp_12, %tmp_10" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [1/2] (1.75ns)   --->   "%res_load = load i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 148 [1/1] (2.73ns)   --->   "%tmp_14 = add i16 %res_load, %tmp_13" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [1/1] (1.75ns)   --->   "store i16 %tmp_14, i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "br label %7" [conv2d.cpp:15]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7   (specbitsmap      ) [ 0000000]
StgValue_8   (specbitsmap      ) [ 0000000]
StgValue_9   (specbitsmap      ) [ 0000000]
StgValue_10  (specbitsmap      ) [ 0000000]
StgValue_11  (specbitsmap      ) [ 0000000]
StgValue_12  (specbitsmap      ) [ 0000000]
StgValue_13  (specbitsmap      ) [ 0000000]
StgValue_14  (specbitsmap      ) [ 0000000]
StgValue_15  (specbitsmap      ) [ 0000000]
StgValue_16  (specbitsmap      ) [ 0000000]
StgValue_17  (specbitsmap      ) [ 0000000]
StgValue_18  (specbitsmap      ) [ 0000000]
StgValue_19  (specbitsmap      ) [ 0000000]
StgValue_20  (specbitsmap      ) [ 0000000]
StgValue_21  (specbitsmap      ) [ 0000000]
StgValue_22  (specbitsmap      ) [ 0000000]
StgValue_23  (specbitsmap      ) [ 0000000]
StgValue_24  (specbitsmap      ) [ 0000000]
StgValue_25  (specbitsmap      ) [ 0000000]
StgValue_26  (specbitsmap      ) [ 0000000]
StgValue_27  (specbitsmap      ) [ 0000000]
StgValue_28  (specbitsmap      ) [ 0000000]
StgValue_29  (specbitsmap      ) [ 0000000]
StgValue_30  (specbitsmap      ) [ 0000000]
StgValue_31  (specbitsmap      ) [ 0000000]
StgValue_32  (specbitsmap      ) [ 0000000]
StgValue_33  (specbitsmap      ) [ 0000000]
StgValue_34  (specbitsmap      ) [ 0000000]
StgValue_35  (specbitsmap      ) [ 0000000]
StgValue_36  (specbitsmap      ) [ 0000000]
StgValue_37  (specbitsmap      ) [ 0000000]
StgValue_38  (specbitsmap      ) [ 0000000]
StgValue_39  (specbitsmap      ) [ 0000000]
StgValue_40  (specbitsmap      ) [ 0000000]
StgValue_41  (specbitsmap      ) [ 0000000]
StgValue_42  (spectopmodule    ) [ 0000000]
StgValue_43  (br               ) [ 0111111]
i            (phi              ) [ 0010000]
exitcond3    (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
i_1          (add              ) [ 0111111]
StgValue_48  (br               ) [ 0000000]
StgValue_49  (specloopname     ) [ 0000000]
tmp_5        (specregionbegin  ) [ 0001111]
tmp_cast     (zext             ) [ 0000000]
tmp_3        (bitconcatenate   ) [ 0000000]
p_shl1_cast  (zext             ) [ 0000000]
tmp_11       (sub              ) [ 0001111]
tmp_1        (zext             ) [ 0001111]
StgValue_56  (br               ) [ 0011111]
StgValue_57  (ret              ) [ 0000000]
j            (phi              ) [ 0001000]
exitcond2    (icmp             ) [ 0011111]
empty_2      (speclooptripcount) [ 0000000]
j_1          (add              ) [ 0011111]
StgValue_62  (br               ) [ 0000000]
StgValue_63  (specloopname     ) [ 0000000]
tmp_8        (specregionbegin  ) [ 0000111]
tmp_3_cast   (zext             ) [ 0000000]
tmp_22       (add              ) [ 0000000]
tmp_23_cast  (sext             ) [ 0000000]
res_addr     (getelementptr    ) [ 0000111]
StgValue_69  (store            ) [ 0000000]
tmp_4        (zext             ) [ 0000111]
StgValue_71  (br               ) [ 0011111]
empty_7      (specregionend    ) [ 0000000]
StgValue_73  (br               ) [ 0111111]
ki           (phi              ) [ 0000100]
exitcond1    (icmp             ) [ 0011111]
empty_3      (speclooptripcount) [ 0000000]
ki_1         (add              ) [ 0011111]
StgValue_78  (br               ) [ 0000000]
StgValue_79  (specloopname     ) [ 0000000]
tmp_9        (specregionbegin  ) [ 0000011]
tmp_6        (zext             ) [ 0000000]
tmp_7        (add              ) [ 0000000]
tmp_11_cast  (zext             ) [ 0000011]
p_shl5       (bitconcatenate   ) [ 0000011]
tmp_15       (zext             ) [ 0000000]
p_shl        (bitconcatenate   ) [ 0000000]
tmp_16       (sub              ) [ 0000011]
StgValue_88  (br               ) [ 0011111]
empty_6      (specregionend    ) [ 0000000]
StgValue_90  (br               ) [ 0011111]
kj           (phi              ) [ 0000010]
exitcond     (icmp             ) [ 0011111]
empty_4      (speclooptripcount) [ 0000000]
kj_1         (add              ) [ 0011111]
StgValue_95  (br               ) [ 0000000]
tmp_s        (zext             ) [ 0000000]
tmp_2        (add              ) [ 0000000]
tmp_16_cast  (zext             ) [ 0000000]
tmp1         (add              ) [ 0000000]
tmp1_cast    (zext             ) [ 0000000]
tmp_17       (add              ) [ 0000000]
a_0_0_read   (read             ) [ 0000000]
a_0_1_read   (read             ) [ 0000000]
a_0_2_read   (read             ) [ 0000000]
a_0_3_read   (read             ) [ 0000000]
a_0_4_read   (read             ) [ 0000000]
a_1_0_read   (read             ) [ 0000000]
a_1_1_read   (read             ) [ 0000000]
a_1_2_read   (read             ) [ 0000000]
a_1_3_read   (read             ) [ 0000000]
a_1_4_read   (read             ) [ 0000000]
a_2_0_read   (read             ) [ 0000000]
a_2_1_read   (read             ) [ 0000000]
a_2_2_read   (read             ) [ 0000000]
a_2_3_read   (read             ) [ 0000000]
a_2_4_read   (read             ) [ 0000000]
a_3_0_read   (read             ) [ 0000000]
a_3_1_read   (read             ) [ 0000000]
a_3_2_read   (read             ) [ 0000000]
a_3_3_read   (read             ) [ 0000000]
a_3_4_read   (read             ) [ 0000000]
a_4_0_read   (read             ) [ 0000000]
a_4_1_read   (read             ) [ 0000000]
a_4_2_read   (read             ) [ 0000000]
a_4_3_read   (read             ) [ 0000000]
a_4_4_read   (read             ) [ 0000000]
tmp_18       (mux              ) [ 0000001]
tmp_19       (zext             ) [ 0000000]
tmp_20       (add              ) [ 0000000]
b_0_0_read   (read             ) [ 0000000]
b_0_1_read   (read             ) [ 0000000]
b_0_2_read   (read             ) [ 0000000]
b_1_0_read   (read             ) [ 0000000]
b_1_1_read   (read             ) [ 0000000]
b_1_2_read   (read             ) [ 0000000]
b_2_0_read   (read             ) [ 0000000]
b_2_1_read   (read             ) [ 0000000]
b_2_2_read   (read             ) [ 0000000]
tmp_21       (mux              ) [ 0000001]
empty_5      (specregionend    ) [ 0000000]
StgValue_142 (br               ) [ 0011111]
StgValue_143 (specloopname     ) [ 0000000]
tmp_10       (sext             ) [ 0000000]
tmp_12       (sext             ) [ 0000000]
tmp_13       (mul              ) [ 0000000]
res_load     (load             ) [ 0000000]
tmp_14       (add              ) [ 0000000]
StgValue_149 (store            ) [ 0000000]
StgValue_150 (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_1_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="a_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="a_2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="a_2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="a_2_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="a_2_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_3_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="a_3_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="a_3_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="a_3_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="a_3_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="a_4_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="a_4_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="a_4_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="a_4_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="a_4_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="b_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="b_0_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="b_0_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="b_1_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="b_1_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="b_1_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="b_2_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="b_2_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="b_2_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.25i8.i5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i8.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="a_0_0_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_0_read/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_0_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_1_read/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="a_0_2_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_2_read/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="a_0_3_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_3_read/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="a_0_4_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_4_read/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="a_1_0_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_0_read/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="a_1_1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_1_read/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="a_1_2_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_2_read/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="a_1_3_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_3_read/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="a_1_4_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_4_read/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="a_2_0_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_0_read/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="a_2_1_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_1_read/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="a_2_2_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_2_read/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="a_2_3_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_3_read/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="a_2_4_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_4_read/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="a_3_0_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_0_read/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="a_3_1_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_1_read/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="a_3_2_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_2_read/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="a_3_3_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_3_read/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_3_4_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_4_read/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="a_4_0_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_0_read/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_4_1_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_1_read/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="a_4_2_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_2_read/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="a_4_3_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_3_read/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="a_4_4_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_4_read/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="b_0_0_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_0_read/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="b_0_1_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_1_read/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="b_0_2_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_2_read/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="b_1_0_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_0_read/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="b_1_1_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_1_read/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="b_1_2_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_2_read/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="b_2_0_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_0_read/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="b_2_1_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_1_read/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="b_2_2_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_2_read/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="res_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/3 res_load/5 StgValue_149/6 "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="1"/>
<pin id="333" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="2" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="j_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="1"/>
<pin id="344" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="2" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="ki_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="1"/>
<pin id="355" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="ki_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="2" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/4 "/>
</bind>
</comp>

<comp id="364" class="1005" name="kj_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="1"/>
<pin id="366" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kj (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="kj_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="2" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kj/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="exitcond3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_shl1_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_11_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="exitcond2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="j_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_3_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_22_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="0" index="1" bw="2" slack="0"/>
<pin id="432" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_23_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="exitcond1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="ki_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ki_1/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_7_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="2"/>
<pin id="462" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_11_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_shl5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="3" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_15_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_shl_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="0" index="2" bw="1" slack="0"/>
<pin id="484" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_16_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="exitcond_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="kj_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kj_1/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_s_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="2"/>
<pin id="513" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_16_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="1"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp1_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_17_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="5" slack="1"/>
<pin id="531" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_18_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="0" index="2" bw="8" slack="0"/>
<pin id="537" dir="0" index="3" bw="8" slack="0"/>
<pin id="538" dir="0" index="4" bw="8" slack="0"/>
<pin id="539" dir="0" index="5" bw="8" slack="0"/>
<pin id="540" dir="0" index="6" bw="8" slack="0"/>
<pin id="541" dir="0" index="7" bw="8" slack="0"/>
<pin id="542" dir="0" index="8" bw="8" slack="0"/>
<pin id="543" dir="0" index="9" bw="8" slack="0"/>
<pin id="544" dir="0" index="10" bw="8" slack="0"/>
<pin id="545" dir="0" index="11" bw="8" slack="0"/>
<pin id="546" dir="0" index="12" bw="8" slack="0"/>
<pin id="547" dir="0" index="13" bw="8" slack="0"/>
<pin id="548" dir="0" index="14" bw="8" slack="0"/>
<pin id="549" dir="0" index="15" bw="8" slack="0"/>
<pin id="550" dir="0" index="16" bw="8" slack="0"/>
<pin id="551" dir="0" index="17" bw="8" slack="0"/>
<pin id="552" dir="0" index="18" bw="8" slack="0"/>
<pin id="553" dir="0" index="19" bw="8" slack="0"/>
<pin id="554" dir="0" index="20" bw="8" slack="0"/>
<pin id="555" dir="0" index="21" bw="8" slack="0"/>
<pin id="556" dir="0" index="22" bw="8" slack="0"/>
<pin id="557" dir="0" index="23" bw="8" slack="0"/>
<pin id="558" dir="0" index="24" bw="8" slack="0"/>
<pin id="559" dir="0" index="25" bw="8" slack="0"/>
<pin id="560" dir="0" index="26" bw="5" slack="0"/>
<pin id="561" dir="1" index="27" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_19_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="0"/>
<pin id="591" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_20_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="0" index="1" bw="2" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_21_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="0" index="3" bw="8" slack="0"/>
<pin id="603" dir="0" index="4" bw="8" slack="0"/>
<pin id="604" dir="0" index="5" bw="8" slack="0"/>
<pin id="605" dir="0" index="6" bw="8" slack="0"/>
<pin id="606" dir="0" index="7" bw="8" slack="0"/>
<pin id="607" dir="0" index="8" bw="8" slack="0"/>
<pin id="608" dir="0" index="9" bw="8" slack="0"/>
<pin id="609" dir="0" index="10" bw="4" slack="0"/>
<pin id="610" dir="1" index="11" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_10_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_12_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="628" class="1007" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="0" index="2" bw="16" slack="0"/>
<pin id="632" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13/6 tmp_14/6 "/>
</bind>
</comp>

<comp id="640" class="1005" name="i_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_11_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="2"/>
<pin id="652" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="j_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="res_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="2"/>
<pin id="665" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_4_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="2"/>
<pin id="670" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="676" class="1005" name="ki_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_11_cast_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="1"/>
<pin id="683" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_shl5_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="1"/>
<pin id="688" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_shl5 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_16_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="699" class="1005" name="kj_1_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kj_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_18_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_21_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="1"/>
<pin id="711" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="106" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="106" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="106" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="106" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="106" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="106" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="106" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="106" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="106" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="106" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="106" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="106" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="106" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="106" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="106" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="106" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="106" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="106" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="106" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="106" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="106" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="106" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="106" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="106" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="106" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="106" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="106" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="106" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="106" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="106" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="106" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="106" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="106" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="106" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="96" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="98" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="76" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="335" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="335" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="84" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="335" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="92" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="335" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="76" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="387" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="335" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="346" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="78" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="346" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="346" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="442"><net_src comp="346" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="357" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="78" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="357" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="357" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="459" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="357" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="92" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="357" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="476" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="368" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="78" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="368" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="368" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="562"><net_src comp="108" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="563"><net_src comp="114" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="564"><net_src comp="120" pin="2"/><net_sink comp="533" pin=2"/></net>

<net id="565"><net_src comp="126" pin="2"/><net_sink comp="533" pin=3"/></net>

<net id="566"><net_src comp="132" pin="2"/><net_sink comp="533" pin=4"/></net>

<net id="567"><net_src comp="138" pin="2"/><net_sink comp="533" pin=5"/></net>

<net id="568"><net_src comp="144" pin="2"/><net_sink comp="533" pin=6"/></net>

<net id="569"><net_src comp="150" pin="2"/><net_sink comp="533" pin=7"/></net>

<net id="570"><net_src comp="156" pin="2"/><net_sink comp="533" pin=8"/></net>

<net id="571"><net_src comp="162" pin="2"/><net_sink comp="533" pin=9"/></net>

<net id="572"><net_src comp="168" pin="2"/><net_sink comp="533" pin=10"/></net>

<net id="573"><net_src comp="174" pin="2"/><net_sink comp="533" pin=11"/></net>

<net id="574"><net_src comp="180" pin="2"/><net_sink comp="533" pin=12"/></net>

<net id="575"><net_src comp="186" pin="2"/><net_sink comp="533" pin=13"/></net>

<net id="576"><net_src comp="192" pin="2"/><net_sink comp="533" pin=14"/></net>

<net id="577"><net_src comp="198" pin="2"/><net_sink comp="533" pin=15"/></net>

<net id="578"><net_src comp="204" pin="2"/><net_sink comp="533" pin=16"/></net>

<net id="579"><net_src comp="210" pin="2"/><net_sink comp="533" pin=17"/></net>

<net id="580"><net_src comp="216" pin="2"/><net_sink comp="533" pin=18"/></net>

<net id="581"><net_src comp="222" pin="2"/><net_sink comp="533" pin=19"/></net>

<net id="582"><net_src comp="228" pin="2"/><net_sink comp="533" pin=20"/></net>

<net id="583"><net_src comp="234" pin="2"/><net_sink comp="533" pin=21"/></net>

<net id="584"><net_src comp="240" pin="2"/><net_sink comp="533" pin=22"/></net>

<net id="585"><net_src comp="246" pin="2"/><net_sink comp="533" pin=23"/></net>

<net id="586"><net_src comp="252" pin="2"/><net_sink comp="533" pin=24"/></net>

<net id="587"><net_src comp="258" pin="2"/><net_sink comp="533" pin=25"/></net>

<net id="588"><net_src comp="528" pin="2"/><net_sink comp="533" pin=26"/></net>

<net id="592"><net_src comp="368" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="611"><net_src comp="110" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="612"><net_src comp="264" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="613"><net_src comp="270" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="614"><net_src comp="276" pin="2"/><net_sink comp="598" pin=3"/></net>

<net id="615"><net_src comp="282" pin="2"/><net_sink comp="598" pin=4"/></net>

<net id="616"><net_src comp="288" pin="2"/><net_sink comp="598" pin=5"/></net>

<net id="617"><net_src comp="294" pin="2"/><net_sink comp="598" pin=6"/></net>

<net id="618"><net_src comp="300" pin="2"/><net_sink comp="598" pin=7"/></net>

<net id="619"><net_src comp="306" pin="2"/><net_sink comp="598" pin=8"/></net>

<net id="620"><net_src comp="312" pin="2"/><net_sink comp="598" pin=9"/></net>

<net id="621"><net_src comp="593" pin="2"/><net_sink comp="598" pin=10"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="622" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="325" pin="2"/><net_sink comp="628" pin=2"/></net>

<net id="636"><net_src comp="628" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="643"><net_src comp="381" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="648"><net_src comp="403" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="653"><net_src comp="409" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="661"><net_src comp="419" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="666"><net_src comp="318" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="671"><net_src comp="439" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="679"><net_src comp="449" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="684"><net_src comp="464" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="689"><net_src comp="468" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="694"><net_src comp="488" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="702"><net_src comp="500" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="707"><net_src comp="533" pin="27"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="712"><net_src comp="598" pin="11"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="625" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {3 6 }
 - Input state : 
	Port: conv2d : a_0_0 | {5 }
	Port: conv2d : a_0_1 | {5 }
	Port: conv2d : a_0_2 | {5 }
	Port: conv2d : a_0_3 | {5 }
	Port: conv2d : a_0_4 | {5 }
	Port: conv2d : a_1_0 | {5 }
	Port: conv2d : a_1_1 | {5 }
	Port: conv2d : a_1_2 | {5 }
	Port: conv2d : a_1_3 | {5 }
	Port: conv2d : a_1_4 | {5 }
	Port: conv2d : a_2_0 | {5 }
	Port: conv2d : a_2_1 | {5 }
	Port: conv2d : a_2_2 | {5 }
	Port: conv2d : a_2_3 | {5 }
	Port: conv2d : a_2_4 | {5 }
	Port: conv2d : a_3_0 | {5 }
	Port: conv2d : a_3_1 | {5 }
	Port: conv2d : a_3_2 | {5 }
	Port: conv2d : a_3_3 | {5 }
	Port: conv2d : a_3_4 | {5 }
	Port: conv2d : a_4_0 | {5 }
	Port: conv2d : a_4_1 | {5 }
	Port: conv2d : a_4_2 | {5 }
	Port: conv2d : a_4_3 | {5 }
	Port: conv2d : a_4_4 | {5 }
	Port: conv2d : b_0_0 | {5 }
	Port: conv2d : b_0_1 | {5 }
	Port: conv2d : b_0_2 | {5 }
	Port: conv2d : b_1_0 | {5 }
	Port: conv2d : b_1_1 | {5 }
	Port: conv2d : b_1_2 | {5 }
	Port: conv2d : b_2_0 | {5 }
	Port: conv2d : b_2_1 | {5 }
	Port: conv2d : b_2_2 | {5 }
	Port: conv2d : res | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_48 : 2
		tmp_cast : 1
		tmp_3 : 1
		p_shl1_cast : 2
		tmp_11 : 3
		tmp_1 : 1
	State 3
		exitcond2 : 1
		j_1 : 1
		StgValue_62 : 2
		tmp_3_cast : 1
		tmp_22 : 2
		tmp_23_cast : 3
		res_addr : 4
		StgValue_69 : 5
		tmp_4 : 1
	State 4
		exitcond1 : 1
		ki_1 : 1
		StgValue_78 : 2
		tmp_6 : 1
		tmp_7 : 2
		tmp_11_cast : 3
		p_shl5 : 3
		tmp_15 : 1
		p_shl : 1
		tmp_16 : 2
	State 5
		exitcond : 1
		kj_1 : 1
		StgValue_95 : 2
		tmp_s : 1
		tmp_2 : 2
		tmp_16_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		tmp_17 : 6
		tmp_18 : 7
		tmp_19 : 1
		tmp_20 : 2
		tmp_21 : 3
	State 6
		tmp_13 : 1
		tmp_14 : 2
		StgValue_149 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       i_1_fu_381       |    0    |    0    |    10   |
|          |       j_1_fu_419       |    0    |    0    |    10   |
|          |      tmp_22_fu_429     |    0    |    0    |    15   |
|          |       ki_1_fu_449      |    0    |    0    |    10   |
|    add   |      tmp_7_fu_459      |    0    |    0    |    10   |
|          |       kj_1_fu_500      |    0    |    0    |    10   |
|          |      tmp_2_fu_510      |    0    |    0    |    10   |
|          |       tmp1_fu_519      |    0    |    0    |    12   |
|          |      tmp_17_fu_528     |    0    |    0    |    15   |
|          |      tmp_20_fu_593     |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_18_fu_533     |    0    |    0    |    44   |
|          |      tmp_21_fu_598     |    0    |    0    |    44   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond3_fu_375    |    0    |    0    |    8    |
|   icmp   |    exitcond2_fu_413    |    0    |    0    |    8    |
|          |    exitcond1_fu_443    |    0    |    0    |    8    |
|          |     exitcond_fu_494    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    sub   |      tmp_11_fu_403     |    0    |    0    |    13   |
|          |      tmp_16_fu_488     |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_628       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | a_0_0_read_read_fu_114 |    0    |    0    |    0    |
|          | a_0_1_read_read_fu_120 |    0    |    0    |    0    |
|          | a_0_2_read_read_fu_126 |    0    |    0    |    0    |
|          | a_0_3_read_read_fu_132 |    0    |    0    |    0    |
|          | a_0_4_read_read_fu_138 |    0    |    0    |    0    |
|          | a_1_0_read_read_fu_144 |    0    |    0    |    0    |
|          | a_1_1_read_read_fu_150 |    0    |    0    |    0    |
|          | a_1_2_read_read_fu_156 |    0    |    0    |    0    |
|          | a_1_3_read_read_fu_162 |    0    |    0    |    0    |
|          | a_1_4_read_read_fu_168 |    0    |    0    |    0    |
|          | a_2_0_read_read_fu_174 |    0    |    0    |    0    |
|          | a_2_1_read_read_fu_180 |    0    |    0    |    0    |
|          | a_2_2_read_read_fu_186 |    0    |    0    |    0    |
|          | a_2_3_read_read_fu_192 |    0    |    0    |    0    |
|          | a_2_4_read_read_fu_198 |    0    |    0    |    0    |
|          | a_3_0_read_read_fu_204 |    0    |    0    |    0    |
|   read   | a_3_1_read_read_fu_210 |    0    |    0    |    0    |
|          | a_3_2_read_read_fu_216 |    0    |    0    |    0    |
|          | a_3_3_read_read_fu_222 |    0    |    0    |    0    |
|          | a_3_4_read_read_fu_228 |    0    |    0    |    0    |
|          | a_4_0_read_read_fu_234 |    0    |    0    |    0    |
|          | a_4_1_read_read_fu_240 |    0    |    0    |    0    |
|          | a_4_2_read_read_fu_246 |    0    |    0    |    0    |
|          | a_4_3_read_read_fu_252 |    0    |    0    |    0    |
|          | a_4_4_read_read_fu_258 |    0    |    0    |    0    |
|          | b_0_0_read_read_fu_264 |    0    |    0    |    0    |
|          | b_0_1_read_read_fu_270 |    0    |    0    |    0    |
|          | b_0_2_read_read_fu_276 |    0    |    0    |    0    |
|          | b_1_0_read_read_fu_282 |    0    |    0    |    0    |
|          | b_1_1_read_read_fu_288 |    0    |    0    |    0    |
|          | b_1_2_read_read_fu_294 |    0    |    0    |    0    |
|          | b_2_0_read_read_fu_300 |    0    |    0    |    0    |
|          | b_2_1_read_read_fu_306 |    0    |    0    |    0    |
|          | b_2_2_read_read_fu_312 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_cast_fu_387    |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_399   |    0    |    0    |    0    |
|          |      tmp_1_fu_409      |    0    |    0    |    0    |
|          |    tmp_3_cast_fu_425   |    0    |    0    |    0    |
|          |      tmp_4_fu_439      |    0    |    0    |    0    |
|   zext   |      tmp_6_fu_455      |    0    |    0    |    0    |
|          |   tmp_11_cast_fu_464   |    0    |    0    |    0    |
|          |      tmp_15_fu_476     |    0    |    0    |    0    |
|          |      tmp_s_fu_506      |    0    |    0    |    0    |
|          |   tmp_16_cast_fu_515   |    0    |    0    |    0    |
|          |    tmp1_cast_fu_524    |    0    |    0    |    0    |
|          |      tmp_19_fu_589     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_3_fu_391      |    0    |    0    |    0    |
|bitconcatenate|      p_shl5_fu_468     |    0    |    0    |    0    |
|          |      p_shl_fu_480      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_23_cast_fu_434   |    0    |    0    |    0    |
|   sext   |      tmp_10_fu_622     |    0    |    0    |    0    |
|          |      tmp_12_fu_625     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   261   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_640    |    2   |
|     i_reg_331     |    2   |
|    j_1_reg_658    |    2   |
|     j_reg_342     |    2   |
|    ki_1_reg_676   |    2   |
|     ki_reg_353    |    2   |
|    kj_1_reg_699   |    2   |
|     kj_reg_364    |    2   |
|   p_shl5_reg_686  |    5   |
|  res_addr_reg_663 |    4   |
|tmp_11_cast_reg_681|    4   |
|   tmp_11_reg_645  |    5   |
|   tmp_16_reg_691  |    4   |
|   tmp_18_reg_704  |    8   |
|   tmp_1_reg_650   |    3   |
|   tmp_21_reg_709  |    8   |
|   tmp_4_reg_668   |    3   |
+-------------------+--------+
|       Total       |   60   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_325 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_325 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  2.608  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   261  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   60   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   60   |   279  |
+-----------+--------+--------+--------+--------+
