EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# 24AA01/24LC01B
#
DEF 24AA01/24LC01B U 0 30 Y Y 1 F N
F0 "U" 150 350 60 H V C CNN
F1 "24AA01/24LC01B" 200 -450 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -400 -300 400 300 1 1 0 N
X SCL 1 -700 200 300 R 60 60 1 1 I
X VSS 2 -700 0 300 R 60 60 1 1 I
X SDA 3 -700 -200 300 R 60 60 1 1 I
X VCC 4 700 -150 300 L 60 60 1 1 I
X WP 5 700 150 300 L 60 60 1 1 B
ENDDRAW
ENDDEF
#
# AXIOM-PCIE
#
DEF AXIOM-PCIE U 0 40 Y Y 1 F N
F0 "U" -100 450 60 H V C CNN
F1 "AXIOM-PCIE" -850 450 60 H V C CNN
F2 "" -2100 100 60 H V C CNN
F3 "" -2100 100 60 H V C CNN
DRAW
T 0 -450 700 60 0 0 0 1x  Normal 0 C C
T 0 -750 1550 60 0 0 0 Key~Notch  Normal 0 C C
T 0 -150 1550 60 0 0 0 Key~Notch  Normal 0 C C
S -1100 750 200 650 0 0 0 N
S -1100 1600 200 1500 0 0 0 N
S -1100 1650 200 1450 0 0 0 N
S -1100 2800 200 500 0 1 0 N
S -500 2800 -400 500 0 1 0 N
X GND A1 400 2700 200 L 50 50 1 1 P X
X SDA B1 -1300 2700 200 R 50 50 1 1 B
X LVDS_0P A2 400 2600 200 L 50 50 1 1 B
X SCL B2 -1300 2600 200 R 50 50 1 1 B C
X LVDS_0N A3 400 2500 200 L 50 50 1 1 B
X V_I2C B3 -1300 2500 200 R 50 50 1 1 P X
X GND A4 400 2400 200 L 50 50 1 1 P X
X IO0 B4 -1300 2400 200 R 50 50 1 1 B
X LVDS_1P A5 400 2300 200 L 50 50 1 1 B
X IO1 B5 -1300 2300 200 R 50 50 1 1 B
X LVDS_1N A6 400 2200 200 L 50 50 1 1 B
X IO2 B6 -1300 2200 200 R 50 50 1 1 B
X GND A7 400 2100 200 L 50 50 1 1 P X
X IO3 B7 -1300 2100 200 R 50 50 1 1 B
X LVDS_2P A8 400 2000 200 L 50 50 1 1 B
X IO4 B8 -1300 2000 200 R 50 50 1 1 B
X LVDS_2N A9 400 1900 200 L 50 50 1 1 B
X IO5 B9 -1300 1900 200 R 50 50 1 1 B
X GND A10 400 1800 200 L 50 50 1 1 P X
X IO6 B10 -1300 1800 200 R 50 50 1 1 B
X PWRGOOD A11 400 1700 200 L 50 50 1 1 B
X IO7 B11 -1300 1700 200 R 50 50 1 1 B
X GND A12 400 1400 200 L 50 50 1 1 P X
X +5V B12 -1300 1400 200 R 50 50 1 1 W X
X LVDS_3P A13 400 1300 200 L 50 50 1 1 B C
X VCC B13 -1300 1300 200 R 50 50 1 1 W X
X LVDS_3N A14 400 1200 200 L 50 50 1 1 B C
X VCCIO B14 -1300 1200 200 R 50 50 1 1 W X
X GND A15 400 1100 200 L 50 50 1 1 P
X GND B15 -1300 1100 200 R 50 50 1 1 P X
X LVDS_4P A16 400 1000 200 L 50 50 1 1 B
X LVDS_5P B16 -1300 1000 200 R 50 50 1 1 B
X LVDS_4N A17 400 900 200 L 50 50 1 1 B
X LVDS_5N B17 -1300 900 200 R 50 50 1 1 B
X GND A18 400 800 200 L 50 50 1 1 P
X GND B18 -1300 800 200 R 50 50 1 1 P X
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 30 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20  -80 -30  80 -30 N
P 2 0 1 20  -80 30  80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# DIODE
#
DEF DIODE D 0 40 N N 1 F N
F0 "D" 0 100 40 H V C CNN
F1 "DIODE" 0 -100 40 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 D?
 S*
$ENDFPLIST
DRAW
P 2 0 1 6  50 50  50 -50 N
P 3 0 1 0  -50 50  50 0  -50 -50 F
X A 1 -200 0 150 R 40 40 1 1 P
X K 2 200 0 150 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# DISPLAY_PORT_SINK
#
DEF DISPLAY_PORT_SINK J 0 40 Y Y 1 F N
F0 "J" -600 1100 60 H V C CNN
F1 "DISPLAY_PORT_SINK" 150 -50 60 V V C CNN
F2 "" -50 0 60 H V C CNN
F3 "" -50 0 60 H V C CNN
DRAW
S -650 1050 250 -1150 0 1 0 N
S 50 450 200 -550 0 1 0 N
P 7 0 1 0  250 550  250 -650  50 -650  -50 -550  -50 450  50 550  250 550 N
X ML_LaneN3 1 -850 900 197 R 50 50 1 1 O
X GND 2 -850 800 197 R 50 50 1 1 W X
X ML_LaneP3 3 -850 700 197 R 50 50 1 1 O
X ML_LaneN2 4 -850 600 197 R 50 50 1 1 O
X GND 5 -850 500 197 R 50 50 1 1 W X
X ML_LaneP2 6 -850 400 197 R 50 50 1 1 O
X ML_LaneN1 7 -850 300 197 R 50 50 1 1 O
X GND 8 -850 200 197 R 50 50 1 1 W X
X ML_LaneP1 9 -850 100 197 R 50 50 1 1 O
X ML_LaneN0 10 -850 0 197 R 50 50 1 1 O
X DP_PWR 20 -850 -1000 197 R 50 50 1 1 P X
X GND 11 -850 -100 197 R 50 50 1 1 W X
X ML_LaneP0 12 -850 -200 197 R 50 50 1 1 O
X CONFIG1 13 -850 -300 197 R 50 50 1 1 B
X CONFIG2 14 -850 -400 197 R 50 50 1 1 P
X AUXCH_P 15 -850 -500 197 R 50 50 1 1 B
X GND 16 -850 -600 197 R 50 50 1 1 W X
X AUXCH_N 17 -850 -700 197 R 50 50 1 1 B
X HPD 18 -850 -800 197 R 50 50 1 1 I
X RETURN 19 -850 -900 197 R 50 50 1 1 P X
ENDDRAW
ENDDEF
#
# DISPLAY_PORT_SRC
#
DEF DISPLAY_PORT_SRC J 0 40 Y Y 1 F N
F0 "J" -600 1100 60 H V C CNN
F1 "DISPLAY_PORT_SRC" 150 -25 60 V V C CNN
F2 "" -50 0 60 H V C CNN
F3 "" -50 0 60 H V C CNN
DRAW
S -650 1050 250 -1150 0 1 0 N
S 50 450 200 -550 0 1 0 N
P 7 0 1 0  250 550  250 -650  50 -650  -50 -550  -50 450  50 550  250 550 N
X ML_LaneP0 1 -850 900 197 R 50 50 1 1 I
X GND 2 -850 800 197 R 50 50 1 1 W X
X ML_LaneN0 3 -850 700 197 R 50 50 1 1 I
X ML_LaneP1 4 -850 600 197 R 50 50 1 1 I
X GND 5 -850 500 197 R 50 50 1 1 W X
X ML_LaneN1 6 -850 400 197 R 50 50 1 1 I
X ML_LaneP2 7 -850 300 197 R 50 50 1 1 I
X GND 8 -850 200 197 R 50 50 1 1 W X
X ML_LaneN2 9 -850 100 197 R 50 50 1 1 I
X ML_LaneP3 10 -850 0 197 R 50 50 1 1 I
X DP_PWR 20 -850 -1000 197 R 50 50 1 1 P X
X GND 11 -850 -100 197 R 50 50 1 1 B X
X ML_LaneN3 12 -850 -200 197 R 50 50 1 1 I
X CONFIG1 13 -850 -300 197 R 50 50 1 1 B
X CONFIG2 14 -850 -400 197 R 50 50 1 1 P
X AUXCH_P 15 -850 -500 197 R 50 50 1 1 B
X GND 16 -850 -600 197 R 50 50 1 1 W X
X AUXCH_N 17 -850 -700 197 R 50 50 1 1 B
X HPD 18 -850 -800 197 R 50 50 1 1 O
X RETURN 19 -850 -900 197 R 50 50 1 1 P X
ENDDRAW
ENDDEF
#
# PWR_FLAG
#
DEF PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 95 50 H I C CNN
F1 "PWR_FLAG" 0 180 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X pwr 1 0 0 0 U 20 20 0 0 w
P 6 0 1 0  0 0  0 50  -75 100  0 150  75 100  0 50 N
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 30 V V C CNN
F3 "" 0 0 30 H V C CNN
$FPLIST
 R_*
 Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 60 60 1 1 P
X ~ 2 0 -150 50 U 60 60 1 1 P
ENDDRAW
ENDDEF
#
#End Library
