<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" OldID="bb11.store.4," ID="classesseq" BundleName="data" VarName="classes" LoopLoc="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22" LoopName="VITIS_LOOP_64_1" ParentFunc="lenet5(float*, float const (*) [32])" Length="10" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5 has been inferred" OldID="bb17.load.12," ID="scevgepseq" BundleName="data" VarName="in_data" LoopLoc="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43" LoopName="VITIS_LOOP_116_8" ParentFunc="void dlr::Convolution2d&lt;float&gt;(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned char, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char)" Length="5" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:115:39" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgepseq" BundleName="data" VarName="in_data" LoopLoc="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:115:39" LoopName="VITIS_LOOP_115_7" ParentFunc="void dlr::Convolution2d&lt;float&gt;(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned char, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="classesseq" BundleName="data" VarName="classes" ParentFunc="lenet5(float*, float const (*) [32])"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgepseq" BundleName="data" VarName="in_data" ParentFunc="void dlr::Convolution2d&lt;float&gt;(float*, float const*, float const*, float const*, unsigned short, unsigned short, unsigned char, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_64_1' has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="data" LoopLoc="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22" LoopName="VITIS_LOOP_64_1" Length="10" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_116_8' has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="data" LoopLoc="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43" LoopName="VITIS_LOOP_116_8" Length="5" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

