// Seed: 3257662734
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input type_13 id_3,
    output id_4,
    output id_5,
    input id_6,
    input id_7
);
  logic id_8;
  logic id_9;
  type_16(
      1, id_7, 1
  );
  type_0 id_10 (
      .id_0((id_5)),
      .id_1(id_8),
      .id_2(id_9)
  );
  assign id_10 = id_3;
  assign id_8 = 1 ? id_7 : 1;
  assign id_5[1] = id_1;
  assign id_10 = id_6;
  logic id_11;
  assign id_4[1'b0] = 1;
endmodule
