{
	"route__net": 284,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 81,
	"route__wirelength__iter:1": 33547,
	"route__drc_errors__iter:2": 16,
	"route__wirelength__iter:2": 33537,
	"route__drc_errors__iter:3": 4,
	"route__wirelength__iter:3": 33541,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 33545,
	"route__drc_errors": 0,
	"route__wirelength": 33545,
	"route__vias": 2036,
	"route__vias__singlecut": 2036,
	"route__vias__multicut": 0,
	"design__io": 70,
	"design__die__area": 960000,
	"design__core__area": 924667,
	"design__instance__count": 9894,
	"design__instance__area": 261438,
	"design__instance__count__stdcell": 9892,
	"design__instance__area__stdcell": 14407.6,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.282738,
	"design__instance__utilization__stdcell": 0.0212615,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 1000,
	"design__instance__count__class:tap_cell": 9275,
	"design__instance__count__class:antenna_cell": 414,
	"design__instance__count__class:clock_buffer": 5,
	"design__instance__count__class:timing_repair_buffer": 109,
	"design__instance__count__class:inverter": 26,
	"design__instance__count__class:clock_inverter": 3,
	"design__instance__count__class:sequential_cell": 25,
	"design__instance__count__class:multi_input_combinational_cell": 35,
	"flow__warnings__count": 88,
	"flow__errors__count": 0
}