

================================================================
== Vivado HLS Report for 'fft_stage85'
================================================================
* Date:           Thu Jul 13 07:17:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_279  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        |grp_sin_or_cos_double_s_fu_298  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |        ?|        ?|         ?|          -|          -|    16|    no    |
        | + dft_loop       |        ?|        ?|         2|          -|          -|     ?|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 2 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 7.58>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V = phi i14 [ 0, %ap_fixed_base.exit852 ], [ %a_V, %butterfly_loop_end ]"   --->   Operation 9 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %ap_fixed_base.exit852 ], [ %j, %butterfly_loop_end ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln891 = zext i5 %i to i32" [fft_stages.cpp:49]   --->   Operation 11 'zext' 'zext_ln891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.87ns)   --->   "%icmp_ln47 = icmp eq i5 %i, -16" [fft_stages.cpp:47]   --->   Operation 13 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.87ns)   --->   "%j = add i5 %i, 1" [fft_stages.cpp:47]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %butterfly_loop_begin" [fft_stages.cpp:47]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V, 0" [fft_stages.cpp:48]   --->   Operation 16 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.98ns)   --->   "%tmp_V_9 = sub i14 0, %tmp_V" [fft_stages.cpp:48]   --->   Operation 17 'sub' 'tmp_V_9' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln889 = zext i14 %tmp_V_9 to i22" [fft_stages.cpp:48]   --->   Operation 18 'zext' 'zext_ln889' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %zext_ln889, i32 21, i32 0) nounwind" [fft_stages.cpp:48]   --->   Operation 19 'partselect' 'p_Result_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_103 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [fft_stages.cpp:48]   --->   Operation 20 'bitconcatenate' 'p_Result_103' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_103, i1 true) nounwind" [fft_stages.cpp:48]   --->   Operation 21 'cttz' 'l' <Predicate = (!icmp_ln47)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_stages.cpp:48]   --->   Operation 22 'sub' 'sub_ln894' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_stages.cpp:48]   --->   Operation 23 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 24 'add' 'lsb_index' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_stages.cpp:48]   --->   Operation 25 'partselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp, 0" [fft_stages.cpp:48]   --->   Operation 26 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln47)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_stages.cpp:48]   --->   Operation 27 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_stages.cpp:48]   --->   Operation 28 'sub' 'sub_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_stages.cpp:48]   --->   Operation 29 'zext' 'zext_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_stages.cpp:48]   --->   Operation 30 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_96 = and i22 %zext_ln889, %lshr_ln897" [fft_stages.cpp:48]   --->   Operation 31 'and' 'p_Result_96' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_96, 0" [fft_stages.cpp:48]   --->   Operation 32 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_stages.cpp:48]   --->   Operation 33 'and' 'a' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_stages.cpp:48]   --->   Operation 34 'bitselect' 'tmp_46' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_46, true" [fft_stages.cpp:48]   --->   Operation 35 'xor' 'xor_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_stages.cpp:48]   --->   Operation 36 'add' 'add_ln899' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_97 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %zext_ln889, i22 %add_ln899)" [fft_stages.cpp:48]   --->   Operation 37 'bitselect' 'p_Result_97' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_97, %xor_ln899" [fft_stages.cpp:48]   --->   Operation 38 'and' 'and_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_stages.cpp:48]   --->   Operation 39 'or' 'or_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_stages.cpp:48]   --->   Operation 40 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln47)> <Delay = 0.33>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%m = zext i14 %tmp_V_9 to i64" [fft_stages.cpp:48]   --->   Operation 41 'zext' 'm' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln907_6 = zext i14 %tmp_V_9 to i32" [fft_stages.cpp:48]   --->   Operation 42 'zext' 'zext_ln907_6' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_stages.cpp:48]   --->   Operation 43 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 44 'add' 'add_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_6, %add_ln908" [fft_stages.cpp:48]   --->   Operation 45 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 46 'zext' 'zext_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 47 'sub' 'sub_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 48 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_stages.cpp:48]   --->   Operation 49 'shl' 'shl_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%m_27 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_stages.cpp:48]   --->   Operation 50 'select' 'm_27' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_28)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_stages.cpp:48]   --->   Operation 51 'zext' 'zext_ln911' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_28 = add i64 %zext_ln911, %m_27" [fft_stages.cpp:48]   --->   Operation 52 'add' 'm_28' <Predicate = (!icmp_ln47)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_28, i32 1, i32 63)" [fft_stages.cpp:48]   --->   Operation 53 'partselect' 'm_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_28, i32 54)" [fft_stages.cpp:48]   --->   Operation 54 'bitselect' 'tmp_47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_stages.cpp:48]   --->   Operation 55 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.98ns)   --->   "%a_V = add i14 -403, %tmp_V" [fft_stages.cpp:50]   --->   Operation 56 'add' 'a_V' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:63]   --->   Operation 57 'ret' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.52>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%m_31 = zext i63 %m_s to i64" [fft_stages.cpp:48]   --->   Operation 58 'zext' 'm_31' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_47, i11 1023, i11 1022" [fft_stages.cpp:48]   --->   Operation 59 'select' 'select_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_stages.cpp:48]   --->   Operation 60 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_stages.cpp:48]   --->   Operation 61 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 true, i11 %add_ln915)" [fft_stages.cpp:48]   --->   Operation 62 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_104 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_31, i12 %tmp_1, i32 52, i32 63)" [fft_stages.cpp:48]   --->   Operation 63 'partset' 'p_Result_104' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_104 to double" [fft_stages.cpp:48]   --->   Operation 64 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_stages.cpp:48]   --->   Operation 65 'select' 'select_ln885' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (3.50ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 66 'call' 'v_assign' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [2/2] (3.50ns)   --->   "%v_assign_6 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 67 'call' 'v_assign_6' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.87>
ST_4 : Operation 68 [1/2] (7.87ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 68 'call' 'v_assign' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 69 [1/2] (7.87ns)   --->   "%v_assign_6 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 69 'call' 'v_assign_6' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind" [fft_stages.cpp:47]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)" [fft_stages.cpp:47]   --->   Operation 71 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_stages.cpp:48]   --->   Operation 72 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_stages.cpp:48]   --->   Operation 73 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 74 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_stages.cpp:48]   --->   Operation 75 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V to i12" [fft_stages.cpp:48]   --->   Operation 76 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_stages.cpp:48]   --->   Operation 77 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_stages.cpp:48]   --->   Operation 78 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_106 = zext i53 %tmp_2 to i54" [fft_stages.cpp:48]   --->   Operation 79 'zext' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.31ns)   --->   "%man_V_26 = sub i54 0, %p_Result_106" [fft_stages.cpp:48]   --->   Operation 80 'sub' 'man_V_26' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.41ns)   --->   "%man_V_27 = select i1 %p_Result_105, i54 %man_V_26, i54 %p_Result_106" [fft_stages.cpp:48]   --->   Operation 81 'select' 'man_V_27' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556, 0" [fft_stages.cpp:48]   --->   Operation 82 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461_1" [fft_stages.cpp:48]   --->   Operation 83 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 84 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2" [fft_stages.cpp:48]   --->   Operation 85 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2" [fft_stages.cpp:48]   --->   Operation 86 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_stages.cpp:48]   --->   Operation 87 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_stages.cpp:48]   --->   Operation 88 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_16 = sext i12 %sh_amt to i22" [fft_stages.cpp:48]   --->   Operation 89 'sext' 'sext_ln581_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 90 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_27 to i22" [fft_stages.cpp:48]   --->   Operation 91 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt, 54" [fft_stages.cpp:48]   --->   Operation 92 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt, 22" [fft_stages.cpp:48]   --->   Operation 93 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586_1 = zext i32 %sext_ln581 to i54" [fft_stages.cpp:48]   --->   Operation 94 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586_1 = ashr i54 %man_V_27, %zext_ln586_1" [fft_stages.cpp:48]   --->   Operation 95 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586_1 to i22" [fft_stages.cpp:48]   --->   Operation 96 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_36)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 97 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_36)   --->   "%select_ln588 = select i1 %tmp_49, i22 -1, i22 0" [fft_stages.cpp:48]   --->   Operation 98 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583, %sext_ln581_16" [fft_stages.cpp:48]   --->   Operation 99 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_27)   --->   "%xor_ln571 = xor i1 %icmp_ln571_1, true" [fft_stages.cpp:48]   --->   Operation 100 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_27)   --->   "%and_ln582 = and i1 %icmp_ln582_1, %xor_ln571" [fft_stages.cpp:48]   --->   Operation 101 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_stages.cpp:48]   --->   Operation 102 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_stages.cpp:48]   --->   Operation 103 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581_1, %xor_ln582" [fft_stages.cpp:48]   --->   Operation 104 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585_1, true" [fft_stages.cpp:48]   --->   Operation 105 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_stages.cpp:48]   --->   Operation 106 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_16 = and i1 %and_ln581, %icmp_ln585_1" [fft_stages.cpp:48]   --->   Operation 107 'and' 'and_ln585_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581_1" [fft_stages.cpp:48]   --->   Operation 108 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_stages.cpp:48]   --->   Operation 109 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603_1, %xor_ln581" [fft_stages.cpp:48]   --->   Operation 110 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604_1, i22 %trunc_ln586" [fft_stages.cpp:48]   --->   Operation 111 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_16" [fft_stages.cpp:48]   --->   Operation 112 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_36 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_stages.cpp:48]   --->   Operation 113 'select' 'select_ln603_36' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_27)   --->   "%or_ln603_26 = or i1 %and_ln585, %and_ln582" [fft_stages.cpp:48]   --->   Operation 114 'or' 'or_ln603_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_37 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_36" [fft_stages.cpp:48]   --->   Operation 115 'select' 'select_ln603_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_27 = or i1 %or_ln603, %or_ln603_26" [fft_stages.cpp:48]   --->   Operation 116 'or' 'or_ln603_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_27, i22 %select_ln603_37, i22 0" [fft_stages.cpp:48]   --->   Operation 117 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%ireg_V_6 = bitcast double %v_assign_6 to i64" [fft_stages.cpp:49]   --->   Operation 118 'bitcast' 'ireg_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln556_6 = trunc i64 %ireg_V_6 to i63" [fft_stages.cpp:49]   --->   Operation 119 'trunc' 'trunc_ln556_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_107 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)" [fft_stages.cpp:49]   --->   Operation 120 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%exp_tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)" [fft_stages.cpp:49]   --->   Operation 121 'partselect' 'exp_tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V_6 to i12" [fft_stages.cpp:49]   --->   Operation 122 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln565_6 = trunc i64 %ireg_V_6 to i52" [fft_stages.cpp:49]   --->   Operation 123 'trunc' 'trunc_ln565_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_6)" [fft_stages.cpp:49]   --->   Operation 124 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_108 = zext i53 %tmp_3 to i54" [fft_stages.cpp:49]   --->   Operation 125 'zext' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.31ns)   --->   "%man_V_29 = sub i54 0, %p_Result_108" [fft_stages.cpp:49]   --->   Operation 126 'sub' 'man_V_29' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.41ns)   --->   "%man_V_30 = select i1 %p_Result_107, i54 %man_V_29, i54 %p_Result_108" [fft_stages.cpp:49]   --->   Operation 127 'select' 'man_V_30' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556_6, 0" [fft_stages.cpp:49]   --->   Operation 128 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.96ns)   --->   "%F2_6 = sub i12 1075, %zext_ln461" [fft_stages.cpp:49]   --->   Operation 129 'sub' 'F2_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2_6, 11" [fft_stages.cpp:49]   --->   Operation 130 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2_6" [fft_stages.cpp:49]   --->   Operation 131 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2_6" [fft_stages.cpp:49]   --->   Operation 132 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.43ns)   --->   "%sh_amt_6 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_stages.cpp:49]   --->   Operation 133 'select' 'sh_amt_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%sext_ln581_17 = sext i12 %sh_amt_6 to i32" [fft_stages.cpp:49]   --->   Operation 134 'sext' 'sext_ln581_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%sext_ln581_18 = sext i12 %sh_amt_6 to i22" [fft_stages.cpp:49]   --->   Operation 135 'sext' 'sext_ln581_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2_6, 11" [fft_stages.cpp:49]   --->   Operation 136 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln583_6 = trunc i54 %man_V_30 to i22" [fft_stages.cpp:49]   --->   Operation 137 'trunc' 'trunc_ln583_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt_6, 54" [fft_stages.cpp:49]   --->   Operation 138 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt_6, 22" [fft_stages.cpp:49]   --->   Operation 139 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%zext_ln586 = zext i32 %sext_ln581_17 to i54" [fft_stages.cpp:49]   --->   Operation 140 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%ashr_ln586 = ashr i54 %man_V_30, %zext_ln586" [fft_stages.cpp:49]   --->   Operation 141 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%trunc_ln586_6 = trunc i54 %ashr_ln586 to i22" [fft_stages.cpp:49]   --->   Operation 142 'trunc' 'trunc_ln586_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_40)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)" [fft_stages.cpp:49]   --->   Operation 143 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_40)   --->   "%select_ln588_6 = select i1 %tmp_51, i22 -1, i22 0" [fft_stages.cpp:49]   --->   Operation 144 'select' 'select_ln588_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_39)   --->   "%shl_ln604 = shl i22 %trunc_ln583_6, %sext_ln581_18" [fft_stages.cpp:49]   --->   Operation 145 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_30)   --->   "%xor_ln571_6 = xor i1 %icmp_ln571, true" [fft_stages.cpp:49]   --->   Operation 146 'xor' 'xor_ln571_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_30)   --->   "%and_ln582_6 = and i1 %icmp_ln582, %xor_ln571_6" [fft_stages.cpp:49]   --->   Operation 147 'and' 'and_ln582_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.33ns)   --->   "%or_ln582_6 = or i1 %icmp_ln571, %icmp_ln582" [fft_stages.cpp:49]   --->   Operation 148 'or' 'or_ln582_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_6)   --->   "%xor_ln582_6 = xor i1 %or_ln582_6, true" [fft_stages.cpp:49]   --->   Operation 149 'xor' 'xor_ln582_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_6 = and i1 %icmp_ln581, %xor_ln582_6" [fft_stages.cpp:49]   --->   Operation 150 'and' 'and_ln581_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_17)   --->   "%xor_ln585_6 = xor i1 %icmp_ln585, true" [fft_stages.cpp:49]   --->   Operation 151 'xor' 'xor_ln585_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_17 = and i1 %and_ln581_6, %xor_ln585_6" [fft_stages.cpp:49]   --->   Operation 152 'and' 'and_ln585_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_28)   --->   "%and_ln585_18 = and i1 %and_ln581_6, %icmp_ln585" [fft_stages.cpp:49]   --->   Operation 153 'and' 'and_ln585_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%or_ln581_6 = or i1 %or_ln582_6, %icmp_ln581" [fft_stages.cpp:49]   --->   Operation 154 'or' 'or_ln581_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_6)   --->   "%xor_ln581_6 = xor i1 %or_ln581_6, true" [fft_stages.cpp:49]   --->   Operation 155 'xor' 'xor_ln581_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_6 = and i1 %icmp_ln603, %xor_ln581_6" [fft_stages.cpp:49]   --->   Operation 156 'and' 'and_ln603_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_39 = select i1 %and_ln603_6, i22 %shl_ln604, i22 %trunc_ln586_6" [fft_stages.cpp:49]   --->   Operation 157 'select' 'select_ln603_39' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_28 = or i1 %and_ln603_6, %and_ln585_18" [fft_stages.cpp:49]   --->   Operation 158 'or' 'or_ln603_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_40 = select i1 %and_ln585_17, i22 %select_ln588_6, i22 %trunc_ln583_6" [fft_stages.cpp:49]   --->   Operation 159 'select' 'select_ln603_40' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_30)   --->   "%or_ln603_29 = or i1 %and_ln585_17, %and_ln582_6" [fft_stages.cpp:49]   --->   Operation 160 'or' 'or_ln603_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_41 = select i1 %or_ln603_28, i22 %select_ln603_39, i22 %select_ln603_40" [fft_stages.cpp:49]   --->   Operation 161 'select' 'select_ln603_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_30 = or i1 %or_ln603_28, %or_ln603_29" [fft_stages.cpp:49]   --->   Operation 162 'or' 'or_ln603_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_30, i22 %select_ln603_41, i22 0" [fft_stages.cpp:49]   --->   Operation 163 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %c_V to i33" [fft_stages.cpp:55]   --->   Operation 164 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %s_V to i33" [fft_stages.cpp:55]   --->   Operation 165 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln891, %butterfly_loop_begin ], [ %i_8, %_ZN13ap_fixed_baseILi45ELi23ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi44ELi22ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i156 ]"   --->   Operation 167 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_52 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_stages.cpp:53]   --->   Operation 168 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.95ns)   --->   "%icmp_ln53 = icmp slt i22 %tmp_52, 1" [fft_stages.cpp:53]   --->   Operation 169 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %_ZN13ap_fixed_baseILi45ELi23ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi44ELi22ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i156, label %butterfly_loop_end" [fft_stages.cpp:53]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, 16" [fft_stages.cpp:54]   --->   Operation 171 'add' 'i_lower' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %i_lower to i64" [fft_stages.cpp:55]   --->   Operation 172 'sext' 'sext_ln55' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 173 'getelementptr' 'X_R_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 174 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 174 'load' 'X_R_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 175 'getelementptr' 'X_I_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 176 'load' 'X_I_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i32 %i_0 to i64" [fft_stages.cpp:57]   --->   Operation 177 'sext' 'sext_ln57' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%X_R_V_addr_6 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:57]   --->   Operation 178 'getelementptr' 'X_R_V_addr_6' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (1.35ns)   --->   "%p_Val2_88 = load i22* %X_R_V_addr_6, align 4" [fft_stages.cpp:57]   --->   Operation 179 'load' 'p_Val2_88' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%X_I_V_addr_6 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:58]   --->   Operation 180 'getelementptr' 'X_I_V_addr_6' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (1.35ns)   --->   "%p_Val2_90 = load i22* %X_I_V_addr_6, align 4" [fft_stages.cpp:58]   --->   Operation 181 'load' 'p_Val2_90' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 182 [1/1] (1.20ns)   --->   "%i_8 = add nsw i32 %i_0, 32" [fft_stages.cpp:53]   --->   Operation 182 'add' 'i_8' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_s)" [fft_stages.cpp:62]   --->   Operation 183 'specregionend' 'empty_57' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 184 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [fft_stages.cpp:53]   --->   Operation 185 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 186 'load' 'X_R_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i22 %X_R_V_load to i33" [fft_stages.cpp:55]   --->   Operation 187 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 188 'load' 'X_I_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i22 %X_I_V_load to i33" [fft_stages.cpp:55]   --->   Operation 189 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118, %sext_ln1118_17" [fft_stages.cpp:55]   --->   Operation 190 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_16, %sext_ln1118_18" [fft_stages.cpp:55]   --->   Operation 191 'mul' 'mul_ln1193' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages.cpp:55]   --->   Operation 192 'sub' 'ret_V' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages.cpp:55]   --->   Operation 193 'partselect' 'temp_R_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (3.24ns)   --->   "%mul_ln700_6 = mul i33 %sext_ln1118_18, %sext_ln1118" [fft_stages.cpp:56]   --->   Operation 194 'mul' 'mul_ln700_6' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118_16, %sext_ln1118_17" [fft_stages.cpp:56]   --->   Operation 195 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (1.20ns)   --->   "%ret_V_18 = add i33 %mul_ln1192, %mul_ln700_6" [fft_stages.cpp:56]   --->   Operation 196 'add' 'ret_V_18' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_18, i32 11, i32 32)" [fft_stages.cpp:56]   --->   Operation 197 'partselect' 'temp_I_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/2] (1.35ns)   --->   "%p_Val2_88 = load i22* %X_R_V_addr_6, align 4" [fft_stages.cpp:57]   --->   Operation 198 'load' 'p_Val2_88' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 199 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_88, %temp_R_V" [fft_stages.cpp:57]   --->   Operation 199 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%Out_R_V_addr11 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:57]   --->   Operation 200 'getelementptr' 'Out_R_V_addr11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr11, align 4" [fft_stages.cpp:57]   --->   Operation 201 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 202 [1/2] (1.35ns)   --->   "%p_Val2_90 = load i22* %X_I_V_addr_6, align 4" [fft_stages.cpp:58]   --->   Operation 202 'load' 'p_Val2_90' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 203 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_90, %temp_I_V" [fft_stages.cpp:58]   --->   Operation 203 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:58]   --->   Operation 204 'getelementptr' 'Out_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages.cpp:58]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_88, %temp_R_V" [fft_stages.cpp:59]   --->   Operation 206 'add' 'add_ln703' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:59]   --->   Operation 207 'getelementptr' 'Out_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr, align 4" [fft_stages.cpp:59]   --->   Operation 208 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_90, %temp_I_V" [fft_stages.cpp:60]   --->   Operation 209 'add' 'add_ln703_1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%Out_I_V_addr_6 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:60]   --->   Operation 210 'getelementptr' 'Out_I_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr_6, align 4" [fft_stages.cpp:60]   --->   Operation 211 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47           (br               ) [ 01111111]
tmp_V             (phi              ) [ 00100000]
i                 (phi              ) [ 00100000]
zext_ln891        (zext             ) [ 00011111]
empty             (speclooptripcount) [ 00000000]
icmp_ln47         (icmp             ) [ 00111111]
j                 (add              ) [ 01111111]
br_ln47           (br               ) [ 00000000]
icmp_ln885        (icmp             ) [ 00010000]
tmp_V_9           (sub              ) [ 00000000]
zext_ln889        (zext             ) [ 00000000]
p_Result_s        (partselect       ) [ 00000000]
p_Result_103      (bitconcatenate   ) [ 00000000]
l                 (cttz             ) [ 00000000]
sub_ln894         (sub              ) [ 00000000]
trunc_ln894       (trunc            ) [ 00000000]
lsb_index         (add              ) [ 00000000]
tmp               (partselect       ) [ 00000000]
icmp_ln897        (icmp             ) [ 00000000]
trunc_ln897       (trunc            ) [ 00000000]
sub_ln897         (sub              ) [ 00000000]
zext_ln897        (zext             ) [ 00000000]
lshr_ln897        (lshr             ) [ 00000000]
p_Result_96       (and              ) [ 00000000]
icmp_ln897_1      (icmp             ) [ 00000000]
a                 (and              ) [ 00000000]
tmp_46            (bitselect        ) [ 00000000]
xor_ln899         (xor              ) [ 00000000]
add_ln899         (add              ) [ 00000000]
p_Result_97       (bitselect        ) [ 00000000]
and_ln899         (and              ) [ 00000000]
or_ln899          (or               ) [ 00000000]
or_ln             (bitconcatenate   ) [ 00000000]
m                 (zext             ) [ 00000000]
zext_ln907_6      (zext             ) [ 00000000]
icmp_ln908        (icmp             ) [ 00000000]
add_ln908         (add              ) [ 00000000]
lshr_ln908        (lshr             ) [ 00000000]
zext_ln908        (zext             ) [ 00000000]
sub_ln908         (sub              ) [ 00000000]
zext_ln908_1      (zext             ) [ 00000000]
shl_ln908         (shl              ) [ 00000000]
m_27              (select           ) [ 00000000]
zext_ln911        (zext             ) [ 00000000]
m_28              (add              ) [ 00000000]
m_s               (partselect       ) [ 00010000]
tmp_47            (bitselect        ) [ 00010000]
trunc_ln893       (trunc            ) [ 00010000]
a_V               (add              ) [ 01111111]
ret_ln63          (ret              ) [ 00000000]
m_31              (zext             ) [ 00000000]
select_ln915      (select           ) [ 00000000]
sub_ln915         (sub              ) [ 00000000]
add_ln915         (add              ) [ 00000000]
tmp_1             (bitconcatenate   ) [ 00000000]
p_Result_104      (partset          ) [ 00000000]
bitcast_ln729     (bitcast          ) [ 00000000]
select_ln885      (select           ) [ 00001000]
v_assign          (call             ) [ 00000100]
v_assign_6        (call             ) [ 00000100]
specloopname_ln47 (specloopname     ) [ 00000000]
tmp_s             (specregionbegin  ) [ 00000011]
ireg_V            (bitcast          ) [ 00000000]
trunc_ln556       (trunc            ) [ 00000000]
p_Result_105      (bitselect        ) [ 00000000]
exp_tmp_V         (partselect       ) [ 00000000]
zext_ln461_1      (zext             ) [ 00000000]
trunc_ln565       (trunc            ) [ 00000000]
tmp_2             (bitconcatenate   ) [ 00000000]
p_Result_106      (zext             ) [ 00000000]
man_V_26          (sub              ) [ 00000000]
man_V_27          (select           ) [ 00000000]
icmp_ln571_1      (icmp             ) [ 00000000]
F2                (sub              ) [ 00000000]
icmp_ln581_1      (icmp             ) [ 00000000]
add_ln581_1       (add              ) [ 00000000]
sub_ln581_1       (sub              ) [ 00000000]
sh_amt            (select           ) [ 00000000]
sext_ln581        (sext             ) [ 00000000]
sext_ln581_16     (sext             ) [ 00000000]
icmp_ln582_1      (icmp             ) [ 00000000]
trunc_ln583       (trunc            ) [ 00000000]
icmp_ln585_1      (icmp             ) [ 00000000]
icmp_ln603_1      (icmp             ) [ 00000000]
zext_ln586_1      (zext             ) [ 00000000]
ashr_ln586_1      (ashr             ) [ 00000000]
trunc_ln586       (trunc            ) [ 00000000]
tmp_49            (bitselect        ) [ 00000000]
select_ln588      (select           ) [ 00000000]
shl_ln604_1       (shl              ) [ 00000000]
xor_ln571         (xor              ) [ 00000000]
and_ln582         (and              ) [ 00000000]
or_ln582          (or               ) [ 00000000]
xor_ln582         (xor              ) [ 00000000]
and_ln581         (and              ) [ 00000000]
xor_ln585         (xor              ) [ 00000000]
and_ln585         (and              ) [ 00000000]
and_ln585_16      (and              ) [ 00000000]
or_ln581          (or               ) [ 00000000]
xor_ln581         (xor              ) [ 00000000]
and_ln603         (and              ) [ 00000000]
select_ln603      (select           ) [ 00000000]
or_ln603          (or               ) [ 00000000]
select_ln603_36   (select           ) [ 00000000]
or_ln603_26       (or               ) [ 00000000]
select_ln603_37   (select           ) [ 00000000]
or_ln603_27       (or               ) [ 00000000]
c_V               (select           ) [ 00000000]
ireg_V_6          (bitcast          ) [ 00000000]
trunc_ln556_6     (trunc            ) [ 00000000]
p_Result_107      (bitselect        ) [ 00000000]
exp_tmp_V_6       (partselect       ) [ 00000000]
zext_ln461        (zext             ) [ 00000000]
trunc_ln565_6     (trunc            ) [ 00000000]
tmp_3             (bitconcatenate   ) [ 00000000]
p_Result_108      (zext             ) [ 00000000]
man_V_29          (sub              ) [ 00000000]
man_V_30          (select           ) [ 00000000]
icmp_ln571        (icmp             ) [ 00000000]
F2_6              (sub              ) [ 00000000]
icmp_ln581        (icmp             ) [ 00000000]
add_ln581         (add              ) [ 00000000]
sub_ln581         (sub              ) [ 00000000]
sh_amt_6          (select           ) [ 00000000]
sext_ln581_17     (sext             ) [ 00000000]
sext_ln581_18     (sext             ) [ 00000000]
icmp_ln582        (icmp             ) [ 00000000]
trunc_ln583_6     (trunc            ) [ 00000000]
icmp_ln585        (icmp             ) [ 00000000]
icmp_ln603        (icmp             ) [ 00000000]
zext_ln586        (zext             ) [ 00000000]
ashr_ln586        (ashr             ) [ 00000000]
trunc_ln586_6     (trunc            ) [ 00000000]
tmp_51            (bitselect        ) [ 00000000]
select_ln588_6    (select           ) [ 00000000]
shl_ln604         (shl              ) [ 00000000]
xor_ln571_6       (xor              ) [ 00000000]
and_ln582_6       (and              ) [ 00000000]
or_ln582_6        (or               ) [ 00000000]
xor_ln582_6       (xor              ) [ 00000000]
and_ln581_6       (and              ) [ 00000000]
xor_ln585_6       (xor              ) [ 00000000]
and_ln585_17      (and              ) [ 00000000]
and_ln585_18      (and              ) [ 00000000]
or_ln581_6        (or               ) [ 00000000]
xor_ln581_6       (xor              ) [ 00000000]
and_ln603_6       (and              ) [ 00000000]
select_ln603_39   (select           ) [ 00000000]
or_ln603_28       (or               ) [ 00000000]
select_ln603_40   (select           ) [ 00000000]
or_ln603_29       (or               ) [ 00000000]
select_ln603_41   (select           ) [ 00000000]
or_ln603_30       (or               ) [ 00000000]
s_V               (select           ) [ 00000000]
sext_ln1118       (sext             ) [ 00000011]
sext_ln1118_16    (sext             ) [ 00000011]
br_ln53           (br               ) [ 00111111]
i_0               (phi              ) [ 00000010]
tmp_52            (partselect       ) [ 00000000]
icmp_ln53         (icmp             ) [ 00111111]
br_ln53           (br               ) [ 00000000]
i_lower           (add              ) [ 00000000]
sext_ln55         (sext             ) [ 00000001]
X_R_V_addr        (getelementptr    ) [ 00000001]
X_I_V_addr        (getelementptr    ) [ 00000001]
sext_ln57         (sext             ) [ 00000001]
X_R_V_addr_6      (getelementptr    ) [ 00000001]
X_I_V_addr_6      (getelementptr    ) [ 00000001]
i_8               (add              ) [ 00111111]
empty_57          (specregionend    ) [ 00000000]
br_ln47           (br               ) [ 01111111]
specloopname_ln53 (specloopname     ) [ 00000000]
X_R_V_load        (load             ) [ 00000000]
sext_ln1118_17    (sext             ) [ 00000000]
X_I_V_load        (load             ) [ 00000000]
sext_ln1118_18    (sext             ) [ 00000000]
mul_ln700         (mul              ) [ 00000000]
mul_ln1193        (mul              ) [ 00000000]
ret_V             (sub              ) [ 00000000]
temp_R_V          (partselect       ) [ 00000000]
mul_ln700_6       (mul              ) [ 00000000]
mul_ln1192        (mul              ) [ 00000000]
ret_V_18          (add              ) [ 00000000]
temp_I_V          (partselect       ) [ 00000000]
p_Val2_88         (load             ) [ 00000000]
sub_ln703         (sub              ) [ 00000000]
Out_R_V_addr11    (getelementptr    ) [ 00000000]
store_ln57        (store            ) [ 00000000]
p_Val2_90         (load             ) [ 00000000]
sub_ln703_1       (sub              ) [ 00000000]
Out_I_V_addr      (getelementptr    ) [ 00000000]
store_ln58        (store            ) [ 00000000]
add_ln703         (add              ) [ 00000000]
Out_R_V_addr      (getelementptr    ) [ 00000000]
store_ln59        (store            ) [ 00000000]
add_ln703_1       (add              ) [ 00000000]
Out_I_V_addr_6    (getelementptr    ) [ 00000000]
store_ln60        (store            ) [ 00000000]
br_ln53           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="X_R_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="22" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="0"/>
<pin id="157" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="22" slack="0"/>
<pin id="184" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/6 p_Val2_88/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="X_I_V_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="22" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="0"/>
<pin id="193" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="194" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="22" slack="0"/>
<pin id="196" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/6 p_Val2_90/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="X_R_V_addr_6_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="22" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_6/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="X_I_V_addr_6_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_6/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="Out_R_V_addr11_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="22" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="1"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr11/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="22" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="10" slack="0"/>
<pin id="232" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="234" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/7 store_ln59/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="Out_I_V_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="22" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="22" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="10" slack="0"/>
<pin id="244" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="246" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 store_ln60/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="Out_R_V_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="22" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="1"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="Out_I_V_addr_6_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr_6/7 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_V_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="14" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="4"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_sin_or_cos_double_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="0" index="3" bw="256" slack="0"/>
<pin id="284" dir="0" index="4" bw="59" slack="0"/>
<pin id="285" dir="0" index="5" bw="52" slack="0"/>
<pin id="286" dir="0" index="6" bw="44" slack="0"/>
<pin id="287" dir="0" index="7" bw="33" slack="0"/>
<pin id="288" dir="0" index="8" bw="25" slack="0"/>
<pin id="289" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_sin_or_cos_double_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="0" index="3" bw="256" slack="0"/>
<pin id="303" dir="0" index="4" bw="59" slack="0"/>
<pin id="304" dir="0" index="5" bw="52" slack="0"/>
<pin id="305" dir="0" index="6" bw="44" slack="0"/>
<pin id="306" dir="0" index="7" bw="33" slack="0"/>
<pin id="307" dir="0" index="8" bw="25" slack="0"/>
<pin id="308" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_6/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln891_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln891/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln47_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln885_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_V_9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="0"/>
<pin id="342" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_9/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln889_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln889/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Result_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="22" slack="0"/>
<pin id="351" dir="0" index="1" bw="14" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="0" index="3" bw="1" slack="0"/>
<pin id="354" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Result_103_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="22" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_103/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="l_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln894_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln894_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lsb_index_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln897_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln897_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sub_ln897_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln897_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="lshr_ln897_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_96_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="0" index="1" bw="22" slack="0"/>
<pin id="430" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_96/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln897_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="14" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="a_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_46_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="xor_ln899_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln899_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="0" index="1" bw="22" slack="0"/>
<pin id="462" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_Result_97_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="14" slack="0"/>
<pin id="468" dir="0" index="2" bw="22" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_97/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="and_ln899_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln899_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="m_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="14" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln907_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_6/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln908_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln908_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="lshr_ln908_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln908_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln908_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln908_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="shl_ln908_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="14" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="m_27_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="64" slack="0"/>
<pin id="543" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_27/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln911_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="m_28_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_28/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="m_s_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="63" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="0" index="3" bw="7" slack="0"/>
<pin id="562" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_47_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="0" index="2" bw="7" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln893_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="a_V_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="0"/>
<pin id="581" dir="0" index="1" bw="14" slack="0"/>
<pin id="582" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="m_31_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="63" slack="1"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_31/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln915_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="11" slack="0"/>
<pin id="591" dir="0" index="2" bw="11" slack="0"/>
<pin id="592" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sub_ln915_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="11" slack="1"/>
<pin id="598" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln915_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="0"/>
<pin id="603" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="12" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="11" slack="0"/>
<pin id="610" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Result_104_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="63" slack="0"/>
<pin id="617" dir="0" index="2" bw="12" slack="0"/>
<pin id="618" dir="0" index="3" bw="7" slack="0"/>
<pin id="619" dir="0" index="4" bw="7" slack="0"/>
<pin id="620" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_104/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="bitcast_ln729_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln885_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="0" index="2" bw="64" slack="0"/>
<pin id="634" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="ireg_V_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln556_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_Result_105_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="0" index="2" bw="7" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_105/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="exp_tmp_V_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="0" index="3" bw="7" slack="0"/>
<pin id="659" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln461_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln565_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="53" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="0" index="2" bw="52" slack="0"/>
<pin id="676" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_Result_106_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="53" slack="0"/>
<pin id="682" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_106/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="man_V_26_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="53" slack="0"/>
<pin id="687" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_26/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="man_V_27_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="54" slack="0"/>
<pin id="693" dir="0" index="2" bw="53" slack="0"/>
<pin id="694" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_27/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln571_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="63" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="F2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="0"/>
<pin id="706" dir="0" index="1" bw="11" slack="0"/>
<pin id="707" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="icmp_ln581_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="0"/>
<pin id="712" dir="0" index="1" bw="5" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln581_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="0"/>
<pin id="719" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln581_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="0" index="1" bw="12" slack="0"/>
<pin id="725" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sh_amt_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="12" slack="0"/>
<pin id="731" dir="0" index="2" bw="12" slack="0"/>
<pin id="732" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln581_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sext_ln581_16_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_16/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln582_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="0" index="1" bw="5" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="trunc_ln583_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="54" slack="0"/>
<pin id="752" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln585_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="0" index="1" bw="7" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln603_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="12" slack="0"/>
<pin id="762" dir="0" index="1" bw="6" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln586_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="12" slack="0"/>
<pin id="768" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="ashr_ln586_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="54" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln586_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="54" slack="0"/>
<pin id="778" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_49_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="64" slack="0"/>
<pin id="783" dir="0" index="2" bw="7" slack="0"/>
<pin id="784" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="select_ln588_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="shl_ln604_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="22" slack="0"/>
<pin id="798" dir="0" index="1" bw="12" slack="0"/>
<pin id="799" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="xor_ln571_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="and_ln582_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln582_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln582_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="and_ln581_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="xor_ln585_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="and_ln585_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="and_ln585_16_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_16/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln581_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="xor_ln581_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="and_ln603_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln603_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="22" slack="0"/>
<pin id="871" dir="0" index="2" bw="22" slack="0"/>
<pin id="872" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="or_ln603_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="select_ln603_36_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="22" slack="0"/>
<pin id="885" dir="0" index="2" bw="22" slack="0"/>
<pin id="886" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_36/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="or_ln603_26_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_26/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln603_37_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="22" slack="0"/>
<pin id="899" dir="0" index="2" bw="22" slack="0"/>
<pin id="900" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_37/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="or_ln603_27_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_27/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="c_V_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="22" slack="0"/>
<pin id="913" dir="0" index="2" bw="1" slack="0"/>
<pin id="914" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="ireg_V_6_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="64" slack="1"/>
<pin id="920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_6/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln556_6_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="64" slack="0"/>
<pin id="923" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_6/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_Result_107_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="64" slack="0"/>
<pin id="928" dir="0" index="2" bw="7" slack="0"/>
<pin id="929" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_107/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="exp_tmp_V_6_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="11" slack="0"/>
<pin id="935" dir="0" index="1" bw="64" slack="0"/>
<pin id="936" dir="0" index="2" bw="7" slack="0"/>
<pin id="937" dir="0" index="3" bw="7" slack="0"/>
<pin id="938" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_6/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln461_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="11" slack="0"/>
<pin id="945" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="trunc_ln565_6_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="0"/>
<pin id="949" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_6/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="53" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="0" index="2" bw="52" slack="0"/>
<pin id="955" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="959" class="1004" name="p_Result_108_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="53" slack="0"/>
<pin id="961" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_108/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="man_V_29_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="53" slack="0"/>
<pin id="966" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_29/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="man_V_30_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="54" slack="0"/>
<pin id="972" dir="0" index="2" bw="53" slack="0"/>
<pin id="973" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_30/5 "/>
</bind>
</comp>

<comp id="977" class="1004" name="icmp_ln571_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="63" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="983" class="1004" name="F2_6_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="12" slack="0"/>
<pin id="985" dir="0" index="1" bw="11" slack="0"/>
<pin id="986" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_6/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="icmp_ln581_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="12" slack="0"/>
<pin id="991" dir="0" index="1" bw="5" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln581_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="0"/>
<pin id="997" dir="0" index="1" bw="12" slack="0"/>
<pin id="998" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sub_ln581_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="0"/>
<pin id="1003" dir="0" index="1" bw="12" slack="0"/>
<pin id="1004" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sh_amt_6_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="12" slack="0"/>
<pin id="1010" dir="0" index="2" bw="12" slack="0"/>
<pin id="1011" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_6/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln581_17_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="0"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_17/5 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln581_18_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="0"/>
<pin id="1021" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_18/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="icmp_ln582_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="12" slack="0"/>
<pin id="1025" dir="0" index="1" bw="5" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="trunc_ln583_6_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="54" slack="0"/>
<pin id="1031" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_6/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="icmp_ln585_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="12" slack="0"/>
<pin id="1035" dir="0" index="1" bw="7" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="icmp_ln603_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="12" slack="0"/>
<pin id="1041" dir="0" index="1" bw="6" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln586_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="12" slack="0"/>
<pin id="1047" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="ashr_ln586_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="54" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="trunc_ln586_6_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="54" slack="0"/>
<pin id="1057" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_6/5 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_51_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="64" slack="0"/>
<pin id="1062" dir="0" index="2" bw="7" slack="0"/>
<pin id="1063" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="select_ln588_6_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="0" index="2" bw="1" slack="0"/>
<pin id="1071" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_6/5 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="shl_ln604_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="22" slack="0"/>
<pin id="1077" dir="0" index="1" bw="12" slack="0"/>
<pin id="1078" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="xor_ln571_6_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_6/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="and_ln582_6_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_6/5 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="or_ln582_6_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_6/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="xor_ln582_6_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_6/5 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="and_ln581_6_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="1" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_6/5 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="xor_ln585_6_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_6/5 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="and_ln585_17_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_17/5 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="and_ln585_18_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_18/5 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="or_ln581_6_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_6/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="xor_ln581_6_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_6/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="and_ln603_6_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_6/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="select_ln603_39_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="22" slack="0"/>
<pin id="1150" dir="0" index="2" bw="22" slack="0"/>
<pin id="1151" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_39/5 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="or_ln603_28_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_28/5 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="select_ln603_40_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="22" slack="0"/>
<pin id="1164" dir="0" index="2" bw="22" slack="0"/>
<pin id="1165" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_40/5 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="or_ln603_29_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_29/5 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="select_ln603_41_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="22" slack="0"/>
<pin id="1178" dir="0" index="2" bw="22" slack="0"/>
<pin id="1179" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_41/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="or_ln603_30_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_30/5 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="s_V_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="22" slack="0"/>
<pin id="1192" dir="0" index="2" bw="1" slack="0"/>
<pin id="1193" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/5 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="sext_ln1118_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="22" slack="0"/>
<pin id="1199" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sext_ln1118_16_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="22" slack="0"/>
<pin id="1203" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/5 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_52_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="22" slack="0"/>
<pin id="1207" dir="0" index="1" bw="32" slack="0"/>
<pin id="1208" dir="0" index="2" bw="5" slack="0"/>
<pin id="1209" dir="0" index="3" bw="6" slack="0"/>
<pin id="1210" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="icmp_ln53_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="22" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="i_lower_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="0"/>
<pin id="1223" dir="0" index="1" bw="6" slack="0"/>
<pin id="1224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="sext_ln55_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="0"/>
<pin id="1229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/6 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="sext_ln57_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/6 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="i_8_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="0"/>
<pin id="1241" dir="0" index="1" bw="7" slack="0"/>
<pin id="1242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/6 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sext_ln1118_17_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="22" slack="0"/>
<pin id="1247" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/7 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="sext_ln1118_18_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="22" slack="0"/>
<pin id="1251" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/7 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="mul_ln700_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="22" slack="2"/>
<pin id="1255" dir="0" index="1" bw="22" slack="0"/>
<pin id="1256" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="mul_ln1193_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="22" slack="2"/>
<pin id="1260" dir="0" index="1" bw="22" slack="0"/>
<pin id="1261" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/7 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="ret_V_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="33" slack="0"/>
<pin id="1265" dir="0" index="1" bw="33" slack="0"/>
<pin id="1266" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="temp_R_V_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="22" slack="0"/>
<pin id="1271" dir="0" index="1" bw="33" slack="0"/>
<pin id="1272" dir="0" index="2" bw="5" slack="0"/>
<pin id="1273" dir="0" index="3" bw="7" slack="0"/>
<pin id="1274" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/7 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="mul_ln700_6_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="22" slack="0"/>
<pin id="1281" dir="0" index="1" bw="22" slack="2"/>
<pin id="1282" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_6/7 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="mul_ln1192_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="22" slack="2"/>
<pin id="1286" dir="0" index="1" bw="22" slack="0"/>
<pin id="1287" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="ret_V_18_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="33" slack="0"/>
<pin id="1291" dir="0" index="1" bw="33" slack="0"/>
<pin id="1292" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/7 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="temp_I_V_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="22" slack="0"/>
<pin id="1297" dir="0" index="1" bw="33" slack="0"/>
<pin id="1298" dir="0" index="2" bw="5" slack="0"/>
<pin id="1299" dir="0" index="3" bw="7" slack="0"/>
<pin id="1300" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/7 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="sub_ln703_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="22" slack="0"/>
<pin id="1307" dir="0" index="1" bw="22" slack="0"/>
<pin id="1308" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/7 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="sub_ln703_1_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="22" slack="0"/>
<pin id="1314" dir="0" index="1" bw="22" slack="0"/>
<pin id="1315" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="add_ln703_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="22" slack="0"/>
<pin id="1321" dir="0" index="1" bw="22" slack="0"/>
<pin id="1322" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln703_1_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="22" slack="0"/>
<pin id="1328" dir="0" index="1" bw="22" slack="0"/>
<pin id="1329" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="zext_ln891_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="4"/>
<pin id="1335" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln891 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="j_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="5" slack="0"/>
<pin id="1343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1346" class="1005" name="icmp_ln885_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="m_s_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="63" slack="1"/>
<pin id="1353" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_47_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln893_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="1"/>
<pin id="1363" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="a_V_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="14" slack="0"/>
<pin id="1368" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1371" class="1005" name="select_ln885_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="64" slack="1"/>
<pin id="1373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="v_assign_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="64" slack="1"/>
<pin id="1379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1382" class="1005" name="v_assign_6_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="64" slack="1"/>
<pin id="1384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_6 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="sext_ln1118_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="33" slack="2"/>
<pin id="1389" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="sext_ln1118_16_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="33" slack="2"/>
<pin id="1395" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_16 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="sext_ln55_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="64" slack="1"/>
<pin id="1404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="X_R_V_addr_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="10" slack="1"/>
<pin id="1410" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="1413" class="1005" name="X_I_V_addr_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="10" slack="1"/>
<pin id="1415" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

<comp id="1418" class="1005" name="sext_ln57_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="64" slack="1"/>
<pin id="1420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="X_R_V_addr_6_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="10" slack="1"/>
<pin id="1426" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_6 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="X_I_V_addr_6_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="10" slack="1"/>
<pin id="1431" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_6 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="i_8_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="0"/>
<pin id="1436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="136" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="136" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="136" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="136" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="136" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="136" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="136" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="136" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="290"><net_src comp="98" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="8" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="279" pin=5"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="279" pin=6"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="279" pin=7"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="279" pin=8"/></net>

<net id="309"><net_src comp="98" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="310"><net_src comp="100" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="8" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="298" pin=4"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="298" pin=5"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="298" pin=6"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="298" pin=7"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="298" pin=8"/></net>

<net id="320"><net_src comp="263" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="263" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="263" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="252" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="20" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="252" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="349" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="367" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="375" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="405"><net_src comp="391" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="375" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="345" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="401" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="64" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="385" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="44" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="66" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="381" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="68" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="345" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="453" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="439" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="70" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="339" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="339" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="385" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="36" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="375" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="497" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="74" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="375" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="493" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="501" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="519" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="485" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="539" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="52" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="78" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="551" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="74" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="367" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="82" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="252" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="593"><net_src comp="84" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="86" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="588" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="90" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="44" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="600" pin="2"/><net_sink comp="606" pin=2"/></net>

<net id="621"><net_src comp="92" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="585" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="606" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="624"><net_src comp="94" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="625"><net_src comp="78" pin="0"/><net_sink comp="614" pin=4"/></net>

<net id="629"><net_src comp="614" pin="5"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="96" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="626" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="637"><net_src comp="630" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="638"><net_src comp="630" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="80" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="639" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="78" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="660"><net_src comp="108" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="639" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="94" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="667"><net_src comp="654" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="639" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="112" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="668" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="114" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="646" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="680" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="642" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="116" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="118" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="664" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="120" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="122" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="704" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="120" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="704" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="710" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="716" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="728" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="704" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="120" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="690" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="728" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="124" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="728" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="126" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="736" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="690" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="80" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="639" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="78" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="780" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="60" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="62" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="750" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="740" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="698" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="44" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="744" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="698" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="744" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="44" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="710" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="754" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="44" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="826" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="832" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="826" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="754" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="814" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="710" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="44" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="760" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="862" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="796" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="776" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="862" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="844" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="838" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="788" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="750" pin="1"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="838" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="808" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="876" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="868" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="882" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="908"><net_src comp="876" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="890" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="896" pin="3"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="62" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="80" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="918" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="78" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="939"><net_src comp="108" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="918" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="94" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="110" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="946"><net_src comp="933" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="918" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="956"><net_src comp="112" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="44" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="947" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="962"><net_src comp="951" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="114" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="959" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="925" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="963" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="959" pin="1"/><net_sink comp="969" pin=2"/></net>

<net id="981"><net_src comp="921" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="116" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="118" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="943" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="120" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="122" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="983" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="120" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="983" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1012"><net_src comp="989" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="995" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1014"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=2"/></net>

<net id="1018"><net_src comp="1007" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="1007" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="983" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="120" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="969" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="1007" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="124" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1007" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="126" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1015" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="969" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1058"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1064"><net_src comp="80" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="918" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="78" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1072"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="60" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="62" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1079"><net_src comp="1029" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1019" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="977" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="44" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1091"><net_src comp="1023" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="977" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1023" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="44" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="989" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1033" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="44" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="1105" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1111" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1105" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1033" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1093" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="989" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="44" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="1039" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1152"><net_src comp="1141" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1075" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="1055" pin="1"/><net_sink comp="1147" pin=2"/></net>

<net id="1159"><net_src comp="1141" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1123" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1166"><net_src comp="1117" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="1067" pin="3"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="1029" pin="1"/><net_sink comp="1161" pin=2"/></net>

<net id="1173"><net_src comp="1117" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1087" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1180"><net_src comp="1155" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="1147" pin="3"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="1161" pin="3"/><net_sink comp="1175" pin=2"/></net>

<net id="1187"><net_src comp="1155" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1169" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1194"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="1175" pin="3"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="62" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1200"><net_src comp="910" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="1189" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1211"><net_src comp="128" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="273" pin="4"/><net_sink comp="1205" pin=1"/></net>

<net id="1213"><net_src comp="130" pin="0"/><net_sink comp="1205" pin=2"/></net>

<net id="1214"><net_src comp="54" pin="0"/><net_sink comp="1205" pin=3"/></net>

<net id="1219"><net_src comp="1205" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="132" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="273" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="134" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="1221" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1236"><net_src comp="273" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1243"><net_src comp="273" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="138" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1248"><net_src comp="155" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="168" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1257"><net_src comp="1245" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1262"><net_src comp="1249" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1267"><net_src comp="1253" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="1258" pin="2"/><net_sink comp="1263" pin=1"/></net>

<net id="1275"><net_src comp="144" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1277"><net_src comp="146" pin="0"/><net_sink comp="1269" pin=2"/></net>

<net id="1278"><net_src comp="138" pin="0"/><net_sink comp="1269" pin=3"/></net>

<net id="1283"><net_src comp="1249" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1288"><net_src comp="1245" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1293"><net_src comp="1284" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="1279" pin="2"/><net_sink comp="1289" pin=1"/></net>

<net id="1301"><net_src comp="144" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="1289" pin="2"/><net_sink comp="1295" pin=1"/></net>

<net id="1303"><net_src comp="146" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1304"><net_src comp="138" pin="0"/><net_sink comp="1295" pin=3"/></net>

<net id="1309"><net_src comp="155" pin="7"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="1269" pin="4"/><net_sink comp="1305" pin=1"/></net>

<net id="1311"><net_src comp="1305" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="1316"><net_src comp="168" pin="7"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1295" pin="4"/><net_sink comp="1312" pin=1"/></net>

<net id="1318"><net_src comp="1312" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="1323"><net_src comp="155" pin="7"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="1269" pin="4"/><net_sink comp="1319" pin=1"/></net>

<net id="1325"><net_src comp="1319" pin="2"/><net_sink comp="205" pin=4"/></net>

<net id="1330"><net_src comp="168" pin="7"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1295" pin="4"/><net_sink comp="1326" pin=1"/></net>

<net id="1332"><net_src comp="1326" pin="2"/><net_sink comp="218" pin=4"/></net>

<net id="1336"><net_src comp="317" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1344"><net_src comp="327" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1349"><net_src comp="333" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1354"><net_src comp="557" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1359"><net_src comp="567" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1364"><net_src comp="575" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1369"><net_src comp="579" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1374"><net_src comp="630" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1380"><net_src comp="279" pin="9"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1385"><net_src comp="298" pin="9"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1390"><net_src comp="1197" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1396"><net_src comp="1201" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1405"><net_src comp="1227" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1411"><net_src comp="148" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1416"><net_src comp="161" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="1421"><net_src comp="1233" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1427"><net_src comp="174" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1432"><net_src comp="186" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="1437"><net_src comp="1239" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="273" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_V | {7 }
	Port: Out_I_V | {7 }
 - Input state : 
	Port: fft_stage85 : X_R_V | {6 7 }
	Port: fft_stage85 : X_I_V | {6 7 }
	Port: fft_stage85 : ref_4oPi_table_256_V | {3 4 }
	Port: fft_stage85 : fourth_order_double_4 | {3 4 }
	Port: fft_stage85 : fourth_order_double_5 | {3 4 }
	Port: fft_stage85 : fourth_order_double_6 | {3 4 }
	Port: fft_stage85 : fourth_order_double_7 | {3 4 }
	Port: fft_stage85 : fourth_order_double_s | {3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln891 : 1
		icmp_ln47 : 1
		j : 1
		br_ln47 : 2
		icmp_ln885 : 1
		tmp_V_9 : 1
		zext_ln889 : 2
		p_Result_s : 3
		p_Result_103 : 4
		l : 5
		sub_ln894 : 6
		trunc_ln894 : 7
		lsb_index : 7
		tmp : 8
		icmp_ln897 : 9
		trunc_ln897 : 7
		sub_ln897 : 8
		zext_ln897 : 9
		lshr_ln897 : 10
		p_Result_96 : 11
		icmp_ln897_1 : 11
		a : 12
		tmp_46 : 8
		xor_ln899 : 9
		add_ln899 : 8
		p_Result_97 : 9
		and_ln899 : 9
		or_ln899 : 12
		or_ln : 12
		m : 2
		zext_ln907_6 : 2
		icmp_ln908 : 8
		add_ln908 : 7
		lshr_ln908 : 8
		zext_ln908 : 9
		sub_ln908 : 7
		zext_ln908_1 : 8
		shl_ln908 : 9
		m_27 : 10
		zext_ln911 : 13
		m_28 : 14
		m_s : 15
		tmp_47 : 15
		trunc_ln893 : 6
		a_V : 1
	State 3
		add_ln915 : 1
		tmp_1 : 2
		p_Result_104 : 3
		bitcast_ln729 : 4
		select_ln885 : 5
		v_assign : 6
		v_assign_6 : 6
	State 4
	State 5
		trunc_ln556 : 1
		p_Result_105 : 1
		exp_tmp_V : 1
		zext_ln461_1 : 2
		trunc_ln565 : 1
		tmp_2 : 2
		p_Result_106 : 3
		man_V_26 : 4
		man_V_27 : 5
		icmp_ln571_1 : 2
		F2 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt : 5
		sext_ln581 : 6
		sext_ln581_16 : 6
		icmp_ln582_1 : 4
		trunc_ln583 : 6
		icmp_ln585_1 : 6
		icmp_ln603_1 : 6
		zext_ln586_1 : 7
		ashr_ln586_1 : 8
		trunc_ln586 : 9
		tmp_49 : 1
		select_ln588 : 2
		shl_ln604_1 : 7
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_16 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_36 : 5
		or_ln603_26 : 5
		select_ln603_37 : 11
		or_ln603_27 : 5
		c_V : 12
		trunc_ln556_6 : 1
		p_Result_107 : 1
		exp_tmp_V_6 : 1
		zext_ln461 : 2
		trunc_ln565_6 : 1
		tmp_3 : 2
		p_Result_108 : 3
		man_V_29 : 4
		man_V_30 : 5
		icmp_ln571 : 2
		F2_6 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt_6 : 5
		sext_ln581_17 : 6
		sext_ln581_18 : 6
		icmp_ln582 : 4
		trunc_ln583_6 : 6
		icmp_ln585 : 6
		icmp_ln603 : 6
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586_6 : 9
		tmp_51 : 1
		select_ln588_6 : 2
		shl_ln604 : 7
		xor_ln571_6 : 3
		and_ln582_6 : 5
		or_ln582_6 : 5
		xor_ln582_6 : 5
		and_ln581_6 : 5
		xor_ln585_6 : 7
		and_ln585_17 : 5
		and_ln585_18 : 5
		or_ln581_6 : 5
		xor_ln581_6 : 5
		and_ln603_6 : 5
		select_ln603_39 : 10
		or_ln603_28 : 5
		select_ln603_40 : 5
		or_ln603_29 : 5
		select_ln603_41 : 11
		or_ln603_30 : 5
		s_V : 12
		sext_ln1118 : 13
		sext_ln1118_16 : 13
	State 6
		tmp_52 : 1
		icmp_ln53 : 2
		br_ln53 : 3
		i_lower : 1
		sext_ln55 : 2
		X_R_V_addr : 3
		X_R_V_load : 4
		X_I_V_addr : 3
		X_I_V_load : 4
		sext_ln57 : 1
		X_R_V_addr_6 : 2
		p_Val2_88 : 3
		X_I_V_addr_6 : 2
		p_Val2_90 : 3
		i_8 : 1
	State 7
		sext_ln1118_17 : 1
		sext_ln1118_18 : 1
		mul_ln700 : 2
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_6 : 2
		mul_ln1192 : 2
		ret_V_18 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln57 : 6
		sub_ln703_1 : 5
		store_ln58 : 6
		add_ln703 : 5
		store_ln59 : 6
		add_ln703_1 : 5
		store_ln60 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_279 |    0    |    26   | 12.6143 |   2432  |   4556  |    0    |
|          | grp_sin_or_cos_double_s_fu_298 |    0    |    26   | 12.6143 |   2432  |   4556  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |            j_fu_327            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        lsb_index_fu_385        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln899_fu_459        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln908_fu_507        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           m_28_fu_551          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |           a_V_fu_579           |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |        add_ln915_fu_600        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       add_ln581_1_fu_716       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        add_ln581_fu_995        |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         i_lower_fu_1221        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           i_8_fu_1239          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        ret_V_18_fu_1289        |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        add_ln703_fu_1319       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       add_ln703_1_fu_1326      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |           m_27_fu_539          |    0    |    0    |    0    |    0    |    56   |    0    |
|          |       select_ln915_fu_588      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       select_ln885_fu_630      |    0    |    0    |    0    |    0    |    56   |    0    |
|          |         man_V_27_fu_690        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |          sh_amt_fu_728         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       select_ln588_fu_788      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       select_ln603_fu_868      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_36_fu_882     |    0    |    0    |    0    |    0    |    22   |    0    |
|  select  |     select_ln603_37_fu_896     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           c_V_fu_910           |    0    |    0    |    0    |    0    |    22   |    0    |
|          |         man_V_30_fu_969        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |        sh_amt_6_fu_1007        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     select_ln588_6_fu_1067     |    0    |    0    |    0    |    0    |    2    |    0    |
|          |     select_ln603_39_fu_1147    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_40_fu_1161    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_41_fu_1175    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           s_V_fu_1189          |    0    |    0    |    0    |    0    |    22   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         tmp_V_9_fu_339         |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        sub_ln894_fu_375        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln897_fu_411        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln908_fu_523        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln915_fu_595        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         man_V_26_fu_684        |    0    |    0    |    0    |    0    |    60   |    0    |
|    sub   |            F2_fu_704           |    0    |    0    |    0    |    0    |    19   |    0    |
|          |       sub_ln581_1_fu_722       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         man_V_29_fu_963        |    0    |    0    |    0    |    0    |    60   |    0    |
|          |           F2_6_fu_983          |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        sub_ln581_fu_1001       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |          ret_V_fu_1263         |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        sub_ln703_fu_1305       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       sub_ln703_1_fu_1312      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |       ashr_ln586_1_fu_770      |    0    |    0    |    0    |    0    |   167   |    0    |
|          |       ashr_ln586_fu_1049       |    0    |    0    |    0    |    0    |   167   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln47_fu_321        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln885_fu_333       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln897_fu_401       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln897_1_fu_433      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln908_fu_501       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln571_1_fu_698      |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln581_1_fu_710      |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |       icmp_ln582_1_fu_744      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_1_fu_754      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_1_fu_760      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln571_fu_977       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        icmp_ln581_fu_989       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln582_fu_1023       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_fu_1033       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_fu_1039       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln53_fu_1215       |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln908_fu_533        |    0    |    0    |    0    |    0    |   101   |    0    |
|    shl   |       shl_ln604_1_fu_796       |    0    |    0    |    0    |    0    |    61   |    0    |
|          |        shl_ln604_fu_1075       |    0    |    0    |    0    |    0    |    61   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_421       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        lshr_ln908_fu_513       |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        mul_ln700_fu_1253       |    0    |    2    |    0    |    0    |    23   |    0    |
|    mul   |       mul_ln1193_fu_1258       |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln700_6_fu_1279      |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln1192_fu_1284       |    0    |    2    |    0    |    0    |    23   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |            l_fu_367            |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_96_fu_427       |    0    |    0    |    0    |    0    |    22   |    0    |
|          |            a_fu_439            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln899_fu_473        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln582_fu_808        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln581_fu_826        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln585_fu_838        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln585_16_fu_844      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln603_fu_862        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln582_6_fu_1087      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln581_6_fu_1105      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_17_fu_1117      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_18_fu_1123      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln603_6_fu_1141      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln899_fu_479        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln582_fu_814        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln581_fu_850        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln603_fu_876        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_26_fu_890       |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |       or_ln603_27_fu_904       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln582_6_fu_1093       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln581_6_fu_1129       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_28_fu_1155      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_29_fu_1169      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_30_fu_1183      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln899_fu_453        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln571_fu_802        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln582_fu_820        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln585_fu_832        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln581_fu_856        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln571_6_fu_1081      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln582_6_fu_1099      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln585_6_fu_1111      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln581_6_fu_1135      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln891_fu_317       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln889_fu_345       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln897_fu_417       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            m_fu_493            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln907_6_fu_497      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_519       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln908_1_fu_529      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln911_fu_547       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_31_fu_585          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln461_1_fu_664      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_106_fu_680      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_1_fu_766      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_943       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_108_fu_959      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_fu_1045       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_349       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_391           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_s_fu_557           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        exp_tmp_V_fu_654        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_6_fu_933       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_52_fu_1205         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_R_V_fu_1269        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_I_V_fu_1295        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_103_fu_359      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_485          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_1_fu_606          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_672          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_951          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln894_fu_381       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_407       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_575       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln556_fu_642       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_668       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln583_fu_750       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_776       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln556_6_fu_921      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_6_fu_947      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_6_fu_1029     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_6_fu_1055     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_46_fu_445         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_97_fu_465       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_47_fu_567         |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|       p_Result_105_fu_646      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_49_fu_780         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_107_fu_925      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_51_fu_1059         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|  partset |       p_Result_104_fu_614      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln581_fu_736       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_16_fu_740      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_17_fu_1015     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_18_fu_1019     |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln1118_fu_1197      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_16_fu_1201     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln55_fu_1227       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln57_fu_1233       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_17_fu_1245     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_18_fu_1249     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    60   | 25.2285 |   4904  |  11569  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| X_I_V_addr_6_reg_1429 |   10   |
|  X_I_V_addr_reg_1413  |   10   |
| X_R_V_addr_6_reg_1424 |   10   |
|  X_R_V_addr_reg_1408  |   10   |
|      a_V_reg_1366     |   14   |
|      i_0_reg_270      |   32   |
|      i_8_reg_1434     |   32   |
|       i_reg_259       |    5   |
|  icmp_ln885_reg_1346  |    1   |
|       j_reg_1341      |    5   |
|      m_s_reg_1351     |   63   |
| select_ln885_reg_1371 |   64   |
|sext_ln1118_16_reg_1393|   33   |
|  sext_ln1118_reg_1387 |   33   |
|   sext_ln55_reg_1402  |   64   |
|   sext_ln57_reg_1418  |   64   |
|    tmp_47_reg_1356    |    1   |
|     tmp_V_reg_248     |   14   |
|  trunc_ln893_reg_1361 |   11   |
|  v_assign_6_reg_1382  |   64   |
|   v_assign_reg_1377   |   64   |
|  zext_ln891_reg_1333  |   32   |
+-----------------------+--------+
|         Total         |   636  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_155       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_155       |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_168       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_168       |  p2  |   2  |   0  |    0   ||    9    |
| grp_sin_or_cos_double_s_fu_279 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_298 |  p1  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   296  ||   4.53  ||    54   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   60   |   25   |  4904  |  11569 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    4   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   636  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   60   |   29   |  5540  |  11623 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
