Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 27 19:49:19 2025
| Host         : DESKTOP-MCR5VBE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_2_4_timing_summary_routed.rpt -pb decoder_2_4_timing_summary_routed.pb -rpx decoder_2_4_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder_2_4
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 5.039ns (56.870%)  route 3.821ns (43.130%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P15                  IBUF (Prop_ibuf_I_O)         1.445     1.445 f  b_IBUF_inst/O
                         net (fo=4, routed)           2.276     3.721    b_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.119     3.840 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.545     5.385    out_OBUF[0]
    M22                  OBUF (Prop_obuf_I_O)         3.475     8.860 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.860    out[0]
    M22                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 5.048ns (58.028%)  route 3.651ns (41.972%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P15                  IBUF (Prop_ibuf_I_O)         1.445     1.445 r  b_IBUF_inst/O
                         net (fo=4, routed)           2.268     3.713    b_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.119     3.832 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.383     5.215    out_OBUF[3]
    N20                  OBUF (Prop_obuf_I_O)         3.484     8.700 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.700    out[3]
    N20                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 4.866ns (56.036%)  route 3.818ns (43.964%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P15                  IBUF (Prop_ibuf_I_O)         1.445     1.445 r  b_IBUF_inst/O
                         net (fo=4, routed)           2.276     3.721    b_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.105     3.826 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.542     5.367    out_OBUF[1]
    N22                  OBUF (Prop_obuf_I_O)         3.316     8.684 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.684    out[1]
    N22                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.521ns  (logic 4.861ns (57.051%)  route 3.660ns (42.949%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P15                  IBUF (Prop_ibuf_I_O)         1.445     1.445 f  b_IBUF_inst/O
                         net (fo=4, routed)           2.268     3.713    b_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.105     3.818 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.392     5.209    out_OBUF[2]
    M20                  OBUF (Prop_obuf_I_O)         3.312     8.521 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.521    out[2]
    M20                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.867ns  (logic 1.590ns (55.449%)  route 1.277ns (44.551%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  a_IBUF_inst/O
                         net (fo=4, routed)           0.934     1.212    a_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.045     1.257 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.343     1.600    out_OBUF[2]
    M20                  OBUF (Prop_obuf_I_O)         1.267     2.867 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.867    out[2]
    M20                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.594ns (54.653%)  route 1.323ns (45.347%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  a_IBUF_inst/O
                         net (fo=4, routed)           0.930     1.208    a_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.646    out_OBUF[1]
    N22                  OBUF (Prop_obuf_I_O)         1.271     2.917 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.917    out[1]
    N22                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.663ns (56.864%)  route 1.262ns (43.136%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  a_IBUF_inst/O
                         net (fo=4, routed)           0.934     1.212    a_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.049     1.261 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.589    out_OBUF[3]
    N20                  OBUF (Prop_obuf_I_O)         1.336     2.925 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.925    out[3]
    N20                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.992ns  (logic 1.656ns (55.338%)  route 1.336ns (44.662%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R16                  IBUF (Prop_ibuf_I_O)         0.278     0.278 f  a_IBUF_inst/O
                         net (fo=4, routed)           0.930     1.208    a_IBUF
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.048     1.256 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.663    out_OBUF[0]
    M22                  OBUF (Prop_obuf_I_O)         1.330     2.992 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.992    out[0]
    M22                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------





