// Seed: 2782916465
module module_0 (
    output tri0 id_0,
    output supply0 id_1
);
  assign id_1 = 1'd0;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input  wor   id_0,
    output wand  id_1,
    input  tri0  id_2,
    input  uwire id_3
);
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_1 = 1'b0;
  assign id_1 = id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
