-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Tue Jan 21 22:55:19 2025
-- Host        : dgx-a800 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top system_uihdmitx_0_1 -prefix
--               system_uihdmitx_0_1_ system_uihdmitx_0_1_sim_netlist.vhdl
-- Design      : system_uihdmitx_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z015clg485-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_TMDSEncoder is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HS_i : in STD_LOGIC;
    PCLKX1_i : in STD_LOGIC;
    VS_i : in STD_LOGIC;
    de_dd : in STD_LOGIC;
    RGB_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_uihdmitx_0_1_TMDSEncoder;

architecture STRUCTURE of system_uihdmitx_0_1_TMDSEncoder is
  signal c0_d : STD_LOGIC;
  signal c0_dd : STD_LOGIC;
  signal c1_d_reg_n_0 : STD_LOGIC;
  signal c1_dd : STD_LOGIC;
  signal cnt_t : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal cnt_t_1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt_t_1[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \d_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \n0_q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0_q_m[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \n0_q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0_q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0_q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1_q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1_q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1_q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1_q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1_q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in5_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in8_in : STD_LOGIC;
  signal q_m_d : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \q_m_d[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_d[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_out_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[6]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_out_d[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[9]_i_2_n_0\ : STD_LOGIC;
  signal \q_out_d[9]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_t_1[4]_i_10\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt_t_1[4]_i_11__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_2__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_3__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_4__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_5__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_6__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \n1_d[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \n1_d[3]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \n1_q_m[1]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \n1_q_m[2]_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \n1_q_m[3]_i_3__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \q_m_d[3]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_m_d[4]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_m_d[5]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_m_d[6]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q_m_d[7]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q_m_d[7]_i_2__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_out_d[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_out_d[9]_i_2\ : label is "soft_lutpair4";
begin
c0_d_reg: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => HS_i,
      Q => c0_d,
      R => '0'
    );
c0_dd_reg: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => c0_d,
      Q => c0_dd,
      R => '0'
    );
c1_d_reg: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => VS_i,
      Q => c1_d_reg_n_0,
      R => '0'
    );
c1_dd_reg: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => c1_d_reg_n_0,
      Q => c1_dd,
      R => '0'
    );
\cnt_t_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969969696"
    )
        port map (
      I0 => \n1_q_m_reg_n_0_[1]\,
      I1 => \n0_q_m_reg_n_0_[1]\,
      I2 => cnt_t_1(1),
      I3 => \cnt_t_1[1]_i_2__1_n_0\,
      I4 => \cnt_t_1[4]_i_3__1_n_0\,
      I5 => \q_m_d[8]_i_1__1_n_0\,
      O => cnt_t(1)
    );
\cnt_t_1[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \cnt_t_1[1]_i_3__1_n_0\,
      I1 => cnt_t_1(4),
      I2 => cnt_t_1(2),
      I3 => cnt_t_1(1),
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[4]_i_12__1_n_0\,
      O => \cnt_t_1[1]_i_2__1_n_0\
    );
\cnt_t_1[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4DDD4D4D44DD4D"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[3]\,
      I1 => \n1_q_m_reg_n_0_[3]\,
      I2 => \n0_q_m_reg_n_0_[2]\,
      I3 => \n1_q_m_reg_n_0_[2]\,
      I4 => \n0_q_m_reg_n_0_[1]\,
      I5 => \n1_q_m_reg_n_0_[1]\,
      O => \cnt_t_1[1]_i_3__1_n_0\
    );
\cnt_t_1[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4B44BB44B4BB4"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[1]\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => \n0_q_m_reg_n_0_[2]\,
      I3 => \n1_q_m_reg_n_0_[2]\,
      I4 => cnt_t_1(2),
      I5 => \cnt_t_1[2]_i_2__1_n_0\,
      O => cnt_t(2)
    );
\cnt_t_1[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70EF204070E02040"
    )
        port map (
      I0 => \q_m_d[8]_i_1__1_n_0\,
      I1 => \cnt_t_1[1]_i_2__1_n_0\,
      I2 => \cnt_t_1[4]_i_3__1_n_0\,
      I3 => cnt_t_1(1),
      I4 => \cnt_t_1[4]_i_10_n_0\,
      I5 => q_m_d(8),
      O => \cnt_t_1[2]_i_2__1_n_0\
    );
\cnt_t_1[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cnt_t_1[3]_i_2__1_n_0\,
      I1 => cnt_t_1(3),
      I2 => \cnt_t_1[3]_i_3__1_n_0\,
      O => cnt_t(3)
    );
\cnt_t_1[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666699999699"
    )
        port map (
      I0 => \n1_q_m_reg_n_0_[3]\,
      I1 => \n0_q_m_reg_n_0_[3]\,
      I2 => \n0_q_m_reg_n_0_[1]\,
      I3 => \n1_q_m_reg_n_0_[1]\,
      I4 => \n0_q_m_reg_n_0_[2]\,
      I5 => \n1_q_m_reg_n_0_[2]\,
      O => \cnt_t_1[3]_i_2__1_n_0\
    );
\cnt_t_1[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3AFA3AF0000F3FF"
    )
        port map (
      I0 => \cnt_t_1[4]_i_7__1_n_0\,
      I1 => \cnt_t_1[3]_i_4__1_n_0\,
      I2 => \cnt_t_1[4]_i_3__1_n_0\,
      I3 => q_m_d(8),
      I4 => \cnt_t_1[4]_i_8__1_n_0\,
      I5 => \cnt_t_1[1]_i_2__1_n_0\,
      O => \cnt_t_1[3]_i_3__1_n_0\
    );
\cnt_t_1[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044602BF02BF0446"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[1]\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => cnt_t_1(1),
      I3 => cnt_t_1(2),
      I4 => \n1_q_m_reg_n_0_[2]\,
      I5 => \n0_q_m_reg_n_0_[2]\,
      O => \cnt_t_1[3]_i_4__1_n_0\
    );
\cnt_t_1[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1_q_m_reg_n_0_[1]\,
      I1 => \n0_q_m_reg_n_0_[1]\,
      O => \cnt_t_1[4]_i_10_n_0\
    );
\cnt_t_1[4]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[1]\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => \n0_q_m_reg_n_0_[2]\,
      I3 => \n1_q_m_reg_n_0_[2]\,
      O => \cnt_t_1[4]_i_11__1_n_0\
    );
\cnt_t_1[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B20000FFFF22B2"
    )
        port map (
      I0 => \n1_q_m_reg_n_0_[2]\,
      I1 => \n0_q_m_reg_n_0_[2]\,
      I2 => \n1_q_m_reg_n_0_[1]\,
      I3 => \n0_q_m_reg_n_0_[1]\,
      I4 => \n1_q_m_reg_n_0_[3]\,
      I5 => \n0_q_m_reg_n_0_[3]\,
      O => \cnt_t_1[4]_i_12__1_n_0\
    );
\cnt_t_1[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7747447474444777"
    )
        port map (
      I0 => \cnt_t_1[4]_i_2__1_n_0\,
      I1 => \cnt_t_1[4]_i_3__1_n_0\,
      I2 => q_m_d(8),
      I3 => \cnt_t_1[4]_i_4__1_n_0\,
      I4 => \cnt_t_1[4]_i_5__1_n_0\,
      I5 => \cnt_t_1[4]_i_6__0_n_0\,
      O => cnt_t(4)
    );
\cnt_t_1[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3B4870FF0B4873C"
    )
        port map (
      I0 => \cnt_t_1[4]_i_7__1_n_0\,
      I1 => \cnt_t_1[1]_i_2__1_n_0\,
      I2 => \cnt_t_1[4]_i_5__1_n_0\,
      I3 => cnt_t_1(3),
      I4 => \cnt_t_1[3]_i_2__1_n_0\,
      I5 => \cnt_t_1[4]_i_8__1_n_0\,
      O => \cnt_t_1[4]_i_2__1_n_0\
    );
\cnt_t_1[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => cnt_t_1(3),
      I1 => cnt_t_1(1),
      I2 => cnt_t_1(2),
      I3 => cnt_t_1(4),
      I4 => \cnt_t_1[4]_i_9__1_n_0\,
      O => \cnt_t_1[4]_i_3__1_n_0\
    );
\cnt_t_1[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F02FFFF"
    )
        port map (
      I0 => \cnt_t_1[4]_i_10_n_0\,
      I1 => cnt_t_1(1),
      I2 => cnt_t_1(2),
      I3 => \cnt_t_1[4]_i_11__1_n_0\,
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[3]_i_2__1_n_0\,
      O => \cnt_t_1[4]_i_4__1_n_0\
    );
\cnt_t_1[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_t_1[4]_i_12__1_n_0\,
      I1 => cnt_t_1(4),
      O => \cnt_t_1[4]_i_5__1_n_0\
    );
\cnt_t_1[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8880000FFFFE888"
    )
        port map (
      I0 => cnt_t_1(2),
      I1 => \cnt_t_1[4]_i_11__1_n_0\,
      I2 => \cnt_t_1[4]_i_10_n_0\,
      I3 => cnt_t_1(1),
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[3]_i_2__1_n_0\,
      O => \cnt_t_1[4]_i_6__0_n_0\
    );
\cnt_t_1[4]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88E0000FFFFE88E"
    )
        port map (
      I0 => \q_m_d[8]_i_1__1_n_0\,
      I1 => cnt_t_1(1),
      I2 => \n1_q_m_reg_n_0_[1]\,
      I3 => \n0_q_m_reg_n_0_[1]\,
      I4 => cnt_t_1(2),
      I5 => \cnt_t_1[4]_i_11__1_n_0\,
      O => \cnt_t_1[4]_i_7__1_n_0\
    );
\cnt_t_1[4]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE8EE88EE88888"
    )
        port map (
      I0 => cnt_t_1(2),
      I1 => \cnt_t_1[4]_i_11__1_n_0\,
      I2 => \n1_q_m_reg_n_0_[1]\,
      I3 => \n0_q_m_reg_n_0_[1]\,
      I4 => cnt_t_1(1),
      I5 => \q_m_d[8]_i_1__1_n_0\,
      O => \cnt_t_1[4]_i_8__1_n_0\
    );
\cnt_t_1[4]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n1_q_m_reg_n_0_[3]\,
      I1 => \n0_q_m_reg_n_0_[3]\,
      I2 => \n1_q_m_reg_n_0_[2]\,
      I3 => \n0_q_m_reg_n_0_[2]\,
      I4 => \n1_q_m_reg_n_0_[1]\,
      I5 => \n0_q_m_reg_n_0_[1]\,
      O => \cnt_t_1[4]_i_9__1_n_0\
    );
\cnt_t_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(1),
      Q => cnt_t_1(1),
      R => SR(0)
    );
\cnt_t_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(2),
      Q => cnt_t_1(2),
      R => SR(0)
    );
\cnt_t_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(3),
      Q => cnt_t_1(3),
      R => SR(0)
    );
\cnt_t_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(4),
      Q => cnt_t_1(4),
      R => SR(0)
    );
\d_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(0),
      Q => \d_d_reg_n_0_[0]\,
      R => '0'
    );
\d_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(1),
      Q => p_0_in,
      R => '0'
    );
\d_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(2),
      Q => p_1_in,
      R => '0'
    );
\d_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(3),
      Q => p_2_in,
      R => '0'
    );
\d_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(4),
      Q => p_3_in,
      R => '0'
    );
\d_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(5),
      Q => p_4_in5_in,
      R => '0'
    );
\d_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(6),
      Q => p_5_in,
      R => '0'
    );
\d_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(7),
      Q => p_6_in8_in,
      R => '0'
    );
\n0_q_m[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A69A65A6"
    )
        port map (
      I0 => \n0_q_m[1]_i_2__0_n_0\,
      I1 => \n0_q_m[3]_i_2__1_n_0\,
      I2 => \n0_q_m[3]_i_3__1_n_0\,
      I3 => \d_d_reg_n_0_[0]\,
      I4 => \n0_q_m[3]_i_4__1_n_0\,
      O => \n0_q_m[1]_i_1__1_n_0\
    );
\n0_q_m[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999669996669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \q_m_d[8]_i_1__1_n_0\,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => \n0_q_m[3]_i_6__1_n_0\,
      O => \n0_q_m[1]_i_2__0_n_0\
    );
\n0_q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2FBFFDF0020B2FB"
    )
        port map (
      I0 => \n0_q_m[3]_i_4__1_n_0\,
      I1 => \d_d_reg_n_0_[0]\,
      I2 => \n0_q_m[3]_i_3__1_n_0\,
      I3 => \n0_q_m[3]_i_2__1_n_0\,
      I4 => \n0_q_m[3]_i_5__0_n_0\,
      I5 => \n0_q_m[3]_i_6__1_n_0\,
      O => \n0_q_m[2]_i_1__1_n_0\
    );
\n0_q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \n0_q_m[3]_i_2__1_n_0\,
      I1 => \n0_q_m[3]_i_3__1_n_0\,
      I2 => \d_d_reg_n_0_[0]\,
      I3 => \n0_q_m[3]_i_4__1_n_0\,
      I4 => \n0_q_m[3]_i_5__0_n_0\,
      I5 => \n0_q_m[3]_i_6__1_n_0\,
      O => \n0_q_m[3]_i_1__1_n_0\
    );
\n0_q_m[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \q_m_d[7]_i_2__0_n_0\,
      I1 => p_5_in,
      I2 => \q_m_d[8]_i_1__1_n_0\,
      O => \n0_q_m[3]_i_2__1_n_0\
    );
\n0_q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \q_m_d[8]_i_1__1_n_0\,
      I1 => \q_m_d[7]_i_2__0_n_0\,
      I2 => p_4_in5_in,
      I3 => p_6_in8_in,
      I4 => p_5_in,
      O => \n0_q_m[3]_i_3__1_n_0\
    );
\n0_q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_2_in,
      I1 => \d_d_reg_n_0_[0]\,
      I2 => p_0_in,
      O => \n0_q_m[3]_i_4__1_n_0\
    );
\n0_q_m[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => \q_m_d[8]_i_1__1_n_0\,
      I3 => p_0_in,
      I4 => \d_d_reg_n_0_[0]\,
      O => \n0_q_m[3]_i_5__0_n_0\
    );
\n0_q_m[3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => p_4_in5_in,
      I1 => \q_m_d[7]_i_2__0_n_0\,
      I2 => \q_m_d[8]_i_1__1_n_0\,
      I3 => p_5_in,
      O => \n0_q_m[3]_i_6__1_n_0\
    );
\n0_q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[1]_i_1__1_n_0\,
      Q => \n0_q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0_q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[2]_i_1__1_n_0\,
      Q => \n0_q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0_q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[3]_i_1__1_n_0\,
      Q => \n0_q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => RGB_i(0),
      I1 => RGB_i(7),
      I2 => \n1_d[0]_i_2_n_0\,
      I3 => RGB_i(2),
      I4 => RGB_i(1),
      I5 => RGB_i(3),
      O => \n1_d[0]_i_1_n_0\
    );
\n1_d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => RGB_i(6),
      I1 => RGB_i(4),
      I2 => RGB_i(5),
      O => \n1_d[0]_i_2_n_0\
    );
\n1_d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[1]_i_2_n_0\,
      I2 => \n1_d[3]_i_3_n_0\,
      O => \n1_d[1]_i_1_n_0\
    );
\n1_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => RGB_i(3),
      I1 => RGB_i(2),
      I2 => RGB_i(1),
      I3 => RGB_i(6),
      I4 => RGB_i(5),
      I5 => RGB_i(4),
      O => \n1_d[1]_i_2_n_0\
    );
\n1_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[3]_i_3_n_0\,
      I2 => \n1_d[2]_i_2_n_0\,
      I3 => RGB_i(4),
      I4 => RGB_i(5),
      I5 => RGB_i(6),
      O => \n1_d[2]_i_1_n_0\
    );
\n1_d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => RGB_i(1),
      I1 => RGB_i(2),
      I2 => RGB_i(3),
      O => \n1_d[2]_i_2_n_0\
    );
\n1_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[3]_i_3_n_0\,
      I2 => RGB_i(3),
      I3 => RGB_i(2),
      I4 => RGB_i(1),
      I5 => \n1_d[3]_i_4_n_0\,
      O => \n1_d[3]_i_1_n_0\
    );
\n1_d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => RGB_i(2),
      I1 => RGB_i(1),
      I2 => RGB_i(3),
      I3 => RGB_i(0),
      I4 => RGB_i(7),
      I5 => \n1_d[0]_i_2_n_0\,
      O => \n1_d[3]_i_2_n_0\
    );
\n1_d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => RGB_i(7),
      I1 => RGB_i(0),
      I2 => RGB_i(5),
      I3 => RGB_i(4),
      I4 => RGB_i(6),
      O => \n1_d[3]_i_3_n_0\
    );
\n1_d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => RGB_i(4),
      I1 => RGB_i(5),
      I2 => RGB_i(6),
      O => \n1_d[3]_i_4_n_0\
    );
\n1_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[0]_i_1_n_0\,
      Q => n1_d(0),
      R => '0'
    );
\n1_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[1]_i_1_n_0\,
      Q => n1_d(1),
      R => '0'
    );
\n1_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[2]_i_1_n_0\,
      Q => n1_d(2),
      R => '0'
    );
\n1_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[3]_i_1_n_0\,
      Q => n1_d(3),
      R => '0'
    );
\n1_q_m[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1_q_m[3]_i_3__1_n_0\,
      I1 => \n0_q_m[1]_i_2__0_n_0\,
      I2 => \n1_q_m[3]_i_4_n_0\,
      O => \n1_q_m[1]_i_1__0_n_0\
    );
\n1_q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4BD"
    )
        port map (
      I0 => \n1_q_m[3]_i_4_n_0\,
      I1 => \n1_q_m[3]_i_3__1_n_0\,
      I2 => \n0_q_m[3]_i_5__0_n_0\,
      I3 => \n0_q_m[3]_i_6__1_n_0\,
      O => \n1_q_m[2]_i_1__1_n_0\
    );
\n1_q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \n1_q_m[3]_i_2__0_n_0\,
      I1 => \n1_q_m[3]_i_3__1_n_0\,
      I2 => \n1_q_m[3]_i_4_n_0\,
      O => \n1_q_m[3]_i_1__1_n_0\
    );
\n1_q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069996669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \q_m_d[8]_i_1__1_n_0\,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => \n0_q_m[3]_i_6__1_n_0\,
      O => \n1_q_m[3]_i_2__0_n_0\
    );
\n1_q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_4_in5_in,
      I1 => p_6_in8_in,
      I2 => \d_d_reg_n_0_[0]\,
      I3 => p_0_in,
      I4 => p_2_in,
      O => \n1_q_m[3]_i_3__1_n_0\
    );
\n1_q_m[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"288214417DD7BEEB"
    )
        port map (
      I0 => p_6_in8_in,
      I1 => \q_m_d[7]_i_2__0_n_0\,
      I2 => p_5_in,
      I3 => \q_m_d[8]_i_1__1_n_0\,
      I4 => p_4_in5_in,
      I5 => \d_d_reg_n_0_[0]\,
      O => \n1_q_m[3]_i_4_n_0\
    );
\n1_q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_q_m[1]_i_1__0_n_0\,
      Q => \n1_q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1_q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_q_m[2]_i_1__1_n_0\,
      Q => \n1_q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1_q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_q_m[3]_i_1__1_n_0\,
      Q => \n1_q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_d[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA5599669566"
    )
        port map (
      I0 => p_0_in,
      I1 => n1_d(2),
      I2 => n1_d(1),
      I3 => \d_d_reg_n_0_[0]\,
      I4 => n1_d(0),
      I5 => n1_d(3),
      O => \q_m_d[1]_i_1__1_n_0\
    );
\q_m_d[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      O => \q_m_d[2]_i_1__1_n_0\
    );
\q_m_d[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \q_m_d[8]_i_1__1_n_0\,
      I4 => p_2_in,
      O => \q_m_d[3]_i_1__1_n_0\
    );
\q_m_d[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => \d_d_reg_n_0_[0]\,
      O => \q_m_d[4]_i_1__1_n_0\
    );
\q_m_d[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \q_m_d[8]_i_1__1_n_0\,
      I1 => \q_m_d[7]_i_2__0_n_0\,
      I2 => p_4_in5_in,
      O => \q_m_d[5]_i_1__1_n_0\
    );
\q_m_d[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_5_in,
      I1 => \q_m_d[7]_i_2__0_n_0\,
      I2 => p_4_in5_in,
      O => \q_m_d[6]_i_1__1_n_0\
    );
\q_m_d[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_d[8]_i_1__1_n_0\,
      I1 => \q_m_d[7]_i_2__0_n_0\,
      I2 => p_4_in5_in,
      I3 => p_5_in,
      I4 => p_6_in8_in,
      O => \q_m_d[7]_i_1__1_n_0\
    );
\q_m_d[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_2_in,
      O => \q_m_d[7]_i_2__0_n_0\
    );
\q_m_d[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105555"
    )
        port map (
      I0 => n1_d(3),
      I1 => n1_d(0),
      I2 => \d_d_reg_n_0_[0]\,
      I3 => n1_d(1),
      I4 => n1_d(2),
      O => \q_m_d[8]_i_1__1_n_0\
    );
\q_m_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \d_d_reg_n_0_[0]\,
      Q => \q_m_d_reg_n_0_[0]\,
      R => '0'
    );
\q_m_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[1]_i_1__1_n_0\,
      Q => \q_m_d_reg_n_0_[1]\,
      R => '0'
    );
\q_m_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[2]_i_1__1_n_0\,
      Q => \q_m_d_reg_n_0_[2]\,
      R => '0'
    );
\q_m_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[3]_i_1__1_n_0\,
      Q => \q_m_d_reg_n_0_[3]\,
      R => '0'
    );
\q_m_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[4]_i_1__1_n_0\,
      Q => \q_m_d_reg_n_0_[4]\,
      R => '0'
    );
\q_m_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[5]_i_1__1_n_0\,
      Q => \q_m_d_reg_n_0_[5]\,
      R => '0'
    );
\q_m_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[6]_i_1__1_n_0\,
      Q => \q_m_d_reg_n_0_[6]\,
      R => '0'
    );
\q_m_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[7]_i_1__1_n_0\,
      Q => \q_m_d_reg_n_0_[7]\,
      R => '0'
    );
\q_m_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[8]_i_1__1_n_0\,
      Q => q_m_d(8),
      R => '0'
    );
\q_out_d[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D287D7D"
    )
        port map (
      I0 => de_dd,
      I1 => \q_out_d[9]_i_3_n_0\,
      I2 => \q_m_d_reg_n_0_[0]\,
      I3 => c0_dd,
      I4 => c1_dd,
      O => \q_out_d[0]_i_1_n_0\
    );
\q_out_d[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D287D7D"
    )
        port map (
      I0 => de_dd,
      I1 => \q_out_d[9]_i_3_n_0\,
      I2 => \q_m_d_reg_n_0_[1]\,
      I3 => c0_dd,
      I4 => c1_dd,
      O => \q_out_d[1]_i_1_n_0\
    );
\q_out_d[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF04444"
    )
        port map (
      I0 => c0_dd,
      I1 => c1_dd,
      I2 => \q_out_d[9]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[2]\,
      I4 => de_dd,
      O => \q_out_d[2]_i_1_n_0\
    );
\q_out_d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D287D7D"
    )
        port map (
      I0 => de_dd,
      I1 => \q_out_d[9]_i_3_n_0\,
      I2 => \q_m_d_reg_n_0_[3]\,
      I3 => c0_dd,
      I4 => c1_dd,
      O => \q_out_d[3]_i_1_n_0\
    );
\q_out_d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF04444"
    )
        port map (
      I0 => c0_dd,
      I1 => c1_dd,
      I2 => \q_out_d[9]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[4]\,
      I4 => de_dd,
      O => \q_out_d[4]_i_1_n_0\
    );
\q_out_d[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D287D7D"
    )
        port map (
      I0 => de_dd,
      I1 => \q_out_d[9]_i_3_n_0\,
      I2 => \q_m_d_reg_n_0_[5]\,
      I3 => c0_dd,
      I4 => c1_dd,
      O => \q_out_d[5]_i_1_n_0\
    );
\q_out_d[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF04444"
    )
        port map (
      I0 => c0_dd,
      I1 => c1_dd,
      I2 => \q_out_d[9]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[6]\,
      I4 => de_dd,
      O => \q_out_d[6]_i_1_n_0\
    );
\q_out_d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D287D7D"
    )
        port map (
      I0 => de_dd,
      I1 => \q_out_d[9]_i_3_n_0\,
      I2 => \q_m_d_reg_n_0_[7]\,
      I3 => c0_dd,
      I4 => c1_dd,
      O => \q_out_d[7]_i_1_n_0\
    );
\q_out_d[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA30"
    )
        port map (
      I0 => q_m_d(8),
      I1 => c0_dd,
      I2 => c1_dd,
      I3 => de_dd,
      O => \q_out_d[8]_i_1_n_0\
    );
\q_out_d[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => c0_dd,
      I1 => de_dd,
      I2 => c1_dd,
      O => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \q_out_d[9]_i_3_n_0\,
      I1 => de_dd,
      I2 => c1_dd,
      I3 => c0_dd,
      O => \q_out_d[9]_i_2_n_0\
    );
\q_out_d[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__1_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_2__1_n_0\,
      O => \q_out_d[9]_i_3_n_0\
    );
\q_out_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[0]_i_1_n_0\,
      Q => Q(0),
      R => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[1]_i_1_n_0\,
      Q => Q(1),
      R => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[2]_i_1_n_0\,
      Q => Q(2),
      S => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[3]_i_1_n_0\,
      Q => Q(3),
      R => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[4]_i_1_n_0\,
      Q => Q(4),
      S => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[5]_i_1_n_0\,
      Q => Q(5),
      R => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[6]_i_1_n_0\,
      Q => Q(6),
      S => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[7]_i_1_n_0\,
      Q => Q(7),
      R => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[8]_i_1_n_0\,
      Q => Q(8),
      S => \q_out_d[9]_i_1__0_n_0\
    );
\q_out_d_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[9]_i_2_n_0\,
      Q => Q(9),
      S => \q_out_d[9]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_TMDSEncoder_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    RGB_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCLKX1_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_uihdmitx_0_1_TMDSEncoder_0 : entity is "TMDSEncoder";
end system_uihdmitx_0_1_TMDSEncoder_0;

architecture STRUCTURE of system_uihdmitx_0_1_TMDSEncoder_0 is
  signal cnt_t : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal cnt_t_1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt_t_1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \d_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \n0_q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[1]_i_2_n_0\ : STD_LOGIC;
  signal \n0_q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \n0_q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0_q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0_q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1_q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1_q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1_q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1_q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1_q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in5_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in8_in : STD_LOGIC;
  signal q_m_d : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \q_m_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_d[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_d[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_d[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_d[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_d[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_out_d[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_out_d[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_t_1[3]_i_4__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt_t_1[3]_i_6__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cnt_t_1[4]_i_11__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cnt_t_1[4]_i_6\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_2__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_3__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_4__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_6__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \n1_d[0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1_d[3]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1_q_m[1]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \n1_q_m[2]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \n1_q_m[3]_i_4__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_m_d[3]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_m_d[4]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q_m_d[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q_m_d[6]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \q_m_d[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_d[7]_i_2__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_m_d[7]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q_m_d[8]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_out_d[1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q_out_d[2]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q_out_d[3]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q_out_d[4]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q_out_d[5]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \q_out_d[6]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q_out_d[7]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \q_out_d[9]_i_1\ : label is "soft_lutpair20";
begin
\cnt_t_1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666696"
    )
        port map (
      I0 => \cnt_t_1[1]_i_2__0_n_0\,
      I1 => cnt_t_1(1),
      I2 => \cnt_t_1[4]_i_3__0_n_0\,
      I3 => \cnt_t_1[1]_i_3__0_n_0\,
      I4 => \q_m_d[7]_i_2__1_n_0\,
      O => cnt_t(1)
    );
\cnt_t_1[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1_q_m_reg_n_0_[1]\,
      I1 => \n0_q_m_reg_n_0_[1]\,
      O => \cnt_t_1[1]_i_2__0_n_0\
    );
\cnt_t_1[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8888888B"
    )
        port map (
      I0 => \cnt_t_1[1]_i_4__0_n_0\,
      I1 => cnt_t_1(4),
      I2 => cnt_t_1(2),
      I3 => cnt_t_1(1),
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[4]_i_12__0_n_0\,
      O => \cnt_t_1[1]_i_3__0_n_0\
    );
\cnt_t_1[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4D4D44DD4DDD4D"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[3]\,
      I1 => \n1_q_m_reg_n_0_[3]\,
      I2 => \n0_q_m_reg_n_0_[2]\,
      I3 => \n1_q_m_reg_n_0_[2]\,
      I4 => \n1_q_m_reg_n_0_[1]\,
      I5 => \n0_q_m_reg_n_0_[1]\,
      O => \cnt_t_1[1]_i_4__0_n_0\
    );
\cnt_t_1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4B44BB44B4BB4"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[1]\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => \n0_q_m_reg_n_0_[2]\,
      I3 => \n1_q_m_reg_n_0_[2]\,
      I4 => cnt_t_1(2),
      I5 => \cnt_t_1[2]_i_2__0_n_0\,
      O => cnt_t(2)
    );
\cnt_t_1[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD180F00BD180000"
    )
        port map (
      I0 => \q_m_d[7]_i_2__1_n_0\,
      I1 => \cnt_t_1[1]_i_3__0_n_0\,
      I2 => cnt_t_1(1),
      I3 => \cnt_t_1[1]_i_2__0_n_0\,
      I4 => \cnt_t_1[4]_i_3__0_n_0\,
      I5 => q_m_d(8),
      O => \cnt_t_1[2]_i_2__0_n_0\
    );
\cnt_t_1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777744444747747"
    )
        port map (
      I0 => \cnt_t_1[3]_i_2__0_n_0\,
      I1 => \cnt_t_1[4]_i_3__0_n_0\,
      I2 => q_m_d(8),
      I3 => \cnt_t_1[3]_i_3__0_n_0\,
      I4 => \cnt_t_1[3]_i_4__0_n_0\,
      I5 => \cnt_t_1[3]_i_5__0_n_0\,
      O => cnt_t(3)
    );
\cnt_t_1[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"609F9F606F90906F"
    )
        port map (
      I0 => \cnt_t_1[3]_i_6__0_n_0\,
      I1 => \cnt_t_1[3]_i_7_n_0\,
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \cnt_t_1[4]_i_8__0_n_0\,
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[4]_i_9__0_n_0\,
      O => \cnt_t_1[3]_i_2__0_n_0\
    );
\cnt_t_1[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0402020446BFBF46"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[1]\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => cnt_t_1(1),
      I3 => \n1_q_m_reg_n_0_[2]\,
      I4 => \n0_q_m_reg_n_0_[2]\,
      I5 => cnt_t_1(2),
      O => \cnt_t_1[3]_i_3__0_n_0\
    );
\cnt_t_1[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_t_1(3),
      I1 => \cnt_t_1[4]_i_8__0_n_0\,
      O => \cnt_t_1[3]_i_4__0_n_0\
    );
\cnt_t_1[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F17F37133713F17F"
    )
        port map (
      I0 => cnt_t_1(1),
      I1 => cnt_t_1(2),
      I2 => \n0_q_m_reg_n_0_[1]\,
      I3 => \n1_q_m_reg_n_0_[1]\,
      I4 => \n0_q_m_reg_n_0_[2]\,
      I5 => \n1_q_m_reg_n_0_[2]\,
      O => \cnt_t_1[3]_i_5__0_n_0\
    );
\cnt_t_1[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006696"
    )
        port map (
      I0 => \n1_q_m_reg_n_0_[2]\,
      I1 => \n0_q_m_reg_n_0_[2]\,
      I2 => \n1_q_m_reg_n_0_[1]\,
      I3 => \n0_q_m_reg_n_0_[1]\,
      I4 => cnt_t_1(2),
      O => \cnt_t_1[3]_i_6__0_n_0\
    );
\cnt_t_1[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D741FFFFFFFFD741"
    )
        port map (
      I0 => \q_m_d[7]_i_2__1_n_0\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => \n0_q_m_reg_n_0_[1]\,
      I3 => cnt_t_1(1),
      I4 => \cnt_t_1[4]_i_11__0_n_0\,
      I5 => cnt_t_1(2),
      O => \cnt_t_1[3]_i_7_n_0\
    );
\cnt_t_1[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[2]\,
      I1 => \n1_q_m_reg_n_0_[2]\,
      I2 => \n0_q_m_reg_n_0_[3]\,
      I3 => \n1_q_m_reg_n_0_[3]\,
      I4 => \n1_q_m_reg_n_0_[1]\,
      I5 => \n0_q_m_reg_n_0_[1]\,
      O => \cnt_t_1[4]_i_10__1_n_0\
    );
\cnt_t_1[4]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[1]\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => \n0_q_m_reg_n_0_[2]\,
      I3 => \n1_q_m_reg_n_0_[2]\,
      O => \cnt_t_1[4]_i_11__0_n_0\
    );
\cnt_t_1[4]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2BFFFF0000BB2B"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[2]\,
      I1 => \n1_q_m_reg_n_0_[2]\,
      I2 => \n1_q_m_reg_n_0_[1]\,
      I3 => \n0_q_m_reg_n_0_[1]\,
      I4 => \n1_q_m_reg_n_0_[3]\,
      I5 => \n0_q_m_reg_n_0_[3]\,
      O => \cnt_t_1[4]_i_12__0_n_0\
    );
\cnt_t_1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7747477774444777"
    )
        port map (
      I0 => \cnt_t_1[4]_i_2__0_n_0\,
      I1 => \cnt_t_1[4]_i_3__0_n_0\,
      I2 => q_m_d(8),
      I3 => \cnt_t_1[4]_i_4__0_n_0\,
      I4 => \cnt_t_1[4]_i_5__0_n_0\,
      I5 => \cnt_t_1[4]_i_6_n_0\,
      O => cnt_t(4)
    );
\cnt_t_1[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BC30F784BF03C78"
    )
        port map (
      I0 => \cnt_t_1[4]_i_7__0_n_0\,
      I1 => \cnt_t_1[1]_i_3__0_n_0\,
      I2 => \cnt_t_1[4]_i_5__0_n_0\,
      I3 => \cnt_t_1[4]_i_8__0_n_0\,
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[4]_i_9__0_n_0\,
      O => \cnt_t_1[4]_i_2__0_n_0\
    );
\cnt_t_1[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => cnt_t_1(4),
      I1 => cnt_t_1(3),
      I2 => cnt_t_1(1),
      I3 => cnt_t_1(2),
      I4 => \cnt_t_1[4]_i_10__1_n_0\,
      O => \cnt_t_1[4]_i_3__0_n_0\
    );
\cnt_t_1[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F2FFFF000020F2"
    )
        port map (
      I0 => \cnt_t_1[1]_i_2__0_n_0\,
      I1 => cnt_t_1(1),
      I2 => \cnt_t_1[4]_i_11__0_n_0\,
      I3 => cnt_t_1(2),
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[4]_i_8__0_n_0\,
      O => \cnt_t_1[4]_i_4__0_n_0\
    );
\cnt_t_1[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_t_1[4]_i_12__0_n_0\,
      I1 => cnt_t_1(4),
      O => \cnt_t_1[4]_i_5__0_n_0\
    );
\cnt_t_1[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt_t_1(3),
      I1 => \cnt_t_1[4]_i_8__0_n_0\,
      I2 => \cnt_t_1[3]_i_5__0_n_0\,
      O => \cnt_t_1[4]_i_6_n_0\
    );
\cnt_t_1[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DDDDD4D444D4D44"
    )
        port map (
      I0 => cnt_t_1(2),
      I1 => \cnt_t_1[4]_i_11__0_n_0\,
      I2 => cnt_t_1(1),
      I3 => \n0_q_m_reg_n_0_[1]\,
      I4 => \n1_q_m_reg_n_0_[1]\,
      I5 => \q_m_d[7]_i_2__1_n_0\,
      O => \cnt_t_1[4]_i_7__0_n_0\
    );
\cnt_t_1[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F4BF0BBF0B40F4"
    )
        port map (
      I0 => \n0_q_m_reg_n_0_[1]\,
      I1 => \n1_q_m_reg_n_0_[1]\,
      I2 => \n1_q_m_reg_n_0_[2]\,
      I3 => \n0_q_m_reg_n_0_[2]\,
      I4 => \n1_q_m_reg_n_0_[3]\,
      I5 => \n0_q_m_reg_n_0_[3]\,
      O => \cnt_t_1[4]_i_8__0_n_0\
    );
\cnt_t_1[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EEEEE8E888E8E88"
    )
        port map (
      I0 => cnt_t_1(2),
      I1 => \cnt_t_1[4]_i_11__0_n_0\,
      I2 => \q_m_d[7]_i_2__1_n_0\,
      I3 => \n1_q_m_reg_n_0_[1]\,
      I4 => \n0_q_m_reg_n_0_[1]\,
      I5 => cnt_t_1(1),
      O => \cnt_t_1[4]_i_9__0_n_0\
    );
\cnt_t_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(1),
      Q => cnt_t_1(1),
      R => SR(0)
    );
\cnt_t_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(2),
      Q => cnt_t_1(2),
      R => SR(0)
    );
\cnt_t_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(3),
      Q => cnt_t_1(3),
      R => SR(0)
    );
\cnt_t_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(4),
      Q => cnt_t_1(4),
      R => SR(0)
    );
\d_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(0),
      Q => \d_d_reg_n_0_[0]\,
      R => '0'
    );
\d_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(1),
      Q => p_0_in,
      R => '0'
    );
\d_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(2),
      Q => p_1_in,
      R => '0'
    );
\d_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(3),
      Q => p_2_in,
      R => '0'
    );
\d_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(4),
      Q => p_3_in,
      R => '0'
    );
\d_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(5),
      Q => p_4_in5_in,
      R => '0'
    );
\d_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(6),
      Q => p_5_in,
      R => '0'
    );
\d_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(7),
      Q => p_6_in8_in,
      R => '0'
    );
\n0_q_m[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A69A65A6"
    )
        port map (
      I0 => \n0_q_m[1]_i_2_n_0\,
      I1 => \n0_q_m[3]_i_4__0_n_0\,
      I2 => \n0_q_m[3]_i_3__0_n_0\,
      I3 => \d_d_reg_n_0_[0]\,
      I4 => \n0_q_m[3]_i_2__0_n_0\,
      O => \n0_q_m[1]_i_1__0_n_0\
    );
\n0_q_m[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \q_m_d[7]_i_2__1_n_0\,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => \n0_q_m[3]_i_6__0_n_0\,
      O => \n0_q_m[1]_i_2_n_0\
    );
\n0_q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2FBFFDF0020B2FB"
    )
        port map (
      I0 => \n0_q_m[3]_i_2__0_n_0\,
      I1 => \d_d_reg_n_0_[0]\,
      I2 => \n0_q_m[3]_i_3__0_n_0\,
      I3 => \n0_q_m[3]_i_4__0_n_0\,
      I4 => \n0_q_m[3]_i_5_n_0\,
      I5 => \n0_q_m[3]_i_6__0_n_0\,
      O => \n0_q_m[2]_i_1__0_n_0\
    );
\n0_q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \n0_q_m[3]_i_2__0_n_0\,
      I1 => \n0_q_m[3]_i_3__0_n_0\,
      I2 => \n0_q_m[3]_i_4__0_n_0\,
      I3 => \d_d_reg_n_0_[0]\,
      I4 => \n0_q_m[3]_i_5_n_0\,
      I5 => \n0_q_m[3]_i_6__0_n_0\,
      O => \n0_q_m[3]_i_1__0_n_0\
    );
\n0_q_m[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_2_in,
      I1 => \d_d_reg_n_0_[0]\,
      I2 => p_0_in,
      O => \n0_q_m[3]_i_2__0_n_0\
    );
\n0_q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_d[7]_i_2__1_n_0\,
      I1 => \q_m_d[7]_i_3_n_0\,
      I2 => p_4_in5_in,
      I3 => p_6_in8_in,
      I4 => p_5_in,
      O => \n0_q_m[3]_i_3__0_n_0\
    );
\n0_q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \q_m_d[7]_i_3_n_0\,
      I1 => p_5_in,
      I2 => \q_m_d[7]_i_2__1_n_0\,
      O => \n0_q_m[3]_i_4__0_n_0\
    );
\n0_q_m[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => \q_m_d[7]_i_2__1_n_0\,
      I3 => p_0_in,
      I4 => \d_d_reg_n_0_[0]\,
      O => \n0_q_m[3]_i_5_n_0\
    );
\n0_q_m[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CC6"
    )
        port map (
      I0 => p_4_in5_in,
      I1 => \q_m_d[7]_i_3_n_0\,
      I2 => \q_m_d[7]_i_2__1_n_0\,
      I3 => p_5_in,
      O => \n0_q_m[3]_i_6__0_n_0\
    );
\n0_q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[1]_i_1__0_n_0\,
      Q => \n0_q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0_q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[2]_i_1__0_n_0\,
      Q => \n0_q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0_q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[3]_i_1__0_n_0\,
      Q => \n0_q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => RGB_i(0),
      I1 => RGB_i(7),
      I2 => \n1_d[0]_i_2_n_0\,
      I3 => RGB_i(2),
      I4 => RGB_i(1),
      I5 => RGB_i(3),
      O => \n1_d[0]_i_1_n_0\
    );
\n1_d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => RGB_i(6),
      I1 => RGB_i(4),
      I2 => RGB_i(5),
      O => \n1_d[0]_i_2_n_0\
    );
\n1_d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[1]_i_2_n_0\,
      I2 => \n1_d[3]_i_3_n_0\,
      O => \n1_d[1]_i_1_n_0\
    );
\n1_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => RGB_i(3),
      I1 => RGB_i(2),
      I2 => RGB_i(1),
      I3 => RGB_i(6),
      I4 => RGB_i(5),
      I5 => RGB_i(4),
      O => \n1_d[1]_i_2_n_0\
    );
\n1_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[3]_i_3_n_0\,
      I2 => \n1_d[2]_i_2_n_0\,
      I3 => RGB_i(4),
      I4 => RGB_i(5),
      I5 => RGB_i(6),
      O => \n1_d[2]_i_1_n_0\
    );
\n1_d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => RGB_i(1),
      I1 => RGB_i(2),
      I2 => RGB_i(3),
      O => \n1_d[2]_i_2_n_0\
    );
\n1_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[3]_i_3_n_0\,
      I2 => RGB_i(3),
      I3 => RGB_i(2),
      I4 => RGB_i(1),
      I5 => \n1_d[3]_i_4_n_0\,
      O => \n1_d[3]_i_1_n_0\
    );
\n1_d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => RGB_i(2),
      I1 => RGB_i(1),
      I2 => RGB_i(3),
      I3 => RGB_i(0),
      I4 => RGB_i(7),
      I5 => \n1_d[0]_i_2_n_0\,
      O => \n1_d[3]_i_2_n_0\
    );
\n1_d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => RGB_i(7),
      I1 => RGB_i(0),
      I2 => RGB_i(5),
      I3 => RGB_i(4),
      I4 => RGB_i(6),
      O => \n1_d[3]_i_3_n_0\
    );
\n1_d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => RGB_i(4),
      I1 => RGB_i(5),
      I2 => RGB_i(6),
      O => \n1_d[3]_i_4_n_0\
    );
\n1_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[0]_i_1_n_0\,
      Q => n1_d(0),
      R => '0'
    );
\n1_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[1]_i_1_n_0\,
      Q => n1_d(1),
      R => '0'
    );
\n1_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[2]_i_1_n_0\,
      Q => n1_d(2),
      R => '0'
    );
\n1_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_d[3]_i_1_n_0\,
      Q => n1_d(3),
      R => '0'
    );
\n1_q_m[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n1_q_m[3]_i_4__0_n_0\,
      I1 => \n0_q_m[1]_i_2_n_0\,
      I2 => \n1_q_m[3]_i_3__0_n_0\,
      O => \n1_q_m[1]_i_1__1_n_0\
    );
\n1_q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E87E"
    )
        port map (
      I0 => \n1_q_m[3]_i_4__0_n_0\,
      I1 => \n1_q_m[3]_i_3__0_n_0\,
      I2 => \n0_q_m[3]_i_5_n_0\,
      I3 => \n0_q_m[3]_i_6__0_n_0\,
      O => \n1_q_m[2]_i_1__0_n_0\
    );
\n1_q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1_q_m[3]_i_2_n_0\,
      I1 => \n1_q_m[3]_i_3__0_n_0\,
      I2 => \n1_q_m[3]_i_4__0_n_0\,
      O => \n1_q_m[3]_i_1__0_n_0\
    );
\n1_q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096996696"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \q_m_d[7]_i_2__1_n_0\,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => \n0_q_m[3]_i_6__0_n_0\,
      O => \n1_q_m[3]_i_2_n_0\
    );
\n1_q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE2E22E8BB8B88B"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_4_in5_in,
      I2 => \q_m_d[7]_i_2__1_n_0\,
      I3 => p_5_in,
      I4 => \q_m_d[7]_i_3_n_0\,
      I5 => p_6_in8_in,
      O => \n1_q_m[3]_i_3__0_n_0\
    );
\n1_q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_4_in5_in,
      I1 => p_6_in8_in,
      I2 => \d_d_reg_n_0_[0]\,
      I3 => p_0_in,
      I4 => p_2_in,
      O => \n1_q_m[3]_i_4__0_n_0\
    );
\n1_q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_q_m[1]_i_1__1_n_0\,
      Q => \n1_q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1_q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_q_m[2]_i_1__0_n_0\,
      Q => \n1_q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1_q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n1_q_m[3]_i_1__0_n_0\,
      Q => \n1_q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA5599669566"
    )
        port map (
      I0 => p_0_in,
      I1 => n1_d(2),
      I2 => n1_d(1),
      I3 => \d_d_reg_n_0_[0]\,
      I4 => n1_d(0),
      I5 => n1_d(3),
      O => \q_m_d[1]_i_1_n_0\
    );
\q_m_d[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      O => \q_m_d[2]_i_1__0_n_0\
    );
\q_m_d[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \q_m_d[7]_i_2__1_n_0\,
      I4 => p_2_in,
      O => \q_m_d[3]_i_1__0_n_0\
    );
\q_m_d[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => \d_d_reg_n_0_[0]\,
      O => \q_m_d[4]_i_1__0_n_0\
    );
\q_m_d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \q_m_d[7]_i_2__1_n_0\,
      I1 => \q_m_d[7]_i_3_n_0\,
      I2 => p_4_in5_in,
      O => \q_m_d[5]_i_1_n_0\
    );
\q_m_d[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_5_in,
      I1 => \q_m_d[7]_i_3_n_0\,
      I2 => p_4_in5_in,
      O => \q_m_d[6]_i_1__0_n_0\
    );
\q_m_d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \q_m_d[7]_i_2__1_n_0\,
      I1 => \q_m_d[7]_i_3_n_0\,
      I2 => p_4_in5_in,
      I3 => p_5_in,
      I4 => p_6_in8_in,
      O => \q_m_d[7]_i_1_n_0\
    );
\q_m_d[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1_d(3),
      I1 => n1_d(0),
      I2 => \d_d_reg_n_0_[0]\,
      I3 => n1_d(1),
      I4 => n1_d(2),
      O => \q_m_d[7]_i_2__1_n_0\
    );
\q_m_d[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_2_in,
      O => \q_m_d[7]_i_3_n_0\
    );
\q_m_d[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1_d(2),
      I1 => n1_d(1),
      I2 => \d_d_reg_n_0_[0]\,
      I3 => n1_d(0),
      I4 => n1_d(3),
      O => \q_m_d[8]_i_1__0_n_0\
    );
\q_m_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \d_d_reg_n_0_[0]\,
      Q => \q_m_d_reg_n_0_[0]\,
      R => '0'
    );
\q_m_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[1]_i_1_n_0\,
      Q => \q_m_d_reg_n_0_[1]\,
      R => '0'
    );
\q_m_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[2]_i_1__0_n_0\,
      Q => \q_m_d_reg_n_0_[2]\,
      R => '0'
    );
\q_m_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[3]_i_1__0_n_0\,
      Q => \q_m_d_reg_n_0_[3]\,
      R => '0'
    );
\q_m_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[4]_i_1__0_n_0\,
      Q => \q_m_d_reg_n_0_[4]\,
      R => '0'
    );
\q_m_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[5]_i_1_n_0\,
      Q => \q_m_d_reg_n_0_[5]\,
      R => '0'
    );
\q_m_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[6]_i_1__0_n_0\,
      Q => \q_m_d_reg_n_0_[6]\,
      R => '0'
    );
\q_m_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[7]_i_1_n_0\,
      Q => \q_m_d_reg_n_0_[7]\,
      R => '0'
    );
\q_m_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[8]_i_1__0_n_0\,
      Q => q_m_d(8),
      R => '0'
    );
\q_out_d[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[0]\,
      O => \q_out_d[0]_i_1__0_n_0\
    );
\q_out_d[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[1]\,
      O => \q_out_d[1]_i_1__0_n_0\
    );
\q_out_d[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[2]\,
      O => \q_out_d[2]_i_1__0_n_0\
    );
\q_out_d[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[3]\,
      O => \q_out_d[3]_i_1__0_n_0\
    );
\q_out_d[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[4]\,
      O => \q_out_d[4]_i_1__0_n_0\
    );
\q_out_d[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[5]\,
      O => \q_out_d[5]_i_1__0_n_0\
    );
\q_out_d[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[6]\,
      O => \q_out_d[6]_i_1__0_n_0\
    );
\q_out_d[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      I3 => \q_m_d_reg_n_0_[7]\,
      O => \q_out_d[7]_i_1__0_n_0\
    );
\q_out_d[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3__0_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3__0_n_0\,
      O => \q_out_d[9]_i_1_n_0\
    );
\q_out_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[0]_i_1__0_n_0\,
      Q => Q(0),
      R => SR(0)
    );
\q_out_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[1]_i_1__0_n_0\,
      Q => Q(1),
      R => SR(0)
    );
\q_out_d_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[2]_i_1__0_n_0\,
      Q => Q(2),
      S => SR(0)
    );
\q_out_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[3]_i_1__0_n_0\,
      Q => Q(3),
      R => SR(0)
    );
\q_out_d_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[4]_i_1__0_n_0\,
      Q => Q(4),
      S => SR(0)
    );
\q_out_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[5]_i_1__0_n_0\,
      Q => Q(5),
      R => SR(0)
    );
\q_out_d_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[6]_i_1__0_n_0\,
      Q => Q(6),
      S => SR(0)
    );
\q_out_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[7]_i_1__0_n_0\,
      Q => Q(7),
      R => SR(0)
    );
\q_out_d_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => q_m_d(8),
      Q => Q(8),
      S => SR(0)
    );
\q_out_d_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[9]_i_1_n_0\,
      Q => Q(9),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_TMDSEncoder_1 is
  port (
    de_dd : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    VDE_i : in STD_LOGIC;
    PCLKX1_i : in STD_LOGIC;
    RGB_i : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_uihdmitx_0_1_TMDSEncoder_1 : entity is "TMDSEncoder";
end system_uihdmitx_0_1_TMDSEncoder_1;

architecture STRUCTURE of system_uihdmitx_0_1_TMDSEncoder_1 is
  signal R0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cnt_t : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal cnt_t_1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt_t_1[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_t_1[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_t_1[1]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_t_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_t_1[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt_t_1[4]_i_9_n_0\ : STD_LOGIC;
  signal \d_d_reg_n_0_[0]\ : STD_LOGIC;
  signal de_d : STD_LOGIC;
  signal \^de_dd\ : STD_LOGIC;
  signal int_n1_q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0_q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0_q_m[1]_i_1_n_0\ : STD_LOGIC;
  signal \n0_q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_6_n_0\ : STD_LOGIC;
  signal \n0_q_m[3]_i_7_n_0\ : STD_LOGIC;
  signal n1_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1_d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1_d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1_q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1_q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1_q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in5_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in8_in : STD_LOGIC;
  signal plusOp6_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal q_m_d : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \q_m_d[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_d[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d[6]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_d[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_d[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_d_reg_n_0_[7]\ : STD_LOGIC;
  signal q_out0_in : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \q_out_d[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_out_d[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_out_d[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_out_d[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_out_d[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_out_d[9]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_t_1[1]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt_t_1[3]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt_t_1[3]_i_6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt_t_1[4]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_5__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \n0_q_m[3]_i_7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n1_d[0]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1_d[3]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1_q_m[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \n1_q_m[3]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \n1_q_m[3]_i_2__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q_m_d[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_d[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_d[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_d[5]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_d[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \q_m_d[7]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q_m_d[7]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_out_d[1]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_out_d[2]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q_out_d[3]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_out_d[4]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \q_out_d[5]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q_out_d[6]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \q_out_d[7]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \q_out_d[9]_i_1__1\ : label is "soft_lutpair31";
begin
  SR(0) <= \^sr\(0);
  de_dd <= \^de_dd\;
\cnt_t_1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969666"
    )
        port map (
      I0 => \cnt_t_1[1]_i_2_n_0\,
      I1 => cnt_t_1(1),
      I2 => \cnt_t_1[4]_i_4_n_0\,
      I3 => \cnt_t_1[1]_i_3_n_0\,
      I4 => R0,
      O => cnt_t(1)
    );
\cnt_t_1[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1_q_m(1),
      I1 => n0_q_m(1),
      O => \cnt_t_1[1]_i_2_n_0\
    );
\cnt_t_1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8888888B"
    )
        port map (
      I0 => \cnt_t_1[1]_i_4_n_0\,
      I1 => cnt_t_1(4),
      I2 => cnt_t_1(2),
      I3 => cnt_t_1(1),
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[4]_i_12_n_0\,
      O => \cnt_t_1[1]_i_3_n_0\
    );
\cnt_t_1[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4D4D44DD4DDD4D"
    )
        port map (
      I0 => n0_q_m(3),
      I1 => n1_q_m(3),
      I2 => n0_q_m(2),
      I3 => n1_q_m(2),
      I4 => n1_q_m(1),
      I5 => n0_q_m(1),
      O => \cnt_t_1[1]_i_4_n_0\
    );
\cnt_t_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4B44BB44B4BB4"
    )
        port map (
      I0 => n0_q_m(1),
      I1 => n1_q_m(1),
      I2 => n0_q_m(2),
      I3 => n1_q_m(2),
      I4 => cnt_t_1(2),
      I5 => \cnt_t_1[2]_i_2_n_0\,
      O => cnt_t(2)
    );
\cnt_t_1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72E400F072E40000"
    )
        port map (
      I0 => R0,
      I1 => \cnt_t_1[1]_i_3_n_0\,
      I2 => \cnt_t_1[1]_i_2_n_0\,
      I3 => cnt_t_1(1),
      I4 => \cnt_t_1[4]_i_4_n_0\,
      I5 => q_m_d(8),
      O => \cnt_t_1[2]_i_2_n_0\
    );
\cnt_t_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FEFDF2010E0D02"
    )
        port map (
      I0 => \cnt_t_1[3]_i_2_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[4]_i_4_n_0\,
      I3 => \cnt_t_1[3]_i_3_n_0\,
      I4 => \cnt_t_1[3]_i_4_n_0\,
      I5 => \cnt_t_1[3]_i_5_n_0\,
      O => cnt_t(3)
    );
\cnt_t_1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3820EF08EF083820"
    )
        port map (
      I0 => cnt_t_1(1),
      I1 => n0_q_m(1),
      I2 => n1_q_m(1),
      I3 => cnt_t_1(2),
      I4 => n1_q_m(2),
      I5 => n0_q_m(2),
      O => \cnt_t_1[3]_i_2_n_0\
    );
\cnt_t_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt_t_1(3),
      I1 => \cnt_t_1[4]_i_8_n_0\,
      O => \cnt_t_1[3]_i_3_n_0\
    );
\cnt_t_1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004041034DFDF34"
    )
        port map (
      I0 => cnt_t_1(1),
      I1 => n0_q_m(1),
      I2 => n1_q_m(1),
      I3 => n1_q_m(2),
      I4 => n0_q_m(2),
      I5 => cnt_t_1(2),
      O => \cnt_t_1[3]_i_4_n_0\
    );
\cnt_t_1[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B200B2FF4DFF4D00"
    )
        port map (
      I0 => \cnt_t_1[3]_i_6_n_0\,
      I1 => \cnt_t_1[4]_i_13_n_0\,
      I2 => cnt_t_1(2),
      I3 => \cnt_t_1[1]_i_3_n_0\,
      I4 => \cnt_t_1[4]_i_11_n_0\,
      I5 => \cnt_t_1[3]_i_3_n_0\,
      O => \cnt_t_1[3]_i_5_n_0\
    );
\cnt_t_1[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB82"
    )
        port map (
      I0 => cnt_t_1(1),
      I1 => n0_q_m(1),
      I2 => n1_q_m(1),
      I3 => R0,
      O => \cnt_t_1[3]_i_6_n_0\
    );
\cnt_t_1[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^de_dd\,
      O => \^sr\(0)
    );
\cnt_t_1[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444D4D444DDDDD4D"
    )
        port map (
      I0 => cnt_t_1(2),
      I1 => \cnt_t_1[4]_i_13_n_0\,
      I2 => cnt_t_1(1),
      I3 => n0_q_m(1),
      I4 => n1_q_m(1),
      I5 => R0,
      O => \cnt_t_1[4]_i_10__0_n_0\
    );
\cnt_t_1[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE8EE88EE88888"
    )
        port map (
      I0 => cnt_t_1(2),
      I1 => \cnt_t_1[4]_i_13_n_0\,
      I2 => n1_q_m(1),
      I3 => n0_q_m(1),
      I4 => cnt_t_1(1),
      I5 => R0,
      O => \cnt_t_1[4]_i_11_n_0\
    );
\cnt_t_1[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB2BFFFF0000BB2B"
    )
        port map (
      I0 => n0_q_m(2),
      I1 => n1_q_m(2),
      I2 => n1_q_m(1),
      I3 => n0_q_m(1),
      I4 => n1_q_m(3),
      I5 => n0_q_m(3),
      O => \cnt_t_1[4]_i_12_n_0\
    );
\cnt_t_1[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => n0_q_m(1),
      I1 => n1_q_m(1),
      I2 => n0_q_m(2),
      I3 => n1_q_m(2),
      O => \cnt_t_1[4]_i_13_n_0\
    );
\cnt_t_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F10EFE0DFD02F2"
    )
        port map (
      I0 => \cnt_t_1[4]_i_3_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[4]_i_4_n_0\,
      I3 => \cnt_t_1[4]_i_5_n_0\,
      I4 => \cnt_t_1[4]_i_6__1_n_0\,
      I5 => \cnt_t_1[4]_i_7_n_0\,
      O => cnt_t(4)
    );
\cnt_t_1[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cnt_t_1[3]_i_2_n_0\,
      I1 => cnt_t_1(3),
      I2 => \cnt_t_1[4]_i_8_n_0\,
      O => \cnt_t_1[4]_i_3_n_0\
    );
\cnt_t_1[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => cnt_t_1(4),
      I1 => cnt_t_1(3),
      I2 => cnt_t_1(1),
      I3 => cnt_t_1(2),
      I4 => \cnt_t_1[4]_i_9_n_0\,
      O => \cnt_t_1[4]_i_4_n_0\
    );
\cnt_t_1[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F03C87B4C30F87"
    )
        port map (
      I0 => \cnt_t_1[4]_i_10__0_n_0\,
      I1 => \cnt_t_1[1]_i_3_n_0\,
      I2 => \cnt_t_1[4]_i_6__1_n_0\,
      I3 => cnt_t_1(3),
      I4 => \cnt_t_1[4]_i_8_n_0\,
      I5 => \cnt_t_1[4]_i_11_n_0\,
      O => \cnt_t_1[4]_i_5_n_0\
    );
\cnt_t_1[4]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_t_1[4]_i_12_n_0\,
      I1 => cnt_t_1(4),
      O => \cnt_t_1[4]_i_6__1_n_0\
    );
\cnt_t_1[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F4FFFF000040F4"
    )
        port map (
      I0 => cnt_t_1(1),
      I1 => \cnt_t_1[1]_i_2_n_0\,
      I2 => \cnt_t_1[4]_i_13_n_0\,
      I3 => cnt_t_1(2),
      I4 => cnt_t_1(3),
      I5 => \cnt_t_1[4]_i_8_n_0\,
      O => \cnt_t_1[4]_i_7_n_0\
    );
\cnt_t_1[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F4BF0BBF0B40F4"
    )
        port map (
      I0 => n0_q_m(1),
      I1 => n1_q_m(1),
      I2 => n1_q_m(2),
      I3 => n0_q_m(2),
      I4 => n1_q_m(3),
      I5 => n0_q_m(3),
      O => \cnt_t_1[4]_i_8_n_0\
    );
\cnt_t_1[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n1_q_m(3),
      I1 => n0_q_m(3),
      I2 => n1_q_m(1),
      I3 => n0_q_m(1),
      I4 => n1_q_m(2),
      I5 => n0_q_m(2),
      O => \cnt_t_1[4]_i_9_n_0\
    );
\cnt_t_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(1),
      Q => cnt_t_1(1),
      R => \^sr\(0)
    );
\cnt_t_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(2),
      Q => cnt_t_1(2),
      R => \^sr\(0)
    );
\cnt_t_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(3),
      Q => cnt_t_1(3),
      R => \^sr\(0)
    );
\cnt_t_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PCLKX1_i,
      CE => '1',
      D => cnt_t(4),
      Q => cnt_t_1(4),
      R => \^sr\(0)
    );
\d_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(0),
      Q => \d_d_reg_n_0_[0]\,
      R => '0'
    );
\d_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(1),
      Q => p_0_in,
      R => '0'
    );
\d_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(2),
      Q => p_1_in,
      R => '0'
    );
\d_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(3),
      Q => p_2_in,
      R => '0'
    );
\d_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(4),
      Q => p_3_in,
      R => '0'
    );
\d_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(5),
      Q => p_4_in5_in,
      R => '0'
    );
\d_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(6),
      Q => p_5_in,
      R => '0'
    );
\d_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => RGB_i(7),
      Q => p_6_in8_in,
      R => '0'
    );
de_d_reg: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => VDE_i,
      Q => de_d,
      R => '0'
    );
de_dd_reg: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => de_d,
      Q => \^de_dd\,
      R => '0'
    );
\n0_q_m[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AA6599A"
    )
        port map (
      I0 => \n0_q_m[3]_i_2_n_0\,
      I1 => \n0_q_m[3]_i_5__1_n_0\,
      I2 => \n0_q_m[3]_i_4_n_0\,
      I3 => \d_d_reg_n_0_[0]\,
      I4 => \n0_q_m[3]_i_3_n_0\,
      O => \n0_q_m[1]_i_1_n_0\
    );
\n0_q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555955556555A665"
    )
        port map (
      I0 => \n0_q_m[3]_i_6_n_0\,
      I1 => \n0_q_m[3]_i_3_n_0\,
      I2 => \d_d_reg_n_0_[0]\,
      I3 => \n0_q_m[3]_i_4_n_0\,
      I4 => \n0_q_m[3]_i_5__1_n_0\,
      I5 => \n0_q_m[3]_i_2_n_0\,
      O => \n0_q_m[2]_i_1_n_0\
    );
\n0_q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \n0_q_m[3]_i_2_n_0\,
      I1 => \n0_q_m[3]_i_3_n_0\,
      I2 => \d_d_reg_n_0_[0]\,
      I3 => \n0_q_m[3]_i_4_n_0\,
      I4 => \n0_q_m[3]_i_5__1_n_0\,
      I5 => \n0_q_m[3]_i_6_n_0\,
      O => \n0_q_m[3]_i_1_n_0\
    );
\n0_q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999669996669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => R0,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => \n0_q_m[3]_i_7_n_0\,
      O => \n0_q_m[3]_i_2_n_0\
    );
\n0_q_m[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_2_in,
      I1 => \d_d_reg_n_0_[0]\,
      I2 => p_0_in,
      O => \n0_q_m[3]_i_3_n_0\
    );
\n0_q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \q_m_d[7]_i_2_n_0\,
      I1 => p_5_in,
      I2 => R0,
      O => \n0_q_m[3]_i_4_n_0\
    );
\n0_q_m[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => R0,
      I1 => \q_m_d[7]_i_2_n_0\,
      I2 => p_4_in5_in,
      I3 => p_6_in8_in,
      I4 => p_5_in,
      O => \n0_q_m[3]_i_5__1_n_0\
    );
\n0_q_m[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069996669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => R0,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => \n0_q_m[3]_i_7_n_0\,
      O => \n0_q_m[3]_i_6_n_0\
    );
\n0_q_m[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => p_4_in5_in,
      I1 => \q_m_d[7]_i_2_n_0\,
      I2 => R0,
      I3 => p_5_in,
      O => \n0_q_m[3]_i_7_n_0\
    );
\n0_q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[1]_i_1_n_0\,
      Q => n0_q_m(1),
      R => '0'
    );
\n0_q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[2]_i_1_n_0\,
      Q => n0_q_m(2),
      R => '0'
    );
\n0_q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \n0_q_m[3]_i_1_n_0\,
      Q => n0_q_m(3),
      R => '0'
    );
\n1_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => RGB_i(0),
      I1 => RGB_i(7),
      I2 => \n1_d[0]_i_2_n_0\,
      I3 => RGB_i(2),
      I4 => RGB_i(1),
      I5 => RGB_i(3),
      O => plusOp6_out(0)
    );
\n1_d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => RGB_i(6),
      I1 => RGB_i(4),
      I2 => RGB_i(5),
      O => \n1_d[0]_i_2_n_0\
    );
\n1_d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[1]_i_2_n_0\,
      I2 => \n1_d[3]_i_3_n_0\,
      O => plusOp6_out(1)
    );
\n1_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => RGB_i(3),
      I1 => RGB_i(2),
      I2 => RGB_i(1),
      I3 => RGB_i(6),
      I4 => RGB_i(5),
      I5 => RGB_i(4),
      O => \n1_d[1]_i_2_n_0\
    );
\n1_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[3]_i_3_n_0\,
      I2 => \n1_d[2]_i_2_n_0\,
      I3 => RGB_i(4),
      I4 => RGB_i(5),
      I5 => RGB_i(6),
      O => plusOp6_out(2)
    );
\n1_d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => RGB_i(1),
      I1 => RGB_i(2),
      I2 => RGB_i(3),
      O => \n1_d[2]_i_2_n_0\
    );
\n1_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1_d[3]_i_2_n_0\,
      I1 => \n1_d[3]_i_3_n_0\,
      I2 => RGB_i(3),
      I3 => RGB_i(2),
      I4 => RGB_i(1),
      I5 => \n1_d[3]_i_4_n_0\,
      O => plusOp6_out(3)
    );
\n1_d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => RGB_i(2),
      I1 => RGB_i(1),
      I2 => RGB_i(3),
      I3 => RGB_i(0),
      I4 => RGB_i(7),
      I5 => \n1_d[0]_i_2_n_0\,
      O => \n1_d[3]_i_2_n_0\
    );
\n1_d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => RGB_i(7),
      I1 => RGB_i(0),
      I2 => RGB_i(5),
      I3 => RGB_i(4),
      I4 => RGB_i(6),
      O => \n1_d[3]_i_3_n_0\
    );
\n1_d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => RGB_i(4),
      I1 => RGB_i(5),
      I2 => RGB_i(6),
      O => \n1_d[3]_i_4_n_0\
    );
\n1_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => plusOp6_out(0),
      Q => n1_d(0),
      R => '0'
    );
\n1_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => plusOp6_out(1),
      Q => n1_d(1),
      R => '0'
    );
\n1_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => plusOp6_out(2),
      Q => n1_d(2),
      R => '0'
    );
\n1_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => plusOp6_out(3),
      Q => n1_d(3),
      R => '0'
    );
\n1_q_m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1_q_m[3]_i_2__1_n_0\,
      I1 => \n0_q_m[3]_i_2_n_0\,
      I2 => \n1_q_m[3]_i_3_n_0\,
      O => int_n1_q_m(1)
    );
\n1_q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A59"
    )
        port map (
      I0 => \n0_q_m[3]_i_6_n_0\,
      I1 => \n1_q_m[3]_i_3_n_0\,
      I2 => \n1_q_m[3]_i_2__1_n_0\,
      I3 => \n0_q_m[3]_i_2_n_0\,
      O => int_n1_q_m(2)
    );
\n1_q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \n0_q_m[3]_i_6_n_0\,
      I1 => \n1_q_m[3]_i_2__1_n_0\,
      I2 => \n1_q_m[3]_i_3_n_0\,
      O => int_n1_q_m(3)
    );
\n1_q_m[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_6_in8_in,
      I1 => p_4_in5_in,
      I2 => \d_d_reg_n_0_[0]\,
      I3 => p_0_in,
      I4 => p_2_in,
      O => \n1_q_m[3]_i_2__1_n_0\
    );
\n1_q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"288214417DD7BEEB"
    )
        port map (
      I0 => p_6_in8_in,
      I1 => \q_m_d[7]_i_2_n_0\,
      I2 => p_5_in,
      I3 => R0,
      I4 => p_4_in5_in,
      I5 => \d_d_reg_n_0_[0]\,
      O => \n1_q_m[3]_i_3_n_0\
    );
\n1_q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => int_n1_q_m(1),
      Q => n1_q_m(1),
      R => '0'
    );
\n1_q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => int_n1_q_m(2),
      Q => n1_q_m(2),
      R => '0'
    );
\n1_q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => int_n1_q_m(3),
      Q => n1_q_m(3),
      R => '0'
    );
\q_m_d[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA5599669566"
    )
        port map (
      I0 => p_0_in,
      I1 => n1_d(2),
      I2 => n1_d(1),
      I3 => \d_d_reg_n_0_[0]\,
      I4 => n1_d(0),
      I5 => n1_d(3),
      O => \q_m_d[1]_i_1__0_n_0\
    );
\q_m_d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      O => \q_m_d[2]_i_1_n_0\
    );
\q_m_d[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => R0,
      I4 => p_2_in,
      O => \q_m_d[3]_i_1_n_0\
    );
\q_m_d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => \d_d_reg_n_0_[0]\,
      O => \q_m_d[4]_i_1_n_0\
    );
\q_m_d[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => R0,
      I1 => \q_m_d[7]_i_2_n_0\,
      I2 => p_4_in5_in,
      O => \q_m_d[5]_i_1__0_n_0\
    );
\q_m_d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_5_in,
      I1 => \q_m_d[7]_i_2_n_0\,
      I2 => p_4_in5_in,
      O => \q_m_d[6]_i_1_n_0\
    );
\q_m_d[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => R0,
      I1 => \q_m_d[7]_i_2_n_0\,
      I2 => p_4_in5_in,
      I3 => p_5_in,
      I4 => p_6_in8_in,
      O => \q_m_d[7]_i_1__0_n_0\
    );
\q_m_d[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \d_d_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_2_in,
      O => \q_m_d[7]_i_2_n_0\
    );
\q_m_d[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105555"
    )
        port map (
      I0 => n1_d(3),
      I1 => n1_d(0),
      I2 => \d_d_reg_n_0_[0]\,
      I3 => n1_d(1),
      I4 => n1_d(2),
      O => R0
    );
\q_m_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \d_d_reg_n_0_[0]\,
      Q => \q_m_d_reg_n_0_[0]\,
      R => '0'
    );
\q_m_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[1]_i_1__0_n_0\,
      Q => \q_m_d_reg_n_0_[1]\,
      R => '0'
    );
\q_m_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[2]_i_1_n_0\,
      Q => \q_m_d_reg_n_0_[2]\,
      R => '0'
    );
\q_m_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[3]_i_1_n_0\,
      Q => \q_m_d_reg_n_0_[3]\,
      R => '0'
    );
\q_m_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[4]_i_1_n_0\,
      Q => \q_m_d_reg_n_0_[4]\,
      R => '0'
    );
\q_m_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[5]_i_1__0_n_0\,
      Q => \q_m_d_reg_n_0_[5]\,
      R => '0'
    );
\q_m_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[6]_i_1_n_0\,
      Q => \q_m_d_reg_n_0_[6]\,
      R => '0'
    );
\q_m_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_m_d[7]_i_1__0_n_0\,
      Q => \q_m_d_reg_n_0_[7]\,
      R => '0'
    );
\q_m_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => R0,
      Q => q_m_d(8),
      R => '0'
    );
\q_out_d[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[0]\,
      O => \q_out_d[0]_i_1__1_n_0\
    );
\q_out_d[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[1]\,
      O => \q_out_d[1]_i_1__1_n_0\
    );
\q_out_d[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[2]\,
      O => q_out0_in(2)
    );
\q_out_d[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[3]\,
      O => \q_out_d[3]_i_1__1_n_0\
    );
\q_out_d[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[4]\,
      O => q_out0_in(4)
    );
\q_out_d[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[5]\,
      O => \q_out_d[5]_i_1__1_n_0\
    );
\q_out_d[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[6]\,
      O => q_out0_in(6)
    );
\q_out_d[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      I3 => \q_m_d_reg_n_0_[7]\,
      O => \q_out_d[7]_i_1__1_n_0\
    );
\q_out_d[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \cnt_t_1[4]_i_4_n_0\,
      I1 => q_m_d(8),
      I2 => \cnt_t_1[1]_i_3_n_0\,
      O => \q_out_d[9]_i_1__1_n_0\
    );
\q_out_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[0]_i_1__1_n_0\,
      Q => Q(0),
      R => \^sr\(0)
    );
\q_out_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[1]_i_1__1_n_0\,
      Q => Q(1),
      R => \^sr\(0)
    );
\q_out_d_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => q_out0_in(2),
      Q => Q(2),
      S => \^sr\(0)
    );
\q_out_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[3]_i_1__1_n_0\,
      Q => Q(3),
      R => \^sr\(0)
    );
\q_out_d_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => q_out0_in(4),
      Q => Q(4),
      S => \^sr\(0)
    );
\q_out_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[5]_i_1__1_n_0\,
      Q => Q(5),
      R => \^sr\(0)
    );
\q_out_d_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => q_out0_in(6),
      Q => Q(6),
      S => \^sr\(0)
    );
\q_out_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[7]_i_1__1_n_0\,
      Q => Q(7),
      R => \^sr\(0)
    );
\q_out_d_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => q_m_d(8),
      Q => Q(8),
      S => \^sr\(0)
    );
\q_out_d_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => PCLKX1_i,
      CE => '1',
      D => \q_out_d[9]_i_1__1_n_0\,
      Q => Q(9),
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_oserdese2_10to1 is
  port (
    int_rst : out STD_LOGIC;
    TMDS_TX_CLK_P : out STD_LOGIC;
    TMDS_TX_CLK_N : out STD_LOGIC;
    PCLKX1_i : in STD_LOGIC;
    RSTn_i : in STD_LOGIC;
    PCLKX5_i : in STD_LOGIC
  );
end system_uihdmitx_0_1_oserdese2_10to1;

architecture STRUCTURE of system_uihdmitx_0_1_oserdese2_10to1 is
  signal cascade_di : STD_LOGIC;
  signal cascade_ti : STD_LOGIC;
  signal dai : STD_LOGIC;
  signal intRst : STD_LOGIC;
  signal \^int_rst\ : STD_LOGIC;
  signal NLW_oserdese2_master_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_inst : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_inst : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of OBUFDS_inst : label is "OBUFDS";
  attribute XILINX_LEGACY_PRIM of int_rst_reg : label is "LDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of int_rst_reg : label is "VCC:GE";
  attribute BOX_TYPE of oserdese2_master : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdese2_slave : label is "PRIMITIVE";
begin
  int_rst <= \^int_rst\;
OBUFDS_inst: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => dai,
      O => TMDS_TX_CLK_P,
      OB => TMDS_TX_CLK_N
    );
int_rst_reg: unisim.vcomponents.LDPE
    generic map(
      INIT => '1'
    )
        port map (
      D => '0',
      G => PCLKX1_i,
      GE => '1',
      PRE => intRst,
      Q => \^int_rst\
    );
int_rst_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => RSTn_i,
      O => intRst
    );
oserdese2_master: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '1',
      D6 => '1',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdese2_master_OFB_UNCONNECTED,
      OQ => dai,
      RST => \^int_rst\,
      SHIFTIN1 => cascade_di,
      SHIFTIN2 => cascade_ti,
      SHIFTOUT1 => NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_master_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_master_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_master_TQ_UNCONNECTED
    );
oserdese2_slave: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdese2_slave_OFB_UNCONNECTED,
      OQ => NLW_oserdese2_slave_OQ_UNCONNECTED,
      RST => \^int_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di,
      SHIFTOUT2 => cascade_ti,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_slave_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_slave_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_oserdese2_10to1_2 is
  port (
    TMDS_TX_P : out STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_TX_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    PCLKX5_i : in STD_LOGIC;
    PCLKX1_i : in STD_LOGIC;
    txdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_uihdmitx_0_1_oserdese2_10to1_2 : entity is "oserdese2_10to1";
end system_uihdmitx_0_1_oserdese2_10to1_2;

architecture STRUCTURE of system_uihdmitx_0_1_oserdese2_10to1_2 is
  signal cascade_di : STD_LOGIC;
  signal cascade_ti : STD_LOGIC;
  signal dai : STD_LOGIC;
  signal NLW_oserdese2_master_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_inst : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_inst : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of OBUFDS_inst : label is "OBUFDS";
  attribute BOX_TYPE of oserdese2_master : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdese2_slave : label is "PRIMITIVE";
begin
OBUFDS_inst: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => dai,
      O => TMDS_TX_P(0),
      OB => TMDS_TX_N(0)
    );
oserdese2_master: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => txdata(0),
      D2 => txdata(1),
      D3 => txdata(2),
      D4 => txdata(3),
      D5 => txdata(4),
      D6 => txdata(5),
      D7 => txdata(6),
      D8 => txdata(7),
      OCE => '1',
      OFB => NLW_oserdese2_master_OFB_UNCONNECTED,
      OQ => dai,
      RST => int_rst,
      SHIFTIN1 => cascade_di,
      SHIFTIN2 => cascade_ti,
      SHIFTOUT1 => NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_master_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_master_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_master_TQ_UNCONNECTED
    );
oserdese2_slave: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => '0',
      D2 => '0',
      D3 => txdata(8),
      D4 => txdata(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdese2_slave_OFB_UNCONNECTED,
      OQ => NLW_oserdese2_slave_OQ_UNCONNECTED,
      RST => int_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di,
      SHIFTOUT2 => cascade_ti,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_slave_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_slave_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_oserdese2_10to1_3 is
  port (
    TMDS_TX_P : out STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_TX_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    PCLKX5_i : in STD_LOGIC;
    PCLKX1_i : in STD_LOGIC;
    txdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_uihdmitx_0_1_oserdese2_10to1_3 : entity is "oserdese2_10to1";
end system_uihdmitx_0_1_oserdese2_10to1_3;

architecture STRUCTURE of system_uihdmitx_0_1_oserdese2_10to1_3 is
  signal cascade_di : STD_LOGIC;
  signal cascade_ti : STD_LOGIC;
  signal dai : STD_LOGIC;
  signal NLW_oserdese2_master_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_inst : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_inst : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of OBUFDS_inst : label is "OBUFDS";
  attribute BOX_TYPE of oserdese2_master : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdese2_slave : label is "PRIMITIVE";
begin
OBUFDS_inst: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => dai,
      O => TMDS_TX_P(0),
      OB => TMDS_TX_N(0)
    );
oserdese2_master: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => txdata(0),
      D2 => txdata(1),
      D3 => txdata(2),
      D4 => txdata(3),
      D5 => txdata(4),
      D6 => txdata(5),
      D7 => txdata(6),
      D8 => txdata(7),
      OCE => '1',
      OFB => NLW_oserdese2_master_OFB_UNCONNECTED,
      OQ => dai,
      RST => int_rst,
      SHIFTIN1 => cascade_di,
      SHIFTIN2 => cascade_ti,
      SHIFTOUT1 => NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_master_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_master_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_master_TQ_UNCONNECTED
    );
oserdese2_slave: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => '0',
      D2 => '0',
      D3 => txdata(8),
      D4 => txdata(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdese2_slave_OFB_UNCONNECTED,
      OQ => NLW_oserdese2_slave_OQ_UNCONNECTED,
      RST => int_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di,
      SHIFTOUT2 => cascade_ti,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_slave_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_slave_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_oserdese2_10to1_4 is
  port (
    TMDS_TX_P : out STD_LOGIC_VECTOR ( 0 to 0 );
    TMDS_TX_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    PCLKX5_i : in STD_LOGIC;
    PCLKX1_i : in STD_LOGIC;
    txdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_uihdmitx_0_1_oserdese2_10to1_4 : entity is "oserdese2_10to1";
end system_uihdmitx_0_1_oserdese2_10to1_4;

architecture STRUCTURE of system_uihdmitx_0_1_oserdese2_10to1_4 is
  signal cascade_di : STD_LOGIC;
  signal cascade_ti : STD_LOGIC;
  signal dai : STD_LOGIC;
  signal NLW_oserdese2_master_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_master_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdese2_slave_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of OBUFDS_inst : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_inst : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of OBUFDS_inst : label is "OBUFDS";
  attribute BOX_TYPE of oserdese2_master : label is "PRIMITIVE";
  attribute BOX_TYPE of oserdese2_slave : label is "PRIMITIVE";
begin
OBUFDS_inst: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => dai,
      O => TMDS_TX_P(0),
      OB => TMDS_TX_N(0)
    );
oserdese2_master: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => txdata(0),
      D2 => txdata(1),
      D3 => txdata(2),
      D4 => txdata(3),
      D5 => txdata(4),
      D6 => txdata(5),
      D7 => txdata(6),
      D8 => txdata(7),
      OCE => '1',
      OFB => NLW_oserdese2_master_OFB_UNCONNECTED,
      OQ => dai,
      RST => int_rst,
      SHIFTIN1 => cascade_di,
      SHIFTIN2 => cascade_ti,
      SHIFTOUT1 => NLW_oserdese2_master_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdese2_master_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_master_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_master_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_master_TQ_UNCONNECTED
    );
oserdese2_slave: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => PCLKX5_i,
      CLKDIV => PCLKX1_i,
      D1 => '0',
      D2 => '0',
      D3 => txdata(8),
      D4 => txdata(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdese2_slave_OFB_UNCONNECTED,
      OQ => NLW_oserdese2_slave_OQ_UNCONNECTED,
      RST => int_rst,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => cascade_di,
      SHIFTOUT2 => cascade_ti,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdese2_slave_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdese2_slave_TFB_UNCONNECTED,
      TQ => NLW_oserdese2_slave_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1_uihdmitx is
  port (
    TMDS_TX_CLK_P : out STD_LOGIC;
    TMDS_TX_CLK_N : out STD_LOGIC;
    TMDS_TX_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_TX_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PCLKX5_i : in STD_LOGIC;
    PCLKX1_i : in STD_LOGIC;
    VDE_i : in STD_LOGIC;
    RGB_i : in STD_LOGIC_VECTOR ( 23 downto 0 );
    HS_i : in STD_LOGIC;
    VS_i : in STD_LOGIC;
    RSTn_i : in STD_LOGIC
  );
end system_uihdmitx_0_1_uihdmitx;

architecture STRUCTURE of system_uihdmitx_0_1_uihdmitx is
  signal Inst_TMDSEncoder_red_n_1 : STD_LOGIC;
  signal de_dd : STD_LOGIC;
  signal intTmdsBlue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal intTmdsGreen : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal intTmdsRed : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal int_rst : STD_LOGIC;
begin
Inst_TMDSEncoder_blue: entity work.system_uihdmitx_0_1_TMDSEncoder
     port map (
      HS_i => HS_i,
      PCLKX1_i => PCLKX1_i,
      Q(9 downto 0) => intTmdsBlue(9 downto 0),
      RGB_i(7 downto 0) => RGB_i(7 downto 0),
      SR(0) => Inst_TMDSEncoder_red_n_1,
      VS_i => VS_i,
      de_dd => de_dd
    );
Inst_TMDSEncoder_green: entity work.system_uihdmitx_0_1_TMDSEncoder_0
     port map (
      PCLKX1_i => PCLKX1_i,
      Q(9 downto 0) => intTmdsGreen(9 downto 0),
      RGB_i(7 downto 0) => RGB_i(15 downto 8),
      SR(0) => Inst_TMDSEncoder_red_n_1
    );
Inst_TMDSEncoder_red: entity work.system_uihdmitx_0_1_TMDSEncoder_1
     port map (
      PCLKX1_i => PCLKX1_i,
      Q(9 downto 0) => intTmdsRed(9 downto 0),
      RGB_i(7 downto 0) => RGB_i(23 downto 16),
      SR(0) => Inst_TMDSEncoder_red_n_1,
      VDE_i => VDE_i,
      de_dd => de_dd
    );
\family_7.Inst_clk_oserdese2_10to1\: entity work.system_uihdmitx_0_1_oserdese2_10to1
     port map (
      PCLKX1_i => PCLKX1_i,
      PCLKX5_i => PCLKX5_i,
      RSTn_i => RSTn_i,
      TMDS_TX_CLK_N => TMDS_TX_CLK_N,
      TMDS_TX_CLK_P => TMDS_TX_CLK_P,
      int_rst => int_rst
    );
\family_7.Inst_d0_serializer_10_1\: entity work.system_uihdmitx_0_1_oserdese2_10to1_2
     port map (
      PCLKX1_i => PCLKX1_i,
      PCLKX5_i => PCLKX5_i,
      TMDS_TX_N(0) => TMDS_TX_N(0),
      TMDS_TX_P(0) => TMDS_TX_P(0),
      int_rst => int_rst,
      txdata(9 downto 0) => intTmdsBlue(9 downto 0)
    );
\family_7.Inst_d1_serializer_10_1\: entity work.system_uihdmitx_0_1_oserdese2_10to1_3
     port map (
      PCLKX1_i => PCLKX1_i,
      PCLKX5_i => PCLKX5_i,
      TMDS_TX_N(0) => TMDS_TX_N(1),
      TMDS_TX_P(0) => TMDS_TX_P(1),
      int_rst => int_rst,
      txdata(9 downto 0) => intTmdsGreen(9 downto 0)
    );
\family_7.Inst_d2_serializer_10_1\: entity work.system_uihdmitx_0_1_oserdese2_10to1_4
     port map (
      PCLKX1_i => PCLKX1_i,
      PCLKX5_i => PCLKX5_i,
      TMDS_TX_N(0) => TMDS_TX_N(2),
      TMDS_TX_P(0) => TMDS_TX_P(2),
      int_rst => int_rst,
      txdata(9 downto 0) => intTmdsRed(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_uihdmitx_0_1 is
  port (
    RSTn_i : in STD_LOGIC;
    VS_i : in STD_LOGIC;
    HS_i : in STD_LOGIC;
    VDE_i : in STD_LOGIC;
    RGB_i : in STD_LOGIC_VECTOR ( 23 downto 0 );
    PCLKX1_i : in STD_LOGIC;
    PCLKX2_5_i : in STD_LOGIC;
    PCLKX5_i : in STD_LOGIC;
    TMDS_TX_CLK_P : out STD_LOGIC;
    TMDS_TX_CLK_N : out STD_LOGIC;
    TMDS_TX_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_TX_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_uihdmitx_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_uihdmitx_0_1 : entity is "system_uihdmitx_0_1,uihdmitx,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_uihdmitx_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_uihdmitx_0_1 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_uihdmitx_0_1 : entity is "uihdmitx,Vivado 2022.2";
end system_uihdmitx_0_1;

architecture STRUCTURE of system_uihdmitx_0_1 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of HS_i : signal is "xilinx.com:interface:vid_io:1.0 vid_in HSYNC";
  attribute X_INTERFACE_INFO of TMDS_TX_CLK_N : signal is "xilinx.com:signal:clock:1.0 TMDS_TX_CLK_N CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of TMDS_TX_CLK_N : signal is "XIL_INTERFACENAME TMDS_TX_CLK_N, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_uihdmitx_0_1_TMDS_TX_CLK_N, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_TX_CLK_P : signal is "xilinx.com:signal:clock:1.0 TMDS_TX_CLK_P CLK";
  attribute X_INTERFACE_PARAMETER of TMDS_TX_CLK_P : signal is "XIL_INTERFACENAME TMDS_TX_CLK_P, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_uihdmitx_0_1_TMDS_TX_CLK_P, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of VDE_i : signal is "xilinx.com:interface:vid_io:1.0 vid_in ACTIVE_VIDEO";
  attribute X_INTERFACE_INFO of VS_i : signal is "xilinx.com:interface:vid_io:1.0 vid_in VSYNC";
  attribute X_INTERFACE_INFO of RGB_i : signal is "xilinx.com:interface:vid_io:1.0 vid_in DATA";
begin
inst: entity work.system_uihdmitx_0_1_uihdmitx
     port map (
      HS_i => HS_i,
      PCLKX1_i => PCLKX1_i,
      PCLKX5_i => PCLKX5_i,
      RGB_i(23 downto 0) => RGB_i(23 downto 0),
      RSTn_i => RSTn_i,
      TMDS_TX_CLK_N => TMDS_TX_CLK_N,
      TMDS_TX_CLK_P => TMDS_TX_CLK_P,
      TMDS_TX_N(2 downto 0) => TMDS_TX_N(2 downto 0),
      TMDS_TX_P(2 downto 0) => TMDS_TX_P(2 downto 0),
      VDE_i => VDE_i,
      VS_i => VS_i
    );
end STRUCTURE;
