/*
 * SATA Gen3 speed (6Gbps) exhibit high error rate.
 * Workaround: Before enabling SATA controller perform below write operations
 */
#define SRDS_BASE 0x1eb0000 /* SerDes 2 */
#include <../serdes_10g.rcw>

.pbi
write LNmSSCR1(6), 0x00502880 /* lane G */
write LNmSSCR1(7), 0x00502880 /* lane H */
.end

#undef SRDS_BASE
