Source Block: hdl/library/axi_ad9361/axi_ad9361_tdd_if.v@88:106@HdlStmProcess
                             (tdd_tx_rf_en_d ^ tdd_tx_rf_en);
  end else
    assign ad9361_enable_s = (tdd_rx_rf_en | tdd_tx_rf_en);
  endgenerate

  always @(posedge clk) begin
    if(rst == 1'b1) begin
      tdd_vco_overlap <= 1'b0;
      tdd_rf_overlap <= 1'b0;
    end else begin
      tdd_vco_overlap <= tdd_rx_vco_en & tdd_tx_vco_en;
      tdd_rf_overlap <= tdd_rx_rf_en & tdd_tx_rf_en;
    end
  end

  assign ad9361_tdd_status = {6'b0, tdd_rf_overlap, tdd_vco_overlap};

  assign ad9361_txnrx = ad9361_txnrx_s;
  assign ad9361_enable = ad9361_enable_s;

Diff Content:
- 94     if(rst == 1'b1) begin
+ 94     if (rst == 1'b1) begin

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_tdd_if.v@75:95

  // just one VCO can be enabled at a time
  assign ad9361_txnrx_s = tdd_tx_vco_en & ~tdd_rx_vco_en;

  generate
  if (LEVEL_OR_PULSE_N == PULSE_MODE) begin
    reg  tdd_rx_rf_en_d = 1'b0;
    reg  tdd_tx_rf_en_d = 1'b0;
    always @(posedge clk) begin
      tdd_rx_rf_en_d <= tdd_rx_rf_en;
      tdd_tx_rf_en_d <= tdd_tx_rf_en;
    end
    assign ad9361_enable_s = (tdd_rx_rf_en_d ^ tdd_rx_rf_en) ||
                             (tdd_tx_rf_en_d ^ tdd_tx_rf_en);
  end else
    assign ad9361_enable_s = (tdd_rx_rf_en | tdd_tx_rf_en);
  endgenerate

  always @(posedge clk) begin
    if(rst == 1'b1) begin
      tdd_vco_overlap <= 1'b0;

