Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 10 05:26:59 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (970)
5. checking no_input_delay (21)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_L/U_SCCB/tick_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_top_SCCB_R/U_SCCB/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (970)
--------------------------------------------------
 There are 970 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.999    -2921.498                   2283                28659        0.065        0.000                      0                28659        3.000        0.000                       0                 14512  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0                                                                                                                                                        37.424        0.000                       0                    34  
sys_clk_pin                    -0.081       -0.242                      3                14707        0.095        0.000                      0                14707        4.500        0.000                       0                 14470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin        vga_clk_clk_wiz_0       -4.999    -2083.893                    488                  512        0.984        0.000                      0                  512  
vga_clk_clk_wiz_0  sys_clk_pin             -1.865     -837.363                   1792                13440        0.065        0.000                      0                13440  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.081ns,  Total Violation       -0.242ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][38][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 1.250ns (12.745%)  route 8.558ns (87.255%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.502     9.272    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.152     9.424 f  U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2/O
                         net (fo=4, routed)           0.917    10.341    U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.332    10.673 r  U_vga_controller/U_Pixel_Counter/mem_L[0][38][13]_i_2/O
                         net (fo=3, routed)           1.385    12.058    U_vga_controller/U_Pixel_Counter/mem_L[0][38][13]_i_2_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.124    12.182 r  U_vga_controller/U_Pixel_Counter/mem_L[2][38][13]_i_1/O
                         net (fo=28, routed)          2.696    14.879    U_DepthAlgorithm_Census/mem_R_reg[2][38][0]_0[0]
    SLICE_X7Y3           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][38][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.517    14.858    U_DepthAlgorithm_Census/clk
    SLICE_X7Y3           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][38][1]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.798    U_DepthAlgorithm_Census/mem_L_reg[2][38][1]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][38][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 1.250ns (12.745%)  route 8.558ns (87.255%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.502     9.272    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.152     9.424 f  U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2/O
                         net (fo=4, routed)           0.917    10.341    U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.332    10.673 r  U_vga_controller/U_Pixel_Counter/mem_L[0][38][13]_i_2/O
                         net (fo=3, routed)           1.385    12.058    U_vga_controller/U_Pixel_Counter/mem_L[0][38][13]_i_2_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.124    12.182 r  U_vga_controller/U_Pixel_Counter/mem_L[2][38][13]_i_1/O
                         net (fo=28, routed)          2.696    14.879    U_DepthAlgorithm_Census/mem_R_reg[2][38][0]_0[0]
    SLICE_X7Y3           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][38][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.517    14.858    U_DepthAlgorithm_Census/clk
    SLICE_X7Y3           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][38][3]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.798    U_DepthAlgorithm_Census/mem_L_reg[2][38][3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][38][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 1.250ns (12.745%)  route 8.558ns (87.255%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.502     9.272    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.152     9.424 f  U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2/O
                         net (fo=4, routed)           0.917    10.341    U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.332    10.673 r  U_vga_controller/U_Pixel_Counter/mem_L[0][38][13]_i_2/O
                         net (fo=3, routed)           1.385    12.058    U_vga_controller/U_Pixel_Counter/mem_L[0][38][13]_i_2_n_0
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.124    12.182 r  U_vga_controller/U_Pixel_Counter/mem_L[2][38][13]_i_1/O
                         net (fo=28, routed)          2.696    14.879    U_DepthAlgorithm_Census/mem_R_reg[2][38][0]_0[0]
    SLICE_X7Y3           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][38][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.517    14.858    U_DepthAlgorithm_Census/clk
    SLICE_X7Y3           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][38][0]/C
                         clock pessimism              0.180    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X7Y3           FDRE (Setup_fdre_C_CE)      -0.205    14.798    U_DepthAlgorithm_Census/mem_R_reg[2][38][0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][46][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 1.250ns (12.886%)  route 8.451ns (87.114%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.502     9.272    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.152     9.424 f  U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2/O
                         net (fo=4, routed)           0.787    10.211    U_vga_controller/U_Pixel_Counter/mem_L[0][32][13]_i_2_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.332    10.543 r  U_vga_controller/U_Pixel_Counter/mem_L[0][46][13]_i_2/O
                         net (fo=3, routed)           1.235    11.779    U_vga_controller/U_Pixel_Counter/mem_L[0][46][13]_i_2_n_0
    SLICE_X30Y64         LUT4 (Prop_lut4_I3_O)        0.124    11.903 r  U_vga_controller/U_Pixel_Counter/mem_L[2][46][13]_i_1/O
                         net (fo=28, routed)          2.869    14.771    U_DepthAlgorithm_Census/mem_R_reg[2][46][0]_0[0]
    SLICE_X63Y11         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][46][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.516    14.857    U_DepthAlgorithm_Census/clk
    SLICE_X63Y11         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][46][7]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X63Y11         FDRE (Setup_fdre_C_CE)      -0.205    14.797    U_DepthAlgorithm_Census/mem_L_reg[2][46][7]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.771    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][54][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 1.043ns (11.000%)  route 8.438ns (89.000%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.495     9.266    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.124     9.390 f  U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3/O
                         net (fo=4, routed)           0.857    10.247    U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  U_vga_controller/U_Pixel_Counter/mem_L[0][54][13]_i_2/O
                         net (fo=3, routed)           1.219    11.590    U_vga_controller/U_Pixel_Counter/mem_L[0][54][13]_i_2_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I3_O)        0.153    11.743 r  U_vga_controller/U_Pixel_Counter/mem_L[2][54][13]_i_1/O
                         net (fo=28, routed)          2.809    14.552    U_DepthAlgorithm_Census/mem_R_reg[2][54][0]_0[0]
    SLICE_X0Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][54][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.518    14.859    U_DepthAlgorithm_Census/clk
    SLICE_X0Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][54][1]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X0Y7           FDRE (Setup_fdre_C_CE)      -0.408    14.596    U_DepthAlgorithm_Census/mem_L_reg[2][54][1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][54][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 1.043ns (11.000%)  route 8.438ns (89.000%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.495     9.266    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.124     9.390 f  U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3/O
                         net (fo=4, routed)           0.857    10.247    U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.371 r  U_vga_controller/U_Pixel_Counter/mem_L[0][54][13]_i_2/O
                         net (fo=3, routed)           1.219    11.590    U_vga_controller/U_Pixel_Counter/mem_L[0][54][13]_i_2_n_0
    SLICE_X29Y62         LUT4 (Prop_lut4_I3_O)        0.153    11.743 r  U_vga_controller/U_Pixel_Counter/mem_L[2][54][13]_i_1/O
                         net (fo=28, routed)          2.809    14.552    U_DepthAlgorithm_Census/mem_R_reg[2][54][0]_0[0]
    SLICE_X0Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][54][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.518    14.859    U_DepthAlgorithm_Census/clk
    SLICE_X0Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][54][0]/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X0Y7           FDRE (Setup_fdre_C_CE)      -0.408    14.596    U_DepthAlgorithm_Census/mem_R_reg[2][54][0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][53][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 1.040ns (10.982%)  route 8.430ns (89.018%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.495     9.266    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.124     9.390 f  U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3/O
                         net (fo=4, routed)           0.692    10.082    U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.206 r  U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2/O
                         net (fo=3, routed)           0.941    11.147    U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2_n_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.297 r  U_vga_controller/U_Pixel_Counter/mem_L[2][53][13]_i_1/O
                         net (fo=28, routed)          3.244    14.541    U_DepthAlgorithm_Census/mem_R_reg[2][53][0]_0[0]
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][5]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X61Y1          FDRE (Setup_fdre_C_CE)      -0.413    14.592    U_DepthAlgorithm_Census/mem_L_reg[2][53][5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][53][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 1.040ns (10.982%)  route 8.430ns (89.018%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.495     9.266    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.124     9.390 f  U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3/O
                         net (fo=4, routed)           0.692    10.082    U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.206 r  U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2/O
                         net (fo=3, routed)           0.941    11.147    U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2_n_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.297 r  U_vga_controller/U_Pixel_Counter/mem_L[2][53][13]_i_1/O
                         net (fo=28, routed)          3.244    14.541    U_DepthAlgorithm_Census/mem_R_reg[2][53][0]_0[0]
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][53][7]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X61Y1          FDRE (Setup_fdre_C_CE)      -0.413    14.592    U_DepthAlgorithm_Census/mem_L_reg[2][53][7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][53][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 1.040ns (10.982%)  route 8.430ns (89.018%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.495     9.266    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.124     9.390 f  U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3/O
                         net (fo=4, routed)           0.692    10.082    U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.206 r  U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2/O
                         net (fo=3, routed)           0.941    11.147    U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2_n_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.297 r  U_vga_controller/U_Pixel_Counter/mem_L[2][53][13]_i_1/O
                         net (fo=28, routed)          3.244    14.541    U_DepthAlgorithm_Census/mem_R_reg[2][53][0]_0[0]
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][53][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][53][2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X61Y1          FDRE (Setup_fdre_C_CE)      -0.413    14.592    U_DepthAlgorithm_Census/mem_R_reg[2][53][2]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[2][53][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 1.040ns (10.982%)  route 8.430ns (89.018%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.550     5.071    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          1.058     6.647    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.771 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_11/O
                         net (fo=87, routed)          2.495     9.266    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.124     9.390 f  U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3/O
                         net (fo=4, routed)           0.692    10.082    U_vga_controller/U_Pixel_Counter/mem_L[0][39][13]_i_3_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.206 r  U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2/O
                         net (fo=3, routed)           0.941    11.147    U_vga_controller/U_Pixel_Counter/mem_L[0][53][13]_i_2_n_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.297 r  U_vga_controller/U_Pixel_Counter/mem_L[2][53][13]_i_1/O
                         net (fo=28, routed)          3.244    14.541    U_DepthAlgorithm_Census/mem_R_reg[2][53][0]_0[0]
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][53][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X61Y1          FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][53][3]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X61Y1          FDRE (Setup_fdre_C_CE)      -0.413    14.592    U_DepthAlgorithm_Census/mem_R_reg[2][53][3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_R_reg[0][1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R_reg[0][2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.231ns (51.358%)  route 0.219ns (48.642%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.633     1.517    U_DepthAlgorithm_Census/clk
    SLICE_X35Y120        FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_DepthAlgorithm_Census/mem_R_reg[0][1][11]/Q
                         net (fo=3, routed)           0.168     1.826    U_DepthAlgorithm_Census/mem_R_reg[0][1]_20[11]
    SLICE_X39Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  U_DepthAlgorithm_Census/window_R[0][2][11]_i_2/O
                         net (fo=1, routed)           0.050     1.921    U_DepthAlgorithm_Census/window_R[0][2][11]_i_2_n_0
    SLICE_X39Y120        LUT5 (Prop_lut5_I0_O)        0.045     1.966 r  U_DepthAlgorithm_Census/window_R[0][2][11]_i_1/O
                         net (fo=1, routed)           0.000     1.966    U_DepthAlgorithm_Census/mem_R__1[11]
    SLICE_X39Y120        FDRE                                         r  U_DepthAlgorithm_Census/window_R_reg[0][2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.905     2.033    U_DepthAlgorithm_Census/clk
    SLICE_X39Y120        FDRE                                         r  U_DepthAlgorithm_Census/window_R_reg[0][2][11]/C
                         clock pessimism             -0.253     1.779    
    SLICE_X39Y120        FDRE (Hold_fdre_C_D)         0.092     1.871    U_DepthAlgorithm_Census/window_R_reg[0][2][11]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[2][0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.664%)  route 0.318ns (60.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.566     1.449    U_DepthAlgorithm_Census/clk
    SLICE_X54Y45         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  U_DepthAlgorithm_Census/mem_L_reg[2][0][11]/Q
                         net (fo=3, routed)           0.318     1.931    U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][0][11]
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.976 r  U_DepthAlgorithm_Census/window_L[2][1][11]_i_1/O
                         net (fo=1, routed)           0.000     1.976    U_DepthAlgorithm_Census/window_L[2][1][11]_i_1_n_0
    SLICE_X55Y52         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.835     1.963    U_DepthAlgorithm_Census/clk
    SLICE_X55Y52         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][11]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.091     1.810    U_DepthAlgorithm_Census/window_L_reg[2][1][11]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.589     1.472    U_top_SCCB_L/U_SCCB/clk
    SLICE_X65Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.133     1.746    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.048     1.794 r  U_top_SCCB_L/U_SCCB/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U_top_SCCB_L/U_SCCB/p_0_in[2]
    SLICE_X64Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.858     1.986    U_top_SCCB_L/U_SCCB/clk
    SLICE_X64Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.131     1.616    U_top_SCCB_L/U_SCCB/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.589     1.472    U_top_SCCB_L/U_SCCB/clk
    SLICE_X65Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.133     1.746    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.791 r  U_top_SCCB_L/U_SCCB/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U_top_SCCB_L/U_SCCB/p_0_in[1]
    SLICE_X64Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.858     1.986    U_top_SCCB_L/U_SCCB/clk
    SLICE_X64Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.120     1.605    U_top_SCCB_L/U_SCCB/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.589     1.472    U_top_SCCB_L/U_SCCB/clk
    SLICE_X65Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_top_SCCB_L/U_SCCB/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.137     1.750    U_top_SCCB_L/U_SCCB/counter_reg_reg[0]
    SLICE_X64Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  U_top_SCCB_L/U_SCCB/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_top_SCCB_L/U_SCCB/p_0_in[4]
    SLICE_X64Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.858     1.986    U_top_SCCB_L/U_SCCB/clk
    SLICE_X64Y86         FDCE                                         r  U_top_SCCB_L/U_SCCB/counter_reg_reg[4]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.121     1.606    U_top_SCCB_L/U_SCCB/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_R_reg[2][0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R_reg[2][1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.976%)  route 0.361ns (66.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.561     1.444    U_DepthAlgorithm_Census/clk
    SLICE_X28Y10         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[2][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_DepthAlgorithm_Census/mem_R_reg[2][0][1]/Q
                         net (fo=3, routed)           0.361     1.947    U_DepthAlgorithm_Census/mem_R_reg[2][0]_339[1]
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.992 r  U_DepthAlgorithm_Census/window_R[2][1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.992    U_DepthAlgorithm_Census/window_R[2][1][1]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  U_DepthAlgorithm_Census/window_R_reg[2][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.828     1.955    U_DepthAlgorithm_Census/clk
    SLICE_X36Y12         FDRE                                         r  U_DepthAlgorithm_Census/window_R_reg[2][1][1]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.092     1.798    U_DepthAlgorithm_Census/window_R_reg[2][1][1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.590     1.473    U_top_SCCB_R/U_SCCB/clk
    SLICE_X60Y89         FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  U_top_SCCB_R/U_SCCB/counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.073     1.694    U_top_SCCB_R/U_SCCB/counter_reg_reg[2]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.098     1.792 r  U_top_SCCB_R/U_SCCB/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    U_top_SCCB_R/U_SCCB/p_0_in__0[4]
    SLICE_X60Y89         FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.860     1.987    U_top_SCCB_R/U_SCCB/clk
    SLICE_X60Y89         FDCE                                         r  U_top_SCCB_R/U_SCCB/counter_reg_reg[4]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.121     1.594    U_top_SCCB_R/U_SCCB/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[0][1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[0][2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.231ns (39.460%)  route 0.354ns (60.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.633     1.517    U_DepthAlgorithm_Census/clk
    SLICE_X35Y120        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_DepthAlgorithm_Census/mem_L_reg[0][1][11]/Q
                         net (fo=3, routed)           0.301     1.958    U_DepthAlgorithm_Census/mem_L_reg_n_0_[0][1][11]
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.045     2.003 r  U_DepthAlgorithm_Census/window_L[0][2][11]_i_2/O
                         net (fo=1, routed)           0.054     2.057    U_DepthAlgorithm_Census/window_L[0][2][11]_i_2_n_0
    SLICE_X38Y118        LUT5 (Prop_lut5_I0_O)        0.045     2.102 r  U_DepthAlgorithm_Census/window_L[0][2][11]_i_1/O
                         net (fo=1, routed)           0.000     2.102    U_DepthAlgorithm_Census/mem_L__0[11]
    SLICE_X38Y118        FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.907     2.035    U_DepthAlgorithm_Census/clk
    SLICE_X38Y118        FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[0][2][11]/C
                         clock pessimism             -0.253     1.781    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.121     1.902    U_DepthAlgorithm_Census/window_L_reg[0][2][11]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_top_SCCB_L/U_SCCB/p_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_SCCB_L/U_SCCB/p_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.766%)  route 0.131ns (41.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.592     1.475    U_top_SCCB_L/U_SCCB/clk
    SLICE_X63Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_SCCB_L/U_SCCB/p_counter_reg[2]/Q
                         net (fo=7, routed)           0.131     1.747    U_top_SCCB_L/U_SCCB/p_counter[2]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  U_top_SCCB_L/U_SCCB/p_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_top_SCCB_L/U_SCCB/p_1_in[4]
    SLICE_X65Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.862     1.990    U_top_SCCB_L/U_SCCB/clk
    SLICE_X65Y91         FDCE                                         r  U_top_SCCB_L/U_SCCB/p_counter_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.092     1.583    U_top_SCCB_L/U_SCCB/p_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.227ns (75.654%)  route 0.073ns (24.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.640     1.524    U_DepthAlgorithm_Census/clk
    SLICE_X49Y116        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDCE (Prop_fdce_C_Q)         0.128     1.652 r  U_DepthAlgorithm_Census/j_reg[3]_rep__1/Q
                         net (fo=123, routed)         0.073     1.725    U_DepthAlgorithm_Census/j_reg[3]_rep__1_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I1_O)        0.099     1.824 r  U_DepthAlgorithm_Census/j[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    U_DepthAlgorithm_Census/j_next[4]
    SLICE_X49Y116        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.912     2.040    U_DepthAlgorithm_Census/clk
    SLICE_X49Y116        FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X49Y116        FDCE (Hold_fdce_C_D)         0.091     1.615    U_DepthAlgorithm_Census/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20   U_top_SCCB_L/U_SCCB_ROM/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y36   U_DepthAlgorithm_Census/mem_L_reg[1][151][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y35   U_DepthAlgorithm_Census/mem_L_reg[1][151][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y49   U_DepthAlgorithm_Census/mem_L_reg[1][151][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y49   U_DepthAlgorithm_Census/mem_L_reg[1][151][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y35    U_DepthAlgorithm_Census/mem_L_reg[1][151][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y35    U_DepthAlgorithm_Census/mem_L_reg[1][151][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y36   U_DepthAlgorithm_Census/mem_L_reg[1][151][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y120  U_DepthAlgorithm_Census/mem_R_reg[0][105][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y120  U_DepthAlgorithm_Census/j_reg[3]_rep__18/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y119  U_DepthAlgorithm_Census/mem_R_reg[0][113][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y119  U_DepthAlgorithm_Census/mem_R_reg[0][113][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y120  U_DepthAlgorithm_Census/mem_L_reg[0][105][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128  U_DepthAlgorithm_Census/mem_R_reg[0][120][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y121  U_DepthAlgorithm_Census/mem_L_reg[0][110][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y119  U_DepthAlgorithm_Census/mem_L_reg[0][113][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y130   U_DepthAlgorithm_Census/mem_R_reg[0][127][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y119  U_DepthAlgorithm_Census/mem_L_reg[0][113][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   U_DepthAlgorithm_Census/mem_L_reg[1][151][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y49   U_DepthAlgorithm_Census/mem_L_reg[1][151][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y36   U_DepthAlgorithm_Census/mem_L_reg[1][151][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y36   U_DepthAlgorithm_Census/mem_L_reg[1][152][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y70   U_DepthAlgorithm_Census/mem_L_reg[1][152][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y54   U_DepthAlgorithm_Census/mem_L_reg[1][152][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y70   U_DepthAlgorithm_Census/mem_L_reg[1][152][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y70   U_DepthAlgorithm_Census/mem_L_reg[1][152][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y47    U_DepthAlgorithm_Census/mem_L_reg[1][152][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y36   U_DepthAlgorithm_Census/mem_L_reg[1][152][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  vga_clk_clk_wiz_0

Setup :          488  Failing Endpoints,  Worst Slack       -4.999ns,  Total Violation    -2083.892ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.605ns  (logic 5.912ns (55.748%)  route 4.693ns (44.252%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[14])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=7, routed)           1.443    44.220    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    44.344 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6_replica/O
                         net (fo=4, routed)           1.334    45.678    U_FrameBufferRight/qvga_addr10_0[14]_repN_alias
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.238    41.245    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.679    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -45.678    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.607ns  (logic 5.912ns (55.738%)  route 4.695ns (44.262%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[0])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=4, routed)           1.484    44.261    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.124    44.385 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20_replica_1/O
                         net (fo=5, routed)           1.295    45.680    U_FrameBufferRight/qvga_addr10_0[0]_repN_1_alias
    RAMB36_X2Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.485    41.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.238    41.247    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.681    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                         -45.680    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.573ns  (logic 5.912ns (55.914%)  route 4.661ns (44.086%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[8])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=5, routed)           1.659    44.435    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X50Y79         LUT4 (Prop_lut4_I0_O)        0.124    44.559 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12_replica/O
                         net (fo=4, routed)           1.087    45.646    U_FrameBufferRight/qvga_addr10_0[8]_repN_alias
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.238    41.245    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.679    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -45.646    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.948ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.555ns  (logic 5.912ns (56.010%)  route 4.643ns (43.990%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[0])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=4, routed)           1.484    44.261    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.124    44.385 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20_replica_1/O
                         net (fo=5, routed)           1.243    45.628    U_FrameBufferRight/qvga_addr10_0[0]_repN_1_alias
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.484    41.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.238    41.246    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.680    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -45.628    
  -------------------------------------------------------------------
                         slack                                 -4.948    

Slack (VIOLATED) :        -4.939ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.545ns  (logic 5.912ns (56.066%)  route 4.633ns (43.934%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[3])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=4, routed)           1.344    44.121    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X57Y79         LUT4 (Prop_lut4_I0_O)        0.124    44.245 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=9, routed)           1.373    45.618    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.238    41.245    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.679    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -45.618    
  -------------------------------------------------------------------
                         slack                                 -4.939    

Slack (VIOLATED) :        -4.932ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.537ns  (logic 5.912ns (56.110%)  route 4.625ns (43.890%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[1])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=10, routed)          1.273    44.049    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.124    44.173 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0_replica/O
                         net (fo=5, routed)           1.436    45.609    U_FrameBufferLeft/ADDRBWRADDR[1]_repN_alias
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.482    41.482    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.238    41.244    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.678    U_FrameBufferLeft/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -45.609    
  -------------------------------------------------------------------
                         slack                                 -4.932    

Slack (VIOLATED) :        -4.910ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.516ns  (logic 5.912ns (56.217%)  route 4.604ns (43.783%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[7])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=5, routed)           1.303    44.079    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X48Y80         LUT4 (Prop_lut4_I0_O)        0.124    44.203 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13_replica_2/O
                         net (fo=4, routed)           1.386    45.589    U_FrameBufferRight/qvga_addr10_0[7]_repN_2_alias
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.238    41.245    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.679    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -45.589    
  -------------------------------------------------------------------
                         slack                                 -4.910    

Slack (VIOLATED) :        -4.905ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.511ns  (logic 5.912ns (56.244%)  route 4.599ns (43.756%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[1])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=10, routed)          1.648    44.424    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X50Y79         LUT4 (Prop_lut4_I0_O)        0.124    44.549 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19_replica_2/O
                         net (fo=1, routed)           1.036    45.584    U_FrameBufferRight/qvga_addr10_0[1]_repN_2_alias
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483    41.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.238    41.245    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    40.679    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -45.584    
  -------------------------------------------------------------------
                         slack                                 -4.905    

Slack (VIOLATED) :        -4.904ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.511ns  (logic 5.912ns (56.248%)  route 4.599ns (43.752%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[14])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=7, routed)           1.471    44.247    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.124    44.371 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6_replica_1/O
                         net (fo=2, routed)           1.212    45.584    U_FrameBufferRight/qvga_addr10_0[14]_repN_1_alias
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.484    41.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y18         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.238    41.246    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.680    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         40.680    
                         arrival time                         -45.584    
  -------------------------------------------------------------------
                         slack                                 -4.904    

Slack (VIOLATED) :        -4.861ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        10.469ns  (logic 5.912ns (56.471%)  route 4.557ns (43.529%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 35.073 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.552    35.073    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419    35.492 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=26, routed)          1.349    36.841    U_vga_controller/U_Pixel_Counter/Q[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299    37.140 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5/O
                         net (fo=4, routed)           0.566    37.707    U_qvga_addr_decoder/D[3]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_D[3]_P[14])
                                                      5.070    42.777 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=7, routed)           1.471    44.247    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.124    44.371 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6_replica_1/O
                         net (fo=2, routed)           1.171    45.542    U_FrameBufferRight/qvga_addr10_0[14]_repN_1_alias
    RAMB36_X2Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.485    41.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.238    41.247    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.681    U_FrameBufferRight/mem_reg_0_12
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                         -45.542    
  -------------------------------------------------------------------
                         slack                                 -4.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.226ns (27.165%)  route 0.606ns (72.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.560     1.443    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=36, routed)          0.353     1.925    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.098     2.023 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_4/O
                         net (fo=1, routed)           0.253     2.275    U_FrameBufferRight/qvga_addr10_0[5]_repN_4_alias
    RAMB36_X2Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.870     0.870    U_FrameBufferRight/vga_clk
    RAMB36_X2Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.238     1.108    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.291    U_FrameBufferRight/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.226ns (25.622%)  route 0.656ns (74.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.560     1.443    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=36, routed)          0.415     1.987    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X53Y63         LUT6 (Prop_lut6_I4_O)        0.098     2.085 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_3/O
                         net (fo=1, routed)           0.241     2.325    U_FrameBufferRight/qvga_addr10_0[5]_repN_3_alias
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.869     0.869    U_FrameBufferRight/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.238     1.107    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.290    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_11/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.226ns (24.273%)  route 0.705ns (75.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.560     1.443    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=36, routed)          0.457     2.028    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.126 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_5/O
                         net (fo=1, routed)           0.248     2.374    U_FrameBufferRight/qvga_addr10_0[5]_repN_5_alias
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.865     0.865    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.238     1.103    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.286    U_FrameBufferRight/mem_reg_0_11
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.821%)  route 0.764ns (77.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.560     1.443    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=36, routed)          0.511     2.082    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.098     2.180 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_2/O
                         net (fo=1, routed)           0.253     2.434    U_FrameBufferRight/qvga_addr10_0[5]_repN_2_alias
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.875     0.875    U_FrameBufferRight/vga_clk
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.238     1.113    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.296    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.226ns (21.474%)  route 0.826ns (78.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.560     1.443    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=36, routed)          0.386     1.957    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.098     2.055 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_10/O
                         net (fo=1, routed)           0.440     2.496    U_FrameBufferRight/qvga_addr10_0[5]_repN_10_alias
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.872     0.872    U_FrameBufferRight/vga_clk
    RAMB36_X2Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.238     1.110    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.293    U_FrameBufferRight/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_6/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.213ns (20.934%)  route 0.804ns (79.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.558     1.441    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X54Y67         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=28, routed)          0.410     2.015    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I3_O)        0.049     2.064 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1/O
                         net (fo=16, routed)          0.394     2.459    U_FrameBufferLeft/mem_reg_0_15_0
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.876     0.876    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.238     1.114    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.122     1.236    U_FrameBufferLeft/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.226ns (20.448%)  route 0.879ns (79.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.560     1.443    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=36, routed)          0.579     2.150    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X52Y56         LUT6 (Prop_lut6_I4_O)        0.098     2.248 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_12/O
                         net (fo=1, routed)           0.300     2.548    U_FrameBufferRight/qvga_addr10_0[5]_repN_12_alias
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.874     0.874    U_FrameBufferRight/vga_clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.238     1.112    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.295    U_FrameBufferRight/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.231ns (20.703%)  route 0.885ns (79.297%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.559     1.442    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=9, routed)           0.148     1.731    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.776 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=169, routed)         0.372     2.148    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X53Y72         LUT4 (Prop_lut4_I3_O)        0.045     2.193 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16_replica/O
                         net (fo=5, routed)           0.365     2.558    U_FrameBufferRight/qvga_addr10_0[4]_repN_alias
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.862     0.862    U_FrameBufferRight/vga_clk
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.238     1.100    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.283    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.231ns (20.382%)  route 0.902ns (79.618%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.559     1.442    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y66         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=9, routed)           0.148     1.731    U_vga_controller/U_Pixel_Counter/h_counter[5]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.776 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_13/O
                         net (fo=169, routed)         0.275     2.051    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_0
    SLICE_X57Y72         LUT4 (Prop_lut4_I3_O)        0.045     2.096 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16_replica_1/O
                         net (fo=1, routed)           0.479     2.576    U_FrameBufferRight/qvga_addr10_0[4]_repN_1_alias
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.876     0.876    U_FrameBufferRight/vga_clk
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000     0.876    
                         clock uncertainty            0.238     1.114    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.297    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.226ns (19.809%)  route 0.915ns (80.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.560     1.443    U_vga_controller/U_Pixel_Counter/clk
    SLICE_X55Y65         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=36, routed)          0.414     1.986    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X53Y63         LUT6 (Prop_lut6_I4_O)        0.098     2.084 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0_replica_1/O
                         net (fo=1, routed)           0.501     2.584    U_FrameBufferRight/qvga_addr10_0[5]_repN_1_alias
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          0.871     0.871    U_FrameBufferRight/vga_clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.238     1.109    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.292    U_FrameBufferRight/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.292    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :         1792  Failing Endpoints,  Worst Slack       -1.865ns,  Total Violation     -837.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.865ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][113][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 3.729ns (25.478%)  route 10.907ns (74.522%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.209    16.224    U_DepthAlgorithm_Census/D[2]
    SLICE_X7Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][113][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.516    14.857    U_DepthAlgorithm_Census/clk
    SLICE_X7Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][113][2]/C
                         clock pessimism              0.000    14.857    
                         clock uncertainty           -0.238    14.619    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)       -0.260    14.359    U_DepthAlgorithm_Census/mem_L_reg[2][113][2]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                 -1.865    

Slack (VIOLATED) :        -1.861ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][126][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.658ns  (logic 3.729ns (25.440%)  route 10.929ns (74.560%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.231    16.246    U_DepthAlgorithm_Census/D[2]
    SLICE_X1Y8           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][126][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.518    14.859    U_DepthAlgorithm_Census/clk
    SLICE_X1Y8           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][126][2]/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.238    14.621    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)       -0.237    14.384    U_DepthAlgorithm_Census/mem_L_reg[2][126][2]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                         -16.246    
  -------------------------------------------------------------------
                         slack                                 -1.861    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][124][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.622ns  (logic 3.729ns (25.503%)  route 10.893ns (74.497%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.195    16.209    U_DepthAlgorithm_Census/D[2]
    SLICE_X0Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][124][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.519    14.860    U_DepthAlgorithm_Census/clk
    SLICE_X0Y4           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][124][2]/C
                         clock pessimism              0.000    14.860    
                         clock uncertainty           -0.238    14.622    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.260    14.362    U_DepthAlgorithm_Census/mem_L_reg[2][124][2]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -16.209    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.823ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][121][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.594ns  (logic 3.729ns (25.551%)  route 10.865ns (74.449%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.167    16.182    U_DepthAlgorithm_Census/D[2]
    SLICE_X4Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][121][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.516    14.857    U_DepthAlgorithm_Census/clk
    SLICE_X4Y7           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][121][2]/C
                         clock pessimism              0.000    14.857    
                         clock uncertainty           -0.238    14.619    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.260    14.359    U_DepthAlgorithm_Census/mem_L_reg[2][121][2]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -16.182    
  -------------------------------------------------------------------
                         slack                                 -1.823    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][118][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.526ns  (logic 3.729ns (25.670%)  route 10.797ns (74.330%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.100    16.114    U_DepthAlgorithm_Census/D[2]
    SLICE_X4Y11          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][118][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.514    14.855    U_DepthAlgorithm_Census/clk
    SLICE_X4Y11          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][118][2]/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.238    14.617    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)       -0.260    14.357    U_DepthAlgorithm_Census/mem_L_reg[2][118][2]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.755ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][114][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.523ns  (logic 3.729ns (25.676%)  route 10.794ns (74.324%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.096    16.111    U_DepthAlgorithm_Census/D[2]
    SLICE_X4Y12          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][114][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.513    14.854    U_DepthAlgorithm_Census/clk
    SLICE_X4Y12          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][114][2]/C
                         clock pessimism              0.000    14.854    
                         clock uncertainty           -0.238    14.616    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)       -0.260    14.356    U_DepthAlgorithm_Census/mem_L_reg[2][114][2]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                 -1.755    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][115][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.522ns  (logic 3.729ns (25.678%)  route 10.793ns (74.322%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.095    16.110    U_DepthAlgorithm_Census/D[2]
    SLICE_X6Y11          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][115][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.514    14.855    U_DepthAlgorithm_Census/clk
    SLICE_X6Y11          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][115][2]/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.238    14.617    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)       -0.224    14.393    U_DepthAlgorithm_Census/mem_L_reg[2][115][2]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -16.110    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.683ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][129][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.422ns  (logic 3.729ns (25.856%)  route 10.693ns (74.144%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         4.995    16.009    U_DepthAlgorithm_Census/D[2]
    SLICE_X8Y11          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][129][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.447    14.788    U_DepthAlgorithm_Census/clk
    SLICE_X8Y11          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][129][2]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.238    14.550    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)       -0.224    14.326    U_DepthAlgorithm_Census/mem_L_reg[2][129][2]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                 -1.683    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][80][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.453ns  (logic 3.729ns (25.800%)  route 10.724ns (74.200%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.027    16.041    U_DepthAlgorithm_Census/D[2]
    SLICE_X4Y8           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.516    14.857    U_DepthAlgorithm_Census/clk
    SLICE_X4Y8           FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][80][2]/C
                         clock pessimism              0.000    14.857    
                         clock uncertainty           -0.238    14.619    
    SLICE_X4Y8           FDRE (Setup_fdre_C_D)       -0.260    14.359    U_DepthAlgorithm_Census/mem_L_reg[2][80][2]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -16.041    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[2][132][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.442ns  (logic 3.729ns (25.820%)  route 10.713ns (74.180%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.587     1.587    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.041 r  U_FrameBufferRight/mem_reg_0_11/DOBDO[0]
                         net (fo=9, routed)           4.449     8.490    U_rgb2gray_R/rData[9]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.124     8.614 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     8.614    U_FrameBufferRight/S[0]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.038 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[1]
                         net (fo=5, routed)           1.249    10.287    U_rgb2gray_R/mem_L_reg[0][158][12]_1[0]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.303    10.590 r  U_rgb2gray_R/mem_L[0][0][4]_i_5/O
                         net (fo=1, routed)           0.000    10.590    U_rgb2gray_R/mem_L[0][0][4]_i_5_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.014 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         5.015    16.030    U_DepthAlgorithm_Census/D[2]
    SLICE_X5Y16          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][132][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.510    14.851    U_DepthAlgorithm_Census/clk
    SLICE_X5Y16          FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][132][2]/C
                         clock pessimism              0.000    14.851    
                         clock uncertainty           -0.238    14.613    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)       -0.260    14.353    U_DepthAlgorithm_Census/mem_L_reg[2][132][2]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                 -1.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 2.059ns (49.464%)  route 2.104ns (50.536%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        3.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483     1.483    U_FrameBufferRight/vga_clk
    RAMB36_X1Y19         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferRight/mem_reg_0_2/DOBDO[0]
                         net (fo=13, routed)          1.580     4.416    U_rgb2gray_R/rData[2]
    SLICE_X43Y76         LUT5 (Prop_lut5_I1_O)        0.100     4.516 r  U_rgb2gray_R/mem_L[0][0][0]_i_4/O
                         net (fo=1, routed)           0.000     4.516    U_FrameBufferRight/S[2]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.705 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[2]
                         net (fo=1, routed)           0.524     5.229    U_rgb2gray_R/mem_L_reg[0][158][12]_1[1]
    SLICE_X37Y76         LUT2 (Prop_lut2_I1_O)        0.243     5.472 r  U_rgb2gray_R/mem_L[0][0][4]_i_4/O
                         net (fo=1, routed)           0.000     5.472    U_rgb2gray_R/mem_L[0][0][4]_i_4_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.646 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[1]
                         net (fo=481, routed)         0.000     5.646    U_DepthAlgorithm_Census/D[2]
    SLICE_X37Y76         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.535     5.056    U_DepthAlgorithm_Census/clk
    SLICE_X37Y76         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][2]/C
                         clock pessimism              0.000     5.056    
                         clock uncertainty            0.238     5.294    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.287     5.581    U_DepthAlgorithm_Census/mem_L_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -5.581    
                         arrival time                           5.646    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 2.063ns (49.099%)  route 2.139ns (50.901%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.471     1.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.824 r  U_FrameBufferRight/mem_reg_0_10/DOBDO[0]
                         net (fo=13, routed)          1.509     4.333    U_FrameBufferRight/rData[10]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.100     4.433 r  U_FrameBufferRight/i___21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.433    U_rgb2gray_R/mem_L_reg[0][158][12]_0[3]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     4.622 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[3]
                         net (fo=2, routed)           0.630     5.252    U_rgb2gray_R/gray1[10]
    SLICE_X37Y78         LUT2 (Prop_lut2_I0_O)        0.247     5.499 r  U_rgb2gray_R/mem_L[0][0][12]_i_4/O
                         net (fo=1, routed)           0.000     5.499    U_rgb2gray_R/mem_L[0][0][12]_i_4_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.673 r  U_rgb2gray_R/mem_L_reg[0][0][12]_i_1/O[1]
                         net (fo=481, routed)         0.000     5.673    U_DepthAlgorithm_Census/D[10]
    SLICE_X37Y78         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.539     5.060    U_DepthAlgorithm_Census/clk
    SLICE_X37Y78         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][10]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.287     5.585    U_DepthAlgorithm_Census/mem_L_reg[0][0][10]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.673    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 2.072ns (48.959%)  route 2.160ns (51.041%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        3.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.057ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.473     1.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.826 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.668     4.495    U_FrameBufferRight/rData[5]
    SLICE_X36Y77         LUT3 (Prop_lut3_I2_O)        0.100     4.595 r  U_FrameBufferRight/i___21_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.595    U_rgb2gray_R/mem_L_reg[0][158][12]_0[0]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     4.784 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[0]
                         net (fo=2, routed)           0.492     5.275    U_rgb2gray_R/gray1[7]
    SLICE_X37Y77         LUT2 (Prop_lut2_I0_O)        0.241     5.516 r  U_rgb2gray_R/mem_L[0][0][8]_i_3/O
                         net (fo=1, routed)           0.000     5.516    U_rgb2gray_R/mem_L[0][0][8]_i_3_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.705 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/O[2]
                         net (fo=481, routed)         0.000     5.705    U_DepthAlgorithm_Census/D[7]
    SLICE_X37Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.536     5.057    U_DepthAlgorithm_Census/clk
    SLICE_X37Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][7]/C
                         clock pessimism              0.000     5.057    
                         clock uncertainty            0.238     5.295    
    SLICE_X37Y77         FDRE (Hold_fdre_C_D)         0.287     5.582    U_DepthAlgorithm_Census/mem_L_reg[0][0][7]
  -------------------------------------------------------------------
                         required time                         -5.582    
                         arrival time                           5.705    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 2.143ns (50.415%)  route 2.108ns (49.585%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483     1.483    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferLeft/mem_reg_0_6/DOBDO[0]
                         net (fo=7, routed)           1.585     4.422    U_rgb2gray_L/rData[4]
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.100     4.522 r  U_rgb2gray_L/i___21_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.522    U_rgb2gray_L/i___21_carry_i_2__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269     4.791 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/O[3]
                         net (fo=2, routed)           0.522     5.313    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_4
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.247     5.560 r  U_rgb2gray_L/mem_R[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     5.560    U_rgb2gray_L/mem_R[0][0][8]_i_4_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.734 r  U_rgb2gray_L/mem_R_reg[0][0][8]_i_1/O[1]
                         net (fo=482, routed)         0.000     5.734    U_DepthAlgorithm_Census/mem_R_reg[0][158][13]_0[6]
    SLICE_X40Y74         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.534     5.055    U_DepthAlgorithm_Census/clk
    SLICE_X40Y74         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][6]/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty            0.238     5.293    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.287     5.580    U_DepthAlgorithm_Census/mem_R_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           5.734    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.074ns (48.417%)  route 2.210ns (51.583%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.471     1.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.824 r  U_FrameBufferRight/mem_reg_0_10/DOBDO[0]
                         net (fo=13, routed)          1.600     4.424    U_FrameBufferRight/rData[10]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.100     4.524 r  U_FrameBufferRight/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.524    U_rgb2gray_R/mem_L_reg[0][158][12]_0[2]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.713 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[2]
                         net (fo=2, routed)           0.609     5.323    U_rgb2gray_R/gray1[9]
    SLICE_X37Y78         LUT2 (Prop_lut2_I0_O)        0.243     5.566 r  U_rgb2gray_R/mem_L[0][0][12]_i_5/O
                         net (fo=1, routed)           0.000     5.566    U_rgb2gray_R/mem_L[0][0][12]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     5.755 r  U_rgb2gray_R/mem_L_reg[0][0][12]_i_1/O[0]
                         net (fo=481, routed)         0.000     5.755    U_DepthAlgorithm_Census/D[9]
    SLICE_X37Y78         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.539     5.060    U_DepthAlgorithm_Census/clk
    SLICE_X37Y78         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][9]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.287     5.585    U_DepthAlgorithm_Census/mem_L_reg[0][0][9]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.755    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 2.220ns (51.775%)  route 2.068ns (48.225%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.471     1.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.824 r  U_FrameBufferRight/mem_reg_0_10/DOBDO[0]
                         net (fo=13, routed)          1.509     4.333    U_FrameBufferRight/rData[10]
    SLICE_X36Y77         LUT4 (Prop_lut4_I1_O)        0.100     4.433 r  U_FrameBufferRight/i___21_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.433    U_rgb2gray_R/mem_L_reg[0][158][12]_0[3]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     4.622 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[3]
                         net (fo=2, routed)           0.559     5.181    U_rgb2gray_R/gray1[10]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.578     5.759 r  U_rgb2gray_R/mem_L_reg[0][0][12]_i_1/O[2]
                         net (fo=481, routed)         0.000     5.759    U_DepthAlgorithm_Census/D[11]
    SLICE_X37Y78         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.539     5.060    U_DepthAlgorithm_Census/clk
    SLICE_X37Y78         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][11]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.287     5.585    U_DepthAlgorithm_Census/mem_L_reg[0][0][11]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.759    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 2.074ns (48.546%)  route 2.198ns (51.454%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.483     1.483    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferLeft/mem_reg_0_6/DOBDO[0]
                         net (fo=7, routed)           1.585     4.422    U_rgb2gray_L/rData[4]
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.100     4.522 r  U_rgb2gray_L/i___21_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.522    U_rgb2gray_L/i___21_carry_i_2__0_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.711 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/O[2]
                         net (fo=2, routed)           0.613     5.323    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_5
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.243     5.566 r  U_rgb2gray_L/mem_R[0][0][8]_i_5/O
                         net (fo=1, routed)           0.000     5.566    U_rgb2gray_L/mem_R[0][0][8]_i_5_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     5.755 r  U_rgb2gray_L/mem_R_reg[0][0][8]_i_1/O[0]
                         net (fo=482, routed)         0.000     5.755    U_DepthAlgorithm_Census/mem_R_reg[0][158][13]_0[5]
    SLICE_X40Y74         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.534     5.055    U_DepthAlgorithm_Census/clk
    SLICE_X40Y74         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][5]/C
                         clock pessimism              0.000     5.055    
                         clock uncertainty            0.238     5.293    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.287     5.580    U_DepthAlgorithm_Census/mem_R_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -5.580    
                         arrival time                           5.755    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.642ns (38.423%)  route 2.632ns (61.577%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.484     1.484    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.837 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          2.632     5.468    U_rgb2gray_L/rData[0]
    SLICE_X39Y73         LUT2 (Prop_lut2_I0_O)        0.100     5.568 r  U_rgb2gray_L/mem_R[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     5.568    U_FrameBufferLeft/S[0]
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     5.757 r  U_FrameBufferLeft/mem_R_reg[0][0][0]_i_1/O[0]
                         net (fo=482, routed)         0.000     5.757    U_DepthAlgorithm_Census/mem_R_reg[0][158][13]_0[0]
    SLICE_X39Y73         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.535     5.056    U_DepthAlgorithm_Census/clk
    SLICE_X39Y73         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/C
                         clock pessimism              0.000     5.056    
                         clock uncertainty            0.238     5.294    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.287     5.581    U_DepthAlgorithm_Census/mem_R_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -5.581    
                         arrival time                           5.757    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 2.060ns (48.032%)  route 2.229ns (51.968%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.056ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.473     1.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.826 r  U_FrameBufferRight/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           1.545     4.372    U_rgb2gray_R/rData[3]
    SLICE_X36Y76         LUT2 (Prop_lut2_I1_O)        0.100     4.472 r  U_rgb2gray_R/i___21_carry_i_3/O
                         net (fo=1, routed)           0.000     4.472    U_rgb2gray_R/i___21_carry_i_3_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     4.646 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry/O[1]
                         net (fo=2, routed)           0.683     5.329    U_rgb2gray_R/gray1[4]
    SLICE_X37Y76         LUT2 (Prop_lut2_I0_O)        0.244     5.573 r  U_rgb2gray_R/mem_L[0][0][4]_i_2/O
                         net (fo=1, routed)           0.000     5.573    U_rgb2gray_R/mem_L[0][0][4]_i_2_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     5.762 r  U_rgb2gray_R/mem_L_reg[0][0][4]_i_1/O[3]
                         net (fo=481, routed)         0.000     5.762    U_DepthAlgorithm_Census/D[4]
    SLICE_X37Y76         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.535     5.056    U_DepthAlgorithm_Census/clk
    SLICE_X37Y76         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][4]/C
                         clock pessimism              0.000     5.056    
                         clock uncertainty            0.238     5.294    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.287     5.581    U_DepthAlgorithm_Census/mem_L_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -5.581    
                         arrival time                           5.762    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 2.231ns (51.729%)  route 2.082ns (48.271%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        3.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=32, routed)          1.471     1.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.824 r  U_FrameBufferRight/mem_reg_0_10/DOBDO[0]
                         net (fo=13, routed)          1.541     4.365    U_FrameBufferRight/rData[10]
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.100     4.465 r  U_FrameBufferRight/i___21_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.465    U_rgb2gray_R/mem_L_reg[0][158][13]_0[1]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     4.639 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.541     5.180    U_rgb2gray_R/gray1[12]
    SLICE_X37Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.454     5.634 r  U_rgb2gray_R/mem_L_reg[0][0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.634    U_rgb2gray_R/mem_L_reg[0][0][12]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.784 r  U_rgb2gray_R/mem_L_reg[0][0][13]_i_2/O[0]
                         net (fo=481, routed)         0.000     5.784    U_DepthAlgorithm_Census/D[13]
    SLICE_X37Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14470, routed)       1.540     5.061    U_DepthAlgorithm_Census/clk
    SLICE_X37Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][13]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.287     5.586    U_DepthAlgorithm_Census/mem_L_reg[0][0][13]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.198    





