# Scan Insertion and ATPG using Fault

This repository demonstrates scan-based Design for Testability (DFT)
applied to a 4-bit counter using the Fault tool.

The flow includes:
- RTL design
- Yosys synthesis
- Automatic scan insertion
- Scan chain cutting
- ATPG and fault coverage analysis
