{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670630626601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 18:03:46 2022 " "Processing started: Fri Dec  9 18:03:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670630626602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670630626602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670630626602 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670630626643 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/addersubtractor.vhd " "Source file: /home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/addersubtractor.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670630627426 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/alu.vhd " "Source file: /home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/alu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670630627426 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/alu_addersubtractor.vhd " "Source file: /home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/alu_addersubtractor.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670630627426 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/barrel_shifter.vhd " "Source file: /home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/barrel_shifter.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670630627426 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/beq_bne.vhd " "Source file: /home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/beq_bne.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670630627426 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/bs.vhd " "Source file: /home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/bs.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670630627426 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/control_unit.vhd " "Source file: /home/vsadvani/CprE381/Project 2/cpre381-toolflow_hw/proj/src/control_unit.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670630627426 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Timing Analyzer" 0 -1 1670630627426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670630627643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670630627643 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670630627689 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1670630627690 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1670630630682 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670630631371 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670630631445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.095 " "Worst-case setup slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630632834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630632834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 iCLK  " "    1.095               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630632834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630632834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630633064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630633064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 iCLK  " "    0.335               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630633064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630633064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670630633075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670630633086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.625 " "Worst-case minimum pulse width slack is 9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630633122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630633122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 iCLK  " "    9.625               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630633122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630633122 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630635243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 37 " "Number of Synchronizer Chains Found: 37" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630635243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630635243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630635243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.662 ns " "Worst Case Available Settling Time: 20.662 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630635243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630635243 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630635243 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.095 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635613 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630635613 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.095  " "Path #1: Setup slack is 1.095 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.124      3.124  R        clock network delay " "     3.124      3.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.356      0.232     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q " "     3.356      0.232     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.356      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:3:ONESCOMPI\|s_Q\|q " "     3.356      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:3:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.283      0.927 FF    IC  s_IMemAddr\[3\]~3\|datad " "     4.283      0.927 FF    IC  s_IMemAddr\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.408      0.125 FF  CELL  s_IMemAddr\[3\]~3\|combout " "     4.408      0.125 FF  CELL  s_IMemAddr\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.230      2.822 FF    IC  IMem\|ram~39439\|datad " "     7.230      2.822 FF    IC  IMem\|ram~39439\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.380      0.150 FR  CELL  IMem\|ram~39439\|combout " "     7.380      0.150 FR  CELL  IMem\|ram~39439\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.130      0.750 RR    IC  IMem\|ram~39440\|dataa " "     8.130      0.750 RR    IC  IMem\|ram~39440\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.547      0.417 RR  CELL  IMem\|ram~39440\|combout " "     8.547      0.417 RR  CELL  IMem\|ram~39440\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.794      1.247 RR    IC  IMem\|ram~39443\|dataa " "     9.794      1.247 RR    IC  IMem\|ram~39443\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.194      0.400 RR  CELL  IMem\|ram~39443\|combout " "    10.194      0.400 RR  CELL  IMem\|ram~39443\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.431      0.237 RR    IC  IMem\|ram~39446\|dataa " "    10.431      0.237 RR    IC  IMem\|ram~39446\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.802      0.371 RF  CELL  IMem\|ram~39446\|combout " "    10.802      0.371 RF  CELL  IMem\|ram~39446\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.034      0.232 FF    IC  IMem\|ram~39447\|datac " "    11.034      0.232 FF    IC  IMem\|ram~39447\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.315      0.281 FF  CELL  IMem\|ram~39447\|combout " "    11.315      0.281 FF  CELL  IMem\|ram~39447\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.583      0.268 FF    IC  IMem\|ram~39458\|datab " "    11.583      0.268 FF    IC  IMem\|ram~39458\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.987      0.404 FF  CELL  IMem\|ram~39458\|combout " "    11.987      0.404 FF  CELL  IMem\|ram~39458\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.196      2.209 FF    IC  IMem\|ram~39459\|datab " "    14.196      2.209 FF    IC  IMem\|ram~39459\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.589      0.393 FF  CELL  IMem\|ram~39459\|combout " "    14.589      0.393 FF  CELL  IMem\|ram~39459\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.817      0.228 FF    IC  IMem\|ram~39460\|datad " "    14.817      0.228 FF    IC  IMem\|ram~39460\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.942      0.125 FF  CELL  IMem\|ram~39460\|combout " "    14.942      0.125 FF  CELL  IMem\|ram~39460\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.219      0.277 FF    IC  IMem\|ram~39631\|dataa " "    15.219      0.277 FF    IC  IMem\|ram~39631\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.623      0.404 FF  CELL  IMem\|ram~39631\|combout " "    15.623      0.404 FF  CELL  IMem\|ram~39631\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.424      0.801 FF    IC  hazardDetection\|Equal4~0\|datac " "    16.424      0.801 FF    IC  hazardDetection\|Equal4~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.685      0.261 FR  CELL  hazardDetection\|Equal4~0\|combout " "    16.685      0.261 FR  CELL  hazardDetection\|Equal4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.929      0.244 RR    IC  hazardDetection\|o_stall~6\|dataa " "    16.929      0.244 RR    IC  hazardDetection\|o_stall~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.281      0.352 RF  CELL  hazardDetection\|o_stall~6\|combout " "    17.281      0.352 RF  CELL  hazardDetection\|o_stall~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.509      0.228 FF    IC  hazardDetection\|o_stall~7\|datad " "    17.509      0.228 FF    IC  hazardDetection\|o_stall~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.634      0.125 FF  CELL  hazardDetection\|o_stall~7\|combout " "    17.634      0.125 FF  CELL  hazardDetection\|o_stall~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.925      0.291 FF    IC  hazardDetection\|o_stall~18\|datab " "    17.925      0.291 FF    IC  hazardDetection\|o_stall~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.329      0.404 FF  CELL  hazardDetection\|o_stall~18\|combout " "    18.329      0.404 FF  CELL  hazardDetection\|o_stall~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.857      0.528 FF    IC  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|datad " "    18.857      0.528 FF    IC  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.982      0.125 FF  CELL  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|combout " "    18.982      0.125 FF  CELL  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.957      1.975 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|datad " "    20.957      1.975 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.082      0.125 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|combout " "    21.082      0.125 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.350      0.268 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|datab " "    21.350      0.268 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.775      0.425 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout " "    21.775      0.425 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.775      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:6:ONESCOMPI\|s_Q\|d " "    21.775      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:6:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.879      0.104 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "    21.879      0.104 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.968      2.968  R        clock network delay " "    22.968      2.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.976      0.008           clock pessimism removed " "    22.976      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.956     -0.020           clock uncertainty " "    22.956     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.974      0.018     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "    22.974      0.018     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.879 " "Data Arrival Time  :    21.879" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.974 " "Data Required Time :    22.974" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.095  " "Slack              :     1.095 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630635614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.335 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.335" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635900 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630635900 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.335  " "Path #1: Hold slack is 0.335 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.980      2.980  R        clock network delay " "     2.980      2.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.232     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q " "     3.212      0.232     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:22:ONESCOMPI\|s_Q\|q " "     3.212      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:22:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.915      0.703 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[3\] " "     3.915      0.703 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.987      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.987      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.462      3.462  R        clock network delay " "     3.462      3.462  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430     -0.032           clock pessimism removed " "     3.430     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      0.000           clock uncertainty " "     3.430      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.652      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.652      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.987 " "Data Arrival Time  :     3.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.652 " "Data Required Time :     3.652" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.335  " "Slack              :     0.335 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630635901 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630635901 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670630635903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670630636006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670630640244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.666 " "Worst-case setup slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630642744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666               0.000 iCLK  " "    2.666               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630642744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630642744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630642964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630642964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 iCLK  " "    0.340               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630642964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630642964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670630642970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670630642976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630643012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630643012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630643012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630643012 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630645092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 37 " "Number of Synchronizer Chains Found: 37" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630645092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630645092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630645092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.162 ns " "Worst Case Available Settling Time: 22.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630645092 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630645092 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630645092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.666 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630645461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.666  " "Path #1: Setup slack is 2.666 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.839      2.839  R        clock network delay " "     2.839      2.839  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      0.213     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q " "     3.052      0.213     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      0.000 RR  CELL  pcReg\|\\G_NBit_DFFG:3:ONESCOMPI\|s_Q\|q " "     3.052      0.000 RR  CELL  pcReg\|\\G_NBit_DFFG:3:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.914      0.862 RR    IC  s_IMemAddr\[3\]~3\|datad " "     3.914      0.862 RR    IC  s_IMemAddr\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.058      0.144 RR  CELL  s_IMemAddr\[3\]~3\|combout " "     4.058      0.144 RR  CELL  s_IMemAddr\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.559      2.501 RR    IC  IMem\|ram~39439\|datad " "     6.559      2.501 RR    IC  IMem\|ram~39439\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.703      0.144 RR  CELL  IMem\|ram~39439\|combout " "     6.703      0.144 RR  CELL  IMem\|ram~39439\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.414      0.711 RR    IC  IMem\|ram~39440\|dataa " "     7.414      0.711 RR    IC  IMem\|ram~39440\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.794      0.380 RR  CELL  IMem\|ram~39440\|combout " "     7.794      0.380 RR  CELL  IMem\|ram~39440\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.968      1.174 RR    IC  IMem\|ram~39443\|dataa " "     8.968      1.174 RR    IC  IMem\|ram~39443\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.335      0.367 RR  CELL  IMem\|ram~39443\|combout " "     9.335      0.367 RR  CELL  IMem\|ram~39443\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.555      0.220 RR    IC  IMem\|ram~39446\|dataa " "     9.555      0.220 RR    IC  IMem\|ram~39446\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.935      0.380 RR  CELL  IMem\|ram~39446\|combout " "     9.935      0.380 RR  CELL  IMem\|ram~39446\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.119      0.184 RR    IC  IMem\|ram~39447\|datac " "    10.119      0.184 RR    IC  IMem\|ram~39447\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.384      0.265 RR  CELL  IMem\|ram~39447\|combout " "    10.384      0.265 RR  CELL  IMem\|ram~39447\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.601      0.217 RR    IC  IMem\|ram~39458\|datab " "    10.601      0.217 RR    IC  IMem\|ram~39458\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.982      0.381 RR  CELL  IMem\|ram~39458\|combout " "    10.982      0.381 RR  CELL  IMem\|ram~39458\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.966      1.984 RR    IC  IMem\|ram~39459\|datab " "    12.966      1.984 RR    IC  IMem\|ram~39459\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.317      0.351 RR  CELL  IMem\|ram~39459\|combout " "    13.317      0.351 RR  CELL  IMem\|ram~39459\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.506      0.189 RR    IC  IMem\|ram~39460\|datad " "    13.506      0.189 RR    IC  IMem\|ram~39460\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.650      0.144 RR  CELL  IMem\|ram~39460\|combout " "    13.650      0.144 RR  CELL  IMem\|ram~39460\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.869      0.219 RR    IC  IMem\|ram~39631\|dataa " "    13.869      0.219 RR    IC  IMem\|ram~39631\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.249      0.380 RR  CELL  IMem\|ram~39631\|combout " "    14.249      0.380 RR  CELL  IMem\|ram~39631\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.740 RR    IC  hazardDetection\|Equal4~0\|datac " "    14.989      0.740 RR    IC  hazardDetection\|Equal4~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.232      0.243 RF  CELL  hazardDetection\|Equal4~0\|combout " "    15.232      0.243 RF  CELL  hazardDetection\|Equal4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.492      0.260 FF    IC  hazardDetection\|o_stall~6\|dataa " "    15.492      0.260 FF    IC  hazardDetection\|o_stall~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.804      0.312 FR  CELL  hazardDetection\|o_stall~6\|combout " "    15.804      0.312 FR  CELL  hazardDetection\|o_stall~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.992      0.188 RR    IC  hazardDetection\|o_stall~7\|datad " "    15.992      0.188 RR    IC  hazardDetection\|o_stall~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.136      0.144 RR  CELL  hazardDetection\|o_stall~7\|combout " "    16.136      0.144 RR  CELL  hazardDetection\|o_stall~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.375      0.239 RR    IC  hazardDetection\|o_stall~18\|datab " "    16.375      0.239 RR    IC  hazardDetection\|o_stall~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.756      0.381 RR  CELL  hazardDetection\|o_stall~18\|combout " "    16.756      0.381 RR  CELL  hazardDetection\|o_stall~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.218      0.462 RR    IC  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|datad " "    17.218      0.462 RR    IC  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.362      0.144 RR  CELL  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|combout " "    17.362      0.144 RR  CELL  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.201      1.839 RR    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|datad " "    19.201      1.839 RR    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.326      0.125 RF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|combout " "    19.326      0.125 RF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.569      0.243 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|datab " "    19.569      0.243 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.947      0.378 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout " "    19.947      0.378 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.947      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:6:ONESCOMPI\|s_Q\|d " "    19.947      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:6:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.037      0.090 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "    20.037      0.090 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.697      2.697  R        clock network delay " "    22.697      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.704      0.007           clock pessimism removed " "    22.704      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.684     -0.020           clock uncertainty " "    22.684     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.703      0.019     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "    22.703      0.019     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.037 " "Data Arrival Time  :    20.037" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.703 " "Data Required Time :    22.703" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.666  " "Slack              :     2.666 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630645462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645748 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630645748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.340  " "Path #1: Hold slack is 0.340 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.710      2.710  R        clock network delay " "     2.710      2.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.213     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q " "     2.923      0.213     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:22:ONESCOMPI\|s_Q\|q " "     2.923      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:22:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.580      0.657 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[3\] " "     3.580      0.657 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.653      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.653      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.140      3.140  R        clock network delay " "     3.140      3.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.112     -0.028           clock pessimism removed " "     3.112     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.112      0.000           clock uncertainty " "     3.112      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     3.313      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.653 " "Data Arrival Time  :     3.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.313 " "Data Required Time :     3.313" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.340  " "Slack              :     0.340 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630645749 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630645749 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670630645751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.152 " "Worst-case setup slack is 10.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.152               0.000 iCLK  " "   10.152               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630647242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 iCLK  " "    0.130               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630647456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670630647464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670630647472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670630647510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670630647510 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630649637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 37 " "Number of Synchronizer Chains Found: 37" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630649637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630649637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630649637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.174 ns " "Worst Case Available Settling Time: 30.174 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630649637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1670630649637 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630649637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.152 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.152" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630650027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.152  " "Path #1: Setup slack is 10.152 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q " "From Node    : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "To Node      : MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      1.679  R        clock network delay " "     1.679      1.679  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      0.105     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q " "     1.784      0.105     uTco  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:3:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:3:ONESCOMPI\|s_Q\|q " "     1.784      0.000 FF  CELL  pcReg\|\\G_NBit_DFFG:3:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.261      0.477 FF    IC  s_IMemAddr\[3\]~3\|datad " "     2.261      0.477 FF    IC  s_IMemAddr\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.324      0.063 FF  CELL  s_IMemAddr\[3\]~3\|combout " "     2.324      0.063 FF  CELL  s_IMemAddr\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.652      1.328 FF    IC  IMem\|ram~33782\|dataa " "     3.652      1.328 FF    IC  IMem\|ram~33782\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.857      0.205 FR  CELL  IMem\|ram~33782\|combout " "     3.857      0.205 FR  CELL  IMem\|ram~33782\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.025      0.168 RR    IC  IMem\|ram~33783\|datad " "     4.025      0.168 RR    IC  IMem\|ram~33783\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.091      0.066 RF  CELL  IMem\|ram~33783\|combout " "     4.091      0.066 RF  CELL  IMem\|ram~33783\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.489      0.398 FF    IC  IMem\|ram~33784\|datac " "     4.489      0.398 FF    IC  IMem\|ram~33784\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.622      0.133 FF  CELL  IMem\|ram~33784\|combout " "     4.622      0.133 FF  CELL  IMem\|ram~33784\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.298      0.676 FF    IC  IMem\|ram~33787\|datac " "     5.298      0.676 FF    IC  IMem\|ram~33787\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.431      0.133 FF  CELL  IMem\|ram~33787\|combout " "     5.431      0.133 FF  CELL  IMem\|ram~33787\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.288      0.857 FF    IC  IMem\|ram~33788\|datac " "     6.288      0.857 FF    IC  IMem\|ram~33788\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.133 FF  CELL  IMem\|ram~33788\|combout " "     6.421      0.133 FF  CELL  IMem\|ram~33788\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.534      0.113 FF    IC  IMem\|ram~33789\|datac " "     6.534      0.113 FF    IC  IMem\|ram~33789\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.667      0.133 FF  CELL  IMem\|ram~33789\|combout " "     6.667      0.133 FF  CELL  IMem\|ram~33789\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.778      0.111 FF    IC  IMem\|ram~33832\|datac " "     6.778      0.111 FF    IC  IMem\|ram~33832\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.911      0.133 FF  CELL  IMem\|ram~33832\|combout " "     6.911      0.133 FF  CELL  IMem\|ram~33832\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.853      0.942 FF    IC  IMem\|ram~34003\|datac " "     7.853      0.942 FF    IC  IMem\|ram~34003\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.986      0.133 FF  CELL  IMem\|ram~34003\|combout " "     7.986      0.133 FF  CELL  IMem\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.094      0.108 FF    IC  IMem\|ram~34174\|datad " "     8.094      0.108 FF    IC  IMem\|ram~34174\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.157      0.063 FF  CELL  IMem\|ram~34174\|combout " "     8.157      0.063 FF  CELL  IMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.566      0.409 FF    IC  hazardDetection\|o_stall~1\|datad " "     8.566      0.409 FF    IC  hazardDetection\|o_stall~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.629      0.063 FF  CELL  hazardDetection\|o_stall~1\|combout " "     8.629      0.063 FF  CELL  hazardDetection\|o_stall~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.736      0.107 FF    IC  hazardDetection\|o_stall~2\|datad " "     8.736      0.107 FF    IC  hazardDetection\|o_stall~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.799      0.063 FF  CELL  hazardDetection\|o_stall~2\|combout " "     8.799      0.063 FF  CELL  hazardDetection\|o_stall~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.905      0.106 FF    IC  hazardDetection\|o_stall~3\|datad " "     8.905      0.106 FF    IC  hazardDetection\|o_stall~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.968      0.063 FF  CELL  hazardDetection\|o_stall~3\|combout " "     8.968      0.063 FF  CELL  hazardDetection\|o_stall~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.080      0.112 FF    IC  hazardDetection\|o_stall~7\|datac " "     9.080      0.112 FF    IC  hazardDetection\|o_stall~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.213      0.133 FF  CELL  hazardDetection\|o_stall~7\|combout " "     9.213      0.133 FF  CELL  hazardDetection\|o_stall~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.355      0.142 FF    IC  hazardDetection\|o_stall~18\|datab " "     9.355      0.142 FF    IC  hazardDetection\|o_stall~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.547      0.192 FF  CELL  hazardDetection\|o_stall~18\|combout " "     9.547      0.192 FF  CELL  hazardDetection\|o_stall~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      0.274 FF    IC  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|datad " "     9.821      0.274 FF    IC  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.884      0.063 FF  CELL  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|combout " "     9.884      0.063 FF  CELL  Jump\|\\G_NBit_MUX:4:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.975      1.091 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|datad " "    10.975      1.091 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.038      0.063 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|combout " "    11.038      0.063 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.169      0.131 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|datab " "    11.169      0.131 FF    IC  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.376      0.207 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout " "    11.376      0.207 FF  CELL  Jump\|\\G_NBit_MUX:6:MUXI\|x4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.376      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:6:ONESCOMPI\|s_Q\|d " "    11.376      0.000 FF    IC  pcReg\|\\G_NBit_DFFG:6:ONESCOMPI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.426      0.050 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "    11.426      0.050 FF  CELL  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.586      1.586  R        clock network delay " "    21.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.591      0.005           clock pessimism removed " "    21.591      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.571     -0.020           clock uncertainty " "    21.571     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.578      0.007     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q " "    21.578      0.007     uTsu  MIPS_pc:pcReg\|MIPS_pc_dffg:\\G_NBit_DFFG:6:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.426 " "Data Arrival Time  :    11.426" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.578 " "Data Required Time :    21.578" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.152  " "Slack              :    10.152 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650028 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630650028 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650331 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630650331 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.130  " "Path #1: Hold slack is 0.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.595      1.595  R        clock network delay " "     1.595      1.595  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.105     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q " "     1.700      0.105     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|dffg:\\G_NBit_DFFG:22:ONESCOMPI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:22:ONESCOMPI\|s_Q\|q " "     1.700      0.000 RR  CELL  EX_MEM\|x1_3\|\\G_NBit_DFFG:22:ONESCOMPI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.029      0.329 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[3\] " "     2.029      0.329 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.065      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     2.065      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      1.851  R        clock network delay " "     1.851      1.851  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831     -0.020           clock pessimism removed " "     1.831     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831      0.000           clock uncertainty " "     1.831      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.935      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     1.935      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.065 " "Data Arrival Time  :     2.065" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.935 " "Data Required Time :     1.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.130  " "Slack              :     0.130 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1670630650332 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670630650332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670630653633 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670630656436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1240 " "Peak virtual memory: 1240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670630656810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  9 18:04:16 2022 " "Processing ended: Fri Dec  9 18:04:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670630656810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670630656810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670630656810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670630656810 ""}
