$date
	Thu Jul  4 22:51:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module edge_tb $end
$var wire 1 ! rising_edge_o $end
$var wire 1 " falling_edge_o $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 " falling_edge_o $end
$var wire 1 % reset $end
$var wire 1 ! rising_edge_o $end
$var reg 1 & a_ff $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
1%
0$
0#
0"
0!
$end
#10
0%
1#
#20
0#
#30
1#
#40
0#
#50
1!
1$
b1 '
1#
#60
0#
#70
0!
1&
b10 '
1#
#80
0#
#90
b11 '
1#
#100
0#
#110
b100 '
1#
#120
0#
#130
b101 '
1#
#140
0#
#150
b110 '
1#
#160
0#
#170
1"
0$
b111 '
1#
#180
0#
#190
1!
0"
0&
1$
b1000 '
1#
#200
0#
#210
0!
1&
b1001 '
1#
#220
0#
#230
1"
0$
b1010 '
1#
#240
0#
#250
1!
0"
0&
1$
b1011 '
1#
#260
0#
#270
0!
1&
b1100 '
1#
#280
0#
#290
1"
0$
b1101 '
1#
#300
0#
#310
1!
0"
0&
1$
b1110 '
1#
#320
0#
#330
1"
0!
1&
0$
b1111 '
1#
#340
0#
#350
1!
0"
0&
1$
b10000 '
1#
#360
0#
#370
1"
0!
1&
0$
b10001 '
1#
#380
0#
#390
1!
0"
0&
1$
b10010 '
1#
#400
0#
#410
0!
1&
b10011 '
1#
#420
0#
#430
1"
0$
b10100 '
1#
#440
0#
#450
1!
0"
0&
1$
b10101 '
1#
#460
0#
#470
1"
0!
1&
0$
b10110 '
1#
#480
0#
#490
0"
0&
b10111 '
1#
#500
0#
#510
b11000 '
1#
#520
0#
#530
1!
1$
b11001 '
1#
#540
0#
#550
1"
0!
1&
0$
b11010 '
1#
#560
0#
#570
1!
0"
0&
1$
b11011 '
1#
#580
0#
#590
0!
1&
b11100 '
1#
#600
0#
#610
b11101 '
1#
#620
0#
#630
b11110 '
1#
#640
0#
#650
1"
0$
b11111 '
1#
#660
0#
#670
0"
0&
b100000 '
1#
