<?xml version="1.0" encoding="UTF-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 /Users/melina/Documents/js/scrape/grobid/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<encodingDesc>
			<appInfo>
				<application version="0.5.1-SNAPSHOT" ident="GROBID" when="2018-02-21T06:15+0000">
					<ref target="https://github.com/kermitt2/grobid">GROBID - A machine learning software for extracting information from scholarly documents</ref>
				</application>
			</appInfo>
		</encodingDesc>
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">Digital-Analog Hybrid Synapse Chips for Electronic Neural Networks Digital-Analog Hybrid Synapse Chips for Electronic Neural Networks</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">A</forename><surname>Moopenn</surname></persName>
							<affiliation key="aff0">
								<orgName type="laboratory">Center for Space Microelectronics Technology Jet Propulsion Laboratory</orgName>
								<orgName type="institution">California Institute of Technology Pasadena</orgName>
								<address>
									<postCode>91109</postCode>
									<region>CA</region>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">T</forename><surname>Duong</surname></persName>
							<affiliation key="aff0">
								<orgName type="laboratory">Center for Space Microelectronics Technology Jet Propulsion Laboratory</orgName>
								<orgName type="institution">California Institute of Technology Pasadena</orgName>
								<address>
									<postCode>91109</postCode>
									<region>CA</region>
								</address>
							</affiliation>
						</author>
						<author>
							<persName xmlns="http://www.tei-c.org/ns/1.0"><forename type="first">A</forename><forename type="middle">P</forename><surname>Thakoor</surname></persName>
							<affiliation key="aff0">
								<orgName type="laboratory">Center for Space Microelectronics Technology Jet Propulsion Laboratory</orgName>
								<orgName type="institution">California Institute of Technology Pasadena</orgName>
								<address>
									<postCode>91109</postCode>
									<region>CA</region>
								</address>
							</affiliation>
						</author>
						<title level="a" type="main">Digital-Analog Hybrid Synapse Chips for Electronic Neural Networks Digital-Analog Hybrid Synapse Chips for Electronic Neural Networks</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
					<note>769</note>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<profileDesc>
			<abstract>
				<p>ABSTRACf Cascadable, CMOS synapse chips containing a crossbar array of 32x32 (1024) programmable synapses have been fabricated as &quot;building blocks&quot; for fully parallel implementation of neural networks. The synapses are based on a hybrid digital-analog design which utilizes on-Chip 7-bit data latches to store quantized weights and two-quadrant multiplying DAC&apos;s to compute weighted outputs. The synapses exhibit 6-bit resolution and excellent monotonicity and consistency in their transfer characteristics. A 64-neuron hardware incorporating four synapse chips has been fabricated to investigate the performance of feedback networks in optimization problem solving. In this study, a 7x7, one-to-one assignment net and the Hop field-Tank 8-city traveling salesman problem net have been implemented in the hardware. The network&apos;s ability to obtain optimum or near optimum solutions in real time has been demonstrated.</p>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
	</text>
</TEI>
