#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 21 13:06:01 2022
# Process ID: 9180
# Current directory: C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.runs/synth_1
# Command line: vivado.exe -log System.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl
# Log file: C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.runs/synth_1/System.vds
# Journal file: C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source System.tcl -notrace
Command: synth_design -top System -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 817.512 ; gain = 177.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/new/System.vhd:23]
	Parameter input_clock bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'LCD_Transmitter' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Full/LCD_Transmitter.vhd:5' bound to instance 'Inst_LCD' of component 'LCD_Transmitter' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/new/System.vhd:83]
INFO: [Synth 8-638] synthesizing module 'LCD_Transmitter' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Full/LCD_Transmitter.vhd:21]
	Parameter input_clock bound to: 125000000 - type: integer 
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Lab2/i2c_master.vhd:36' bound to instance 'Inst_i2c_master' of component 'i2c_master' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Full/LCD_Transmitter.vhd:80]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Lab2/i2c_master.vhd:54]
	Parameter input_clk bound to: 125000000 - type: integer 
	Parameter bus_clk bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (1#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Lab2/i2c_master.vhd:54]
WARNING: [Synth 8-614] signal 'first_line' is read in the process but is not in the sensitivity list [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Full/LCD_Transmitter.vhd:105]
WARNING: [Synth 8-614] signal 'second_line' is read in the process but is not in the sensitivity list [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Full/LCD_Transmitter.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'LCD_Transmitter' (2#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Full/LCD_Transmitter.vhd:21]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:26' bound to instance 'Inst_keyboard' of component 'ps2_keyboard_to_ascii' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/new/System.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:38]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 8 - type: integer 
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard.vhd:67]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/debounce.vhd:36]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (4#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (5#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/Documents/GitHub/EE316-Lab4/VHDL/Keyboard/project_4.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:38]
	Parameter data_length bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'uart_user' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/EE316_Project4.srcs/sources_1/new/uart_user.vhd:5' bound to instance 'Inst_uart' of component 'uart_user' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/new/System.vhd:106]
INFO: [Synth 8-638] synthesizing module 'uart_user' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/EE316_Project4.srcs/sources_1/new/uart_user.vhd:21]
	Parameter data_length bound to: 32 - type: integer 
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter os_rate bound to: 16 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 0 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/uart.vhd:28' bound to instance 'Inst_uart' of component 'uart' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/EE316_Project4.srcs/sources_1/new/uart_user.vhd:136]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/uart.vhd:49]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter os_rate bound to: 16 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 0 - type: integer 
	Parameter parity_eo bound to: 1'b0 
WARNING: [Synth 8-614] signal 'os_pulse' is read in the process but is not in the sensitivity list [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/uart.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart' (6#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/uart.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_user' (7#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/imports/Cole/EE316_Project4/EE316_Project4.srcs/sources_1/new/uart_user.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'System' (8#1) [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/sources_1/new/System.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 882.441 ; gain = 242.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 882.441 ; gain = 242.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 882.441 ; gain = 242.340
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1003.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.930 ; gain = 363.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.930 ; gain = 363.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.930 ; gain = 363.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-5546] ROM "pause_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
INFO: [Synth 8-5546] ROM "ascii" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                   ready |                               01 |                               01
                    read |                               10 |                               10
                   write |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_user'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.930 ; gain = 363.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input    256 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  34 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module LCD_Transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
	   8 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 7     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_keyboard_to_ascii 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	  22 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  34 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  33 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module uart_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Inst_LCD/pause_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[0]' (FDE) to 'Inst_LCD/pause_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[1]' (FDE) to 'Inst_LCD/pause_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[2]' (FDE) to 'Inst_LCD/pause_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[3]' (FDE) to 'Inst_LCD/pause_max_reg[15]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[4]' (FDE) to 'Inst_LCD/pause_max_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[5]' (FDE) to 'Inst_LCD/pause_max_reg[8]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[6]' (FDE) to 'Inst_LCD/pause_max_reg[11]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[7]' (FDE) to 'Inst_LCD/pause_max_reg[9]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[9]' (FDE) to 'Inst_LCD/pause_max_reg[10]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[10]' (FDE) to 'Inst_LCD/pause_max_reg[17]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[11]' (FDE) to 'Inst_LCD/pause_max_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[12]' (FDE) to 'Inst_LCD/pause_max_reg[18]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[13]' (FDE) to 'Inst_LCD/pause_max_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_LCD/pause_max_reg[16] )
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[17]' (FDE) to 'Inst_LCD/pause_max_reg[23]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[18]' (FDE) to 'Inst_LCD/pause_max_reg[20]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[20]' (FDE) to 'Inst_LCD/pause_max_reg[21]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[21]' (FDE) to 'Inst_LCD/pause_max_reg[22]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[22]' (FDE) to 'Inst_LCD/pause_max_reg[24]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/pause_max_reg[23]' (FDE) to 'Inst_LCD/pause_max_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_LCD/pause_max_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_LCD/i2c_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_LCD/i2c_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/data_tx_reg[3]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/data_tx_reg[1]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/addr_rw_reg[5]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/addr_rw_reg[7]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/addr_rw_reg[0]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_LCD/Inst_i2c_master/addr_rw_reg[4] )
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/addr_rw_reg[1]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/addr_rw_reg[2]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_LCD/Inst_i2c_master/addr_rw_reg[3]' (FDE) to 'Inst_LCD/Inst_i2c_master/addr_rw_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_LCD/Inst_i2c_master/addr_rw_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1003.930 ; gain = 363.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1003.930 ; gain = 363.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1067.340 ; gain = 427.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[7]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[6]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1067.930 ; gain = 427.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    17|
|4     |LUT2   |    74|
|5     |LUT3   |    49|
|6     |LUT4   |   236|
|7     |LUT5   |   176|
|8     |LUT6   |   270|
|9     |MUXF7  |    15|
|10    |MUXF8  |     2|
|11    |FDCE   |    70|
|12    |FDPE   |     8|
|13    |FDRE   |   431|
|14    |FDSE   |     1|
|15    |IBUF   |     5|
|16    |IOBUF  |     1|
|17    |OBUF   |     1|
|18    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      |  1378|
|2     |  Inst_LCD              |LCD_Transmitter       |   350|
|3     |    Inst_i2c_master     |i2c_master            |   115|
|4     |  Inst_keyboard         |ps2_keyboard_to_ascii |   243|
|5     |    ps2_keyboard_0      |ps2_keyboard          |   215|
|6     |      debounce_ps2_clk  |debounce              |    26|
|7     |      debounce_ps2_data |debounce_0            |    25|
|8     |  Inst_uart             |uart_user             |   776|
|9     |    Inst_uart           |uart                  |   453|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1074.707 ; gain = 313.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1074.707 ; gain = 434.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 1090.770 ; gain = 713.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.770 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jones/Desktop/EE316-Lab4/VHDL/Full/BetterProject/BetterProject.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 13:07:00 2022...
