Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Tools/XILINX/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto be26b0521bba4a31a8ca6aa24f42fb11 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCPU_test_behav xil_defaultlib.SCPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.IF_Stage
Compiling module xil_defaultlib.Control_Stall
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ID_Stage
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.Ext_32
Compiling module xil_defaultlib.EXE_Stage
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="kin...
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.MEM_Stage
Compiling module xil_defaultlib.Data_Stall
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.WB_Stage
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_test_behav
