ARM GAS  /tmp/cchGfVNl.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.fill_integral_image,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	fill_integral_image:
  27              	.LVL0:
  28              	.LFB139:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "ili9341_tft_driver.h"
  25:Core/Src/main.c **** #include "ov7670.h"
  26:Core/Src/main.c **** #include "ov7670_defs.h"
  27:Core/Src/main.c **** #include "face_detector_builder.h"
  28:Core/Src/main.c **** #include "integral_image.h"
  29:Core/Src/main.c **** #include "binary_stage_parser_defs.h"
  30:Core/Src/main.c **** #include "face_detector.h"
ARM GAS  /tmp/cchGfVNl.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** // RGB565
  41:Core/Src/main.c **** #define GET_RGB_PIXEL(image, x, y, w) \
  42:Core/Src/main.c ****   ({ \
  43:Core/Src/main.c ****     ((image) + ((x) + (y) * (w))); \
  44:Core/Src/main.c ****   })
  45:Core/Src/main.c **** #define APPLY_ROUNDING(n) \
  46:Core/Src/main.c ****   (uint8_t)(n) >> 5
  47:Core/Src/main.c **** #define FAST_DIVIDE_BY_3(n) \
  48:Core/Src/main.c **** 	((n) * 85 >> 8)
  49:Core/Src/main.c **** #define SET_PIXEL_COLOR(pixel, r, g, b) \
  50:Core/Src/main.c ****   *(pixel) = ((r) >> 3) << 11; \
  51:Core/Src/main.c ****   *(pixel) |= (g >> 2) << 6; \
  52:Core/Src/main.c ****   *(pixel) |= (b >> 3)
  53:Core/Src/main.c **** /* USER CODE END PD */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN PM */
  57:Core/Src/main.c **** #define HOLD_VARIABLE(var) \
  58:Core/Src/main.c **** 	if ((var) == 0) __asm("nop")
  59:Core/Src/main.c **** /* USER CODE END PM */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  62:Core/Src/main.c **** DCMI_HandleTypeDef hdcmi;
  63:Core/Src/main.c **** DMA_HandleTypeDef hdma_dcmi;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** SRAM_HandleTypeDef hsram1;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE BEGIN PV */
  70:Core/Src/main.c **** static ili9341_tft_driver_io_struct tft_io;
  71:Core/Src/main.c **** extern uint32_t _start_classifiers_load;
  72:Core/Src/main.c **** extern uint32_t _binary_lbpcascade_frontalface_32_improved_integer_bin_start;
  73:Core/Src/main.c **** extern uint32_t _binary_lbpcascade_frontalface_32_improved_integer_bin_end;
  74:Core/Src/main.c **** static uint16_t convertion_buffer[OV7670_IMAGE_WIDTH];
  75:Core/Src/main.c **** static face_detector_arguments arguments = (face_detector_arguments) {
  76:Core/Src/main.c ****   .base_scale = 1.f,
  77:Core/Src/main.c ****   .position_increment = 0.1f,
  78:Core/Src/main.c ****   .scale_increment = 1.1f,
  79:Core/Src/main.c ****   .image_size_x = OV7670_IMAGE_WIDTH,
  80:Core/Src/main.c ****   .image_size_y = OV7670_IMAGE_HEIGHT,
  81:Core/Src/main.c ****   .min_neighbours = 0U
  82:Core/Src/main.c **** };
  83:Core/Src/main.c **** /* USER CODE END PV */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  86:Core/Src/main.c **** void SystemClock_Config(void);
  87:Core/Src/main.c **** static void MX_GPIO_Init(void);
ARM GAS  /tmp/cchGfVNl.s 			page 3


  88:Core/Src/main.c **** static void MX_DMA_Init(void);
  89:Core/Src/main.c **** static void MX_FSMC_Init(void);
  90:Core/Src/main.c **** static void MX_I2C2_Init(void);
  91:Core/Src/main.c **** static void MX_DCMI_Init(void);
  92:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  93:Core/Src/main.c **** __attribute__((always_inline))
  94:Core/Src/main.c **** static inline void __initialize_ccm(
  95:Core/Src/main.c ****   uint32_t *load_addr,
  96:Core/Src/main.c ****   uint32_t *ccm_begin,
  97:Core/Src/main.c ****   uint32_t *ccm_end
  98:Core/Src/main.c **** );
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** __attribute__((always_inline))
 101:Core/Src/main.c **** static inline uint16_t decolorize(const uint16_t *pixel);
 102:Core/Src/main.c **** static void fill_integral_image(
 103:Core/Src/main.c ****   FILL_LINE_FUNCTOR,
 104:Core/Src/main.c ****   const uint8_t *const image_source,
 105:Core/Src/main.c ****   integral_image_size image_size
 106:Core/Src/main.c **** );
 107:Core/Src/main.c **** static uint16_t get_rectangle_summarize(
 108:Core/Src/main.c ****   const lbp_feature_rectangle *const feature_rectangle
 109:Core/Src/main.c **** );
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** static void tft_init(void);
 112:Core/Src/main.c **** static void tft_write_data(uint16_t value);
 113:Core/Src/main.c **** static void tft_write_reg(uint16_t reg_value);
 114:Core/Src/main.c **** static uint16_t tft_read_data(uint8_t data_size);
 115:Core/Src/main.c **** static void tft_enable_backlight(bool is_enabled);
 116:Core/Src/main.c **** static void draw_faces(uint16_t *const image);
 117:Core/Src/main.c **** static void draw_face(uint16_t *const image, area area_face);
 118:Core/Src/main.c **** __attribute__((always_inline))
 119:Core/Src/main.c **** static inline void draw_big_pixel(
 120:Core/Src/main.c ****   uint16_t *const image,
 121:Core/Src/main.c ****   uint8_t x,
 122:Core/Src/main.c ****   uint8_t y
 123:Core/Src/main.c **** );
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** static void configure_display(void);
 127:Core/Src/main.c **** static void configure_camera(void);
 128:Core/Src/main.c **** /* USER CODE END PFP */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 131:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 132:Core/Src/main.c **** /* USER CODE END 0 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /**
 135:Core/Src/main.c ****   * @brief  The application entry point.
 136:Core/Src/main.c ****   * @retval int
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c **** int main(void)
 139:Core/Src/main.c **** {
 140:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 141:Core/Src/main.c ****   __initialize_ccm(
 142:Core/Src/main.c ****     &_start_classifiers_load,
 143:Core/Src/main.c ****     &_binary_lbpcascade_frontalface_32_improved_integer_bin_start,
 144:Core/Src/main.c ****     &_binary_lbpcascade_frontalface_32_improved_integer_bin_end
ARM GAS  /tmp/cchGfVNl.s 			page 4


 145:Core/Src/main.c ****   );
 146:Core/Src/main.c ****   /* USER CODE END 1 */
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 151:Core/Src/main.c ****   HAL_Init();
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE END Init */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* Configure the system clock */
 158:Core/Src/main.c ****   SystemClock_Config();
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 161:Core/Src/main.c ****   /* USER CODE END SysInit */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* Initialize all configured peripherals */
 164:Core/Src/main.c ****   MX_GPIO_Init();
 165:Core/Src/main.c ****   MX_DMA_Init();
 166:Core/Src/main.c ****   MX_FSMC_Init();
 167:Core/Src/main.c ****   MX_I2C2_Init();
 168:Core/Src/main.c ****   MX_DCMI_Init();
 169:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   // qcif
 172:Core/Src/main.c ****   integral_image_create(
 173:Core/Src/main.c ****     (integral_image_size) {
 174:Core/Src/main.c ****       .width = OV7670_IMAGE_WIDTH,
 175:Core/Src/main.c ****       .height = OV7670_IMAGE_HEIGHT
 176:Core/Src/main.c ****     },
 177:Core/Src/main.c ****     fill_integral_image
 178:Core/Src/main.c ****   );
 179:Core/Src/main.c ****   face_detector_builder_create(
 180:Core/Src/main.c ****     (uint8_t*)&_binary_lbpcascade_frontalface_32_improved_integer_bin_start,
 181:Core/Src/main.c ****     IMPROVED_BINARY_DATA_STAGES_AMOUNT,
 182:Core/Src/main.c ****     get_rectangle_summarize
 183:Core/Src/main.c ****   );
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** 	configure_display();
 186:Core/Src/main.c **** 	configure_camera();
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   // uint32_t value = ((uint32_t*)_start_classifiers_load)[0];
 189:Core/Src/main.c ****   // HOLD_VARIABLE(value);
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   // value = ((uint32_t*)_start_classifiers_load)[1];
 192:Core/Src/main.c ****   // HOLD_VARIABLE(value);
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   // value = (uint32_t)(
 195:Core/Src/main.c ****   //   _binary_lbpcascade_frontalface_integer_bin_start -
 196:Core/Src/main.c ****   //   _binary_lbpcascade_frontalface_integer_bin_end
 197:Core/Src/main.c ****   // );
 198:Core/Src/main.c ****   // HOLD_VARIABLE(value);
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE END 2 */
 201:Core/Src/main.c **** 
ARM GAS  /tmp/cchGfVNl.s 			page 5


 202:Core/Src/main.c ****   /* Infinite loop */
 203:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 204:Core/Src/main.c **** 	
 205:Core/Src/main.c **** 	ov7670_start_capture();
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   while (1)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     /* USER CODE END WHILE */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 212:Core/Src/main.c **** 		ov7670_send_captured_frame(&hdcmi);
 213:Core/Src/main.c ****   }
 214:Core/Src/main.c ****   /* USER CODE END 3 */
 215:Core/Src/main.c **** }
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** /**
 218:Core/Src/main.c ****   * @brief System Clock Configuration
 219:Core/Src/main.c ****   * @retval None
 220:Core/Src/main.c ****   */
 221:Core/Src/main.c **** void SystemClock_Config(void)
 222:Core/Src/main.c **** {
 223:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 224:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 229:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 232:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 233:Core/Src/main.c ****   */
 234:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 235:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 236:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 237:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 238:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 239:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 240:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 241:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 243:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 244:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 252:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 253:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 254:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 256:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
ARM GAS  /tmp/cchGfVNl.s 			page 6


 259:Core/Src/main.c ****   {
 260:Core/Src/main.c ****     Error_Handler();
 261:Core/Src/main.c ****   }
 262:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 263:Core/Src/main.c **** }
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** /**
 266:Core/Src/main.c ****   * @brief DCMI Initialization Function
 267:Core/Src/main.c ****   * @param None
 268:Core/Src/main.c ****   * @retval None
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c **** static void MX_DCMI_Init(void)
 271:Core/Src/main.c **** {
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 0 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END DCMI_Init 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 1 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END DCMI_Init 1 */
 280:Core/Src/main.c ****   hdcmi.Instance = DCMI;
 281:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 282:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 283:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 284:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 285:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 286:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 287:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 288:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 289:Core/Src/main.c ****   {
 290:Core/Src/main.c ****     Error_Handler();
 291:Core/Src/main.c ****   }
 292:Core/Src/main.c ****   /* USER CODE BEGIN DCMI_Init 2 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END DCMI_Init 2 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** }
 297:Core/Src/main.c **** 
 298:Core/Src/main.c **** /**
 299:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 300:Core/Src/main.c ****   * @param None
 301:Core/Src/main.c ****   * @retval None
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c **** static void MX_I2C2_Init(void)
 304:Core/Src/main.c **** {
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 313:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 314:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 315:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
ARM GAS  /tmp/cchGfVNl.s 			page 7


 316:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 317:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 318:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 319:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 320:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 321:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 322:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 323:Core/Src/main.c ****   {
 324:Core/Src/main.c ****     Error_Handler();
 325:Core/Src/main.c ****   }
 326:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** }
 331:Core/Src/main.c **** 
 332:Core/Src/main.c **** /**
 333:Core/Src/main.c ****   * Enable DMA controller clock
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c **** static void MX_DMA_Init(void)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* DMA controller clock enable */
 339:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* DMA interrupt init */
 342:Core/Src/main.c ****   /* DMA2_Stream1_IRQn interrupt configuration */
 343:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 344:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** }
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** /**
 349:Core/Src/main.c ****   * @brief GPIO Initialization Function
 350:Core/Src/main.c ****   * @param None
 351:Core/Src/main.c ****   * @retval None
 352:Core/Src/main.c ****   */
 353:Core/Src/main.c **** static void MX_GPIO_Init(void)
 354:Core/Src/main.c **** {
 355:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 358:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 359:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 360:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 361:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 362:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 363:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 366:Core/Src/main.c ****   HAL_GPIO_WritePin(LCD_BC_GPIO_Port, LCD_BC_Pin, GPIO_PIN_RESET);
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /*Configure GPIO pin : LCD_BC_Pin */
 369:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BC_Pin;
 370:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 371:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 372:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/cchGfVNl.s 			page 8


 373:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BC_GPIO_Port, &GPIO_InitStruct);
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /*Configure GPIO pin : PA8 */
 376:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 377:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 378:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 379:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 380:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 381:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 382:Core/Src/main.c **** 
 383:Core/Src/main.c **** }
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** /* FSMC initialization function */
 386:Core/Src/main.c **** static void MX_FSMC_Init(void)
 387:Core/Src/main.c **** {
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE BEGIN FSMC_Init 0 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE END FSMC_Init 0 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE BEGIN FSMC_Init 1 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE END FSMC_Init 1 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /** Perform the SRAM1 memory initialization sequence
 400:Core/Src/main.c ****   */
 401:Core/Src/main.c ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
 402:Core/Src/main.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 403:Core/Src/main.c ****   /* hsram1.Init */
 404:Core/Src/main.c ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 405:Core/Src/main.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 406:Core/Src/main.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 407:Core/Src/main.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 408:Core/Src/main.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 409:Core/Src/main.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 410:Core/Src/main.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 411:Core/Src/main.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 412:Core/Src/main.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 413:Core/Src/main.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 414:Core/Src/main.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 415:Core/Src/main.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 416:Core/Src/main.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 417:Core/Src/main.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 418:Core/Src/main.c ****   /* Timing */
 419:Core/Src/main.c ****   Timing.AddressSetupTime = 6;
 420:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 421:Core/Src/main.c ****   Timing.DataSetupTime = 6;
 422:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 0;
 423:Core/Src/main.c ****   Timing.CLKDivision = 16;
 424:Core/Src/main.c ****   Timing.DataLatency = 17;
 425:Core/Src/main.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 426:Core/Src/main.c ****   /* ExtTiming */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 429:Core/Src/main.c ****   {
ARM GAS  /tmp/cchGfVNl.s 			page 9


 430:Core/Src/main.c ****     Error_Handler( );
 431:Core/Src/main.c ****   }
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE BEGIN FSMC_Init 2 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE END FSMC_Init 2 */
 436:Core/Src/main.c **** }
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c **** __attribute__((always_inline))
 441:Core/Src/main.c **** static inline void __initialize_ccm(
 442:Core/Src/main.c ****   uint32_t *load_addr,
 443:Core/Src/main.c ****   uint32_t *ccm_begin,
 444:Core/Src/main.c ****   uint32_t *ccm_end
 445:Core/Src/main.c **** )
 446:Core/Src/main.c **** {
 447:Core/Src/main.c ****   uint32_t *ccm_ptr = ccm_begin;
 448:Core/Src/main.c ****   while (ccm_ptr < ccm_end)
 449:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 450:Core/Src/main.c **** }
 451:Core/Src/main.c **** 
 452:Core/Src/main.c **** static void fill_integral_image(
 453:Core/Src/main.c ****   FILL_LINE_FUNCTOR,
 454:Core/Src/main.c ****   const uint8_t *const image_source,
 455:Core/Src/main.c ****   integral_image_size image_size
 456:Core/Src/main.c **** )
 457:Core/Src/main.c **** {
  29              		.loc 1 457 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 457 1 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 82B0     		sub	sp, sp, #8
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 24
  44 0004 0646     		mov	r6, r0
  45 0006 0D46     		mov	r5, r1
  46 0008 ADF80420 		strh	r2, [sp, #4]	@ movhi
 458:Core/Src/main.c ****   uint16_t *image = (uint16_t*)image_source;
  47              		.loc 1 458 3 is_stmt 1 view .LVU2
  48              	.LVL1:
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   for (uint8_t y = 0; y < image_size.height; y++)
  49              		.loc 1 460 3 view .LVU3
  50              	.LBB20:
  51              		.loc 1 460 8 view .LVU4
  52              		.loc 1 460 16 is_stmt 0 view .LVU5
  53 000c 0024     		movs	r4, #0
  54              		.loc 1 460 3 view .LVU6
ARM GAS  /tmp/cchGfVNl.s 			page 10


  55 000e 20E0     		b	.L2
  56              	.LVL2:
  57              	.L3:
  58              	.LBB21:
 461:Core/Src/main.c ****   {
 462:Core/Src/main.c ****     for (uint8_t x = 0; x < image_size.width; x++)
 463:Core/Src/main.c ****     {
 464:Core/Src/main.c ****       convertion_buffer[x] = APPLY_ROUNDING(
  59              		.loc 1 464 7 is_stmt 1 view .LVU7
  60              		.loc 1 464 30 is_stmt 0 view .LVU8
  61 0010 03FB0413 		mla	r3, r3, r4, r1
  62              	.LVL3:
  63              	.LBB22:
  64              	.LBI22:
 465:Core/Src/main.c ****         decolorize(GET_RGB_PIXEL(image, x, y, image_size.width))
 466:Core/Src/main.c ****       );
 467:Core/Src/main.c ****     }
 468:Core/Src/main.c **** 
 469:Core/Src/main.c ****     fill_line(convertion_buffer, y);
 470:Core/Src/main.c ****   }
 471:Core/Src/main.c **** }
 472:Core/Src/main.c **** 
 473:Core/Src/main.c **** __attribute__((always_inline))
 474:Core/Src/main.c **** static inline uint16_t decolorize(const uint16_t *pixel)
  65              		.loc 1 474 24 is_stmt 1 view .LVU9
  66              	.LBB23:
 475:Core/Src/main.c **** {
 476:Core/Src/main.c ****   uint8_t r = (*pixel >> 11) << 3; // / 31 * 255 ~= >> 5 << 8
  67              		.loc 1 476 3 view .LVU10
  68              		.loc 1 476 16 is_stmt 0 view .LVU11
  69 0014 35F81330 		ldrh	r3, [r5, r3, lsl #1]
  70              	.LVL4:
  71              		.loc 1 476 30 view .LVU12
  72 0018 D80A     		lsrs	r0, r3, #11
  73              	.LVL5:
 477:Core/Src/main.c **** 	uint8_t g = ((*pixel >> 6) & 0x1f) << 3; // to 5 digits
  74              		.loc 1 477 2 is_stmt 1 view .LVU13
  75              		.loc 1 477 10 is_stmt 0 view .LVU14
  76 001a 9A09     		lsrs	r2, r3, #6
  77 001c D200     		lsls	r2, r2, #3
  78 001e D2B2     		uxtb	r2, r2
  79              	.LVL6:
 478:Core/Src/main.c **** 	uint8_t b = (*pixel & 0x1f) << 3;
  80              		.loc 1 478 2 is_stmt 1 view .LVU15
  81              		.loc 1 478 10 is_stmt 0 view .LVU16
  82 0020 DB00     		lsls	r3, r3, #3
  83 0022 DBB2     		uxtb	r3, r3
  84              	.LVL7:
 479:Core/Src/main.c **** 	
 480:Core/Src/main.c **** 	uint8_t grayscale = FAST_DIVIDE_BY_3(r + g + b);
  85              		.loc 1 480 2 is_stmt 1 view .LVU17
  86              		.loc 1 480 22 is_stmt 0 view .LVU18
  87 0024 02EBC002 		add	r2, r2, r0, lsl #3
  88              	.LVL8:
  89              		.loc 1 480 22 view .LVU19
  90 0028 1344     		add	r3, r3, r2
  91              	.LVL9:
ARM GAS  /tmp/cchGfVNl.s 			page 11


  92              		.loc 1 480 22 view .LVU20
  93 002a 03EB8303 		add	r3, r3, r3, lsl #2
  94 002e 03EB0313 		add	r3, r3, r3, lsl #4
  95              	.LVL10:
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   return grayscale;
  96              		.loc 1 482 3 is_stmt 1 view .LVU21
  97              		.loc 1 482 3 is_stmt 0 view .LVU22
  98              	.LBE23:
  99              	.LBE22:
 464:Core/Src/main.c ****         decolorize(GET_RGB_PIXEL(image, x, y, image_size.width))
 100              		.loc 1 464 28 discriminator 1 view .LVU23
 101 0032 C3F34233 		ubfx	r3, r3, #13, #3
 102 0036 0B4A     		ldr	r2, .L8
 103 0038 22F81130 		strh	r3, [r2, r1, lsl #1]	@ movhi
 462:Core/Src/main.c ****     {
 104              		.loc 1 462 48 is_stmt 1 discriminator 3 view .LVU24
 105 003c 0131     		adds	r1, r1, #1
 106              	.LVL11:
 462:Core/Src/main.c ****     {
 107              		.loc 1 462 48 is_stmt 0 discriminator 3 view .LVU25
 108 003e C9B2     		uxtb	r1, r1
 109              	.LVL12:
 110              	.L4:
 462:Core/Src/main.c ****     {
 111              		.loc 1 462 27 is_stmt 1 discriminator 1 view .LVU26
 462:Core/Src/main.c ****     {
 112              		.loc 1 462 39 is_stmt 0 discriminator 1 view .LVU27
 113 0040 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 462:Core/Src/main.c ****     {
 114              		.loc 1 462 27 discriminator 1 view .LVU28
 115 0044 8B42     		cmp	r3, r1
 116 0046 E3D8     		bhi	.L3
 117              	.LBE21:
 469:Core/Src/main.c ****   }
 118              		.loc 1 469 5 is_stmt 1 view .LVU29
 119 0048 2146     		mov	r1, r4
 120              	.LVL13:
 469:Core/Src/main.c ****   }
 121              		.loc 1 469 5 is_stmt 0 view .LVU30
 122 004a 0648     		ldr	r0, .L8
 123 004c B047     		blx	r6
 124              	.LVL14:
 460:Core/Src/main.c ****   {
 125              		.loc 1 460 47 is_stmt 1 discriminator 2 view .LVU31
 126 004e 0134     		adds	r4, r4, #1
 127              	.LVL15:
 460:Core/Src/main.c ****   {
 128              		.loc 1 460 47 is_stmt 0 discriminator 2 view .LVU32
 129 0050 E4B2     		uxtb	r4, r4
 130              	.LVL16:
 131              	.L2:
 460:Core/Src/main.c ****   {
 132              		.loc 1 460 25 is_stmt 1 discriminator 1 view .LVU33
 460:Core/Src/main.c ****   {
 133              		.loc 1 460 37 is_stmt 0 discriminator 1 view .LVU34
 134 0052 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
ARM GAS  /tmp/cchGfVNl.s 			page 12


 460:Core/Src/main.c ****   {
 135              		.loc 1 460 25 discriminator 1 view .LVU35
 136 0056 A342     		cmp	r3, r4
 137 0058 01D9     		bls	.L7
 138              	.LBB24:
 462:Core/Src/main.c ****     {
 139              		.loc 1 462 18 view .LVU36
 140 005a 0021     		movs	r1, #0
 141 005c F0E7     		b	.L4
 142              	.L7:
 143              	.LBE24:
 144              	.LBE20:
 471:Core/Src/main.c **** 
 145              		.loc 1 471 1 view .LVU37
 146 005e 02B0     		add	sp, sp, #8
 147              	.LCFI2:
 148              		.cfi_def_cfa_offset 16
 149              		@ sp needed
 150 0060 70BD     		pop	{r4, r5, r6, pc}
 151              	.LVL17:
 152              	.L9:
 471:Core/Src/main.c **** 
 153              		.loc 1 471 1 view .LVU38
 154 0062 00BF     		.align	2
 155              	.L8:
 156 0064 00000000 		.word	convertion_buffer
 157              		.cfi_endproc
 158              	.LFE139:
 160              		.section	.text.tft_write_data,"ax",%progbits
 161              		.align	1
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	tft_write_data:
 167              	.LVL18:
 168              	.LFB143:
 483:Core/Src/main.c **** }
 484:Core/Src/main.c **** 
 485:Core/Src/main.c **** static uint16_t get_rectangle_summarize(
 486:Core/Src/main.c ****   const lbp_feature_rectangle *const feature_rectangle
 487:Core/Src/main.c **** )
 488:Core/Src/main.c **** {
 489:Core/Src/main.c ****   integral_image_rectangle_position integral_position = {
 490:Core/Src/main.c ****     .top_left_corner = {
 491:Core/Src/main.c ****       .x = feature_rectangle->x,
 492:Core/Src/main.c ****       .y = feature_rectangle->y
 493:Core/Src/main.c ****     },
 494:Core/Src/main.c ****     .bottom_right_corner = {
 495:Core/Src/main.c ****       .x = feature_rectangle->x + feature_rectangle->width,
 496:Core/Src/main.c ****       .y = feature_rectangle->y + feature_rectangle->height
 497:Core/Src/main.c ****     }
 498:Core/Src/main.c ****   };
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   return integral_image_get_rectangle(&integral_position);
 501:Core/Src/main.c **** }
 502:Core/Src/main.c **** 
 503:Core/Src/main.c **** static void tft_init(void)
ARM GAS  /tmp/cchGfVNl.s 			page 13


 504:Core/Src/main.c **** {
 505:Core/Src/main.c **** 	HAL_Delay(20);
 506:Core/Src/main.c **** }
 507:Core/Src/main.c **** 
 508:Core/Src/main.c **** static void tft_write_data(uint16_t value)
 509:Core/Src/main.c **** {
 169              		.loc 1 509 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 510:Core/Src/main.c **** 	*FMC_BANK1_DATA = value;
 174              		.loc 1 510 2 view .LVU40
 175              		.loc 1 510 18 is_stmt 0 view .LVU41
 176 0000 014B     		ldr	r3, .L11
 177 0002 1880     		strh	r0, [r3]	@ movhi
 511:Core/Src/main.c **** }
 178              		.loc 1 511 1 view .LVU42
 179 0004 7047     		bx	lr
 180              	.L12:
 181 0006 00BF     		.align	2
 182              	.L11:
 183 0008 00000860 		.word	1611137024
 184              		.cfi_endproc
 185              	.LFE143:
 187              		.section	.text.tft_write_reg,"ax",%progbits
 188              		.align	1
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	tft_write_reg:
 194              	.LVL19:
 195              	.LFB144:
 512:Core/Src/main.c **** 
 513:Core/Src/main.c **** static void tft_write_reg(uint16_t reg_value)
 514:Core/Src/main.c **** {
 196              		.loc 1 514 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 515:Core/Src/main.c **** 	*FMC_BANK1_CMD = reg_value;
 201              		.loc 1 515 2 view .LVU44
 202              		.loc 1 515 17 is_stmt 0 view .LVU45
 203 0000 4FF0C043 		mov	r3, #1610612736
 204 0004 1880     		strh	r0, [r3]	@ movhi
 516:Core/Src/main.c **** }
 205              		.loc 1 516 1 view .LVU46
 206 0006 7047     		bx	lr
 207              		.cfi_endproc
 208              	.LFE144:
 210              		.section	.text.tft_read_data,"ax",%progbits
 211              		.align	1
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	tft_read_data:
ARM GAS  /tmp/cchGfVNl.s 			page 14


 217              	.LVL20:
 218              	.LFB145:
 517:Core/Src/main.c **** 
 518:Core/Src/main.c **** static uint16_t tft_read_data(uint8_t data_size)
 519:Core/Src/main.c **** {
 219              		.loc 1 519 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 520:Core/Src/main.c **** 	if (data_size > 2)
 224              		.loc 1 520 2 view .LVU48
 225              		.loc 1 520 5 is_stmt 0 view .LVU49
 226 0000 0228     		cmp	r0, #2
 227 0002 0BD8     		bhi	.L16
 521:Core/Src/main.c **** 		return 0;
 522:Core/Src/main.c **** 	
 523:Core/Src/main.c **** 	uint16_t mask = 0xffff >> ((2 - data_size) * 8);
 228              		.loc 1 523 2 is_stmt 1 view .LVU50
 229              		.loc 1 523 32 is_stmt 0 view .LVU51
 230 0004 C0F10200 		rsb	r0, r0, #2
 231              	.LVL21:
 232              		.loc 1 523 45 view .LVU52
 233 0008 C000     		lsls	r0, r0, #3
 234              		.loc 1 523 25 view .LVU53
 235 000a 4FF6FF73 		movw	r3, #65535
 236 000e 43FA00F0 		asr	r0, r3, r0
 237              	.LVL22:
 524:Core/Src/main.c **** 	
 525:Core/Src/main.c **** 	return *(FMC_BANK1_DATA) & mask;
 238              		.loc 1 525 2 is_stmt 1 view .LVU54
 239              		.loc 1 525 9 is_stmt 0 view .LVU55
 240 0012 034B     		ldr	r3, .L17
 241 0014 1B88     		ldrh	r3, [r3]
 242 0016 9BB2     		uxth	r3, r3
 243              		.loc 1 525 27 view .LVU56
 244 0018 1840     		ands	r0, r0, r3
 245              	.LVL23:
 246              		.loc 1 525 27 view .LVU57
 247 001a 7047     		bx	lr
 248              	.LVL24:
 249              	.L16:
 521:Core/Src/main.c **** 		return 0;
 250              		.loc 1 521 10 view .LVU58
 251 001c 0020     		movs	r0, #0
 252              	.LVL25:
 526:Core/Src/main.c **** }
 253              		.loc 1 526 1 view .LVU59
 254 001e 7047     		bx	lr
 255              	.L18:
 256              		.align	2
 257              	.L17:
 258 0020 00000860 		.word	1611137024
 259              		.cfi_endproc
 260              	.LFE145:
 262              		.section	.text.draw_face,"ax",%progbits
 263              		.align	1
ARM GAS  /tmp/cchGfVNl.s 			page 15


 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	draw_face:
 269              	.LVL26:
 270              	.LFB148:
 527:Core/Src/main.c **** 
 528:Core/Src/main.c **** static void tft_enable_backlight(bool is_enabled)
 529:Core/Src/main.c **** {
 530:Core/Src/main.c **** 	HAL_GPIO_WritePin(
 531:Core/Src/main.c **** 		LCD_BC_GPIO_Port,
 532:Core/Src/main.c **** 		LCD_BC_Pin,
 533:Core/Src/main.c **** 		is_enabled ? GPIO_PIN_SET : GPIO_PIN_RESET
 534:Core/Src/main.c **** 	);
 535:Core/Src/main.c **** }
 536:Core/Src/main.c **** 
 537:Core/Src/main.c **** static void draw_faces(uint16_t *const image)
 538:Core/Src/main.c **** {
 539:Core/Src/main.c ****   integral_image_set((uint8_t*)image);
 540:Core/Src/main.c ****   integral_image_calculate();
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   face_detector_detect(&arguments);
 543:Core/Src/main.c ****   face_detector_result result = face_detector_get_result();
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   for (uint8_t i = 0; i < result.faces_amount; i++)
 546:Core/Src/main.c ****   {
 547:Core/Src/main.c ****     draw_face(image, result.faces[i]);
 548:Core/Src/main.c ****   }
 549:Core/Src/main.c **** }
 550:Core/Src/main.c **** 
 551:Core/Src/main.c **** static void draw_face(uint16_t *const image, area area_face)
 552:Core/Src/main.c **** {
 271              		.loc 1 552 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 8
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		.loc 1 552 1 is_stmt 0 view .LVU61
 276 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 24
 279              		.cfi_offset 4, -24
 280              		.cfi_offset 5, -20
 281              		.cfi_offset 6, -16
 282              		.cfi_offset 7, -12
 283              		.cfi_offset 8, -8
 284              		.cfi_offset 14, -4
 285 0004 82B0     		sub	sp, sp, #8
 286              	.LCFI4:
 287              		.cfi_def_cfa_offset 32
 288 0006 0191     		str	r1, [sp, #4]
 553:Core/Src/main.c ****   // draw_big_pixel(image, area_face.x, area_face.y);
 554:Core/Src/main.c ****   // draw_big_pixel(image, area_face.x + area_face.size, area_face.y);
 555:Core/Src/main.c ****   // draw_big_pixel(image, area_face.x, area_face.y + area_face.size);
 556:Core/Src/main.c ****   // draw_big_pixel(
 557:Core/Src/main.c ****   //   image,
 558:Core/Src/main.c ****   //   area_face.x + area_face.size,
 559:Core/Src/main.c ****   //   area_face.y + area_face.size
ARM GAS  /tmp/cchGfVNl.s 			page 16


 560:Core/Src/main.c ****   // );
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   for (uint8_t x = 0; x < area_face.size; x += 2)
 289              		.loc 1 562 3 is_stmt 1 view .LVU62
 290              	.LBB25:
 291              		.loc 1 562 8 view .LVU63
 292              	.LVL27:
 293              		.loc 1 562 16 is_stmt 0 view .LVU64
 294 0008 4FF0000C 		mov	ip, #0
 295              		.loc 1 562 3 view .LVU65
 296 000c 1DE0     		b	.L20
 297              	.LVL28:
 298              	.L21:
 563:Core/Src/main.c ****   {
 564:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + x, area_face.y);
 565:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + x, area_face.y + area_face.size);
 299              		.loc 1 565 5 is_stmt 1 view .LVU66
 300 000e 0A44     		add	r2, r2, r1
 301 0010 D2B2     		uxtb	r2, r2
 302              	.LVL29:
 303              	.LBB26:
 304              	.LBI26:
 566:Core/Src/main.c ****   }
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   for (uint8_t y = 2; y < area_face.size; y += 2)
 569:Core/Src/main.c ****   {
 570:Core/Src/main.c ****     draw_big_pixel(image, area_face.x, area_face.y + y);
 571:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + area_face.size - 1, area_face.y + y);
 572:Core/Src/main.c ****   }
 573:Core/Src/main.c **** }
 574:Core/Src/main.c **** 
 575:Core/Src/main.c **** __attribute__((always_inline))
 576:Core/Src/main.c **** static inline void draw_big_pixel(
 305              		.loc 1 576 20 view .LVU67
 306              	.LBB27:
 577:Core/Src/main.c ****   uint16_t *const image,
 578:Core/Src/main.c ****   uint8_t x,
 579:Core/Src/main.c ****   uint8_t y
 580:Core/Src/main.c **** )
 581:Core/Src/main.c **** {
 582:Core/Src/main.c ****   if (x + 1 >= OV7670_IMAGE_WIDTH)
 307              		.loc 1 582 3 view .LVU68
 308              		.loc 1 582 6 is_stmt 0 view .LVU69
 309 0012 AA2B     		cmp	r3, #170
 310 0014 15D8     		bhi	.L22
 583:Core/Src/main.c ****     return;
 584:Core/Src/main.c ****   if (y + 1 >= OV7670_IMAGE_HEIGHT)
 311              		.loc 1 584 3 is_stmt 1 view .LVU70
 312              		.loc 1 584 6 is_stmt 0 view .LVU71
 313 0016 8E2A     		cmp	r2, #142
 314 0018 13D8     		bhi	.L22
 585:Core/Src/main.c ****     return;
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****   uint16_t *up_left_pixel = GET_RGB_PIXEL(
 315              		.loc 1 587 3 is_stmt 1 view .LVU72
 316              		.loc 1 587 29 is_stmt 0 view .LVU73
 317 001a AC21     		movs	r1, #172
ARM GAS  /tmp/cchGfVNl.s 			page 17


 318 001c 01FB02F5 		mul	r5, r1, r2
 319 0020 5E19     		adds	r6, r3, r5
 320              	.LVL30:
 588:Core/Src/main.c ****     image,
 589:Core/Src/main.c ****     x,
 590:Core/Src/main.c ****     y,
 591:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 592:Core/Src/main.c ****   );
 593:Core/Src/main.c ****   uint16_t *up_right_pixel = GET_RGB_PIXEL(
 321              		.loc 1 593 3 is_stmt 1 view .LVU74
 322              		.loc 1 593 30 is_stmt 0 view .LVU75
 323 0022 5C1C     		adds	r4, r3, #1
 324 0024 2544     		add	r5, r5, r4
 325              	.LVL31:
 594:Core/Src/main.c ****     image,
 595:Core/Src/main.c ****     x + 1,
 596:Core/Src/main.c ****     y,
 597:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 598:Core/Src/main.c ****   );
 599:Core/Src/main.c ****   uint16_t *down_left_pixel = GET_RGB_PIXEL(
 326              		.loc 1 599 3 is_stmt 1 view .LVU76
 327              		.loc 1 599 31 is_stmt 0 view .LVU77
 328 0026 02FB0111 		mla	r1, r2, r1, r1
 329 002a 0B44     		add	r3, r3, r1
 330              	.LVL32:
 600:Core/Src/main.c ****     image,
 601:Core/Src/main.c ****     x,
 602:Core/Src/main.c ****     y + 1,
 603:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 604:Core/Src/main.c ****   );
 605:Core/Src/main.c ****   uint16_t *down_right_pixel = GET_RGB_PIXEL(
 331              		.loc 1 605 3 is_stmt 1 view .LVU78
 332              		.loc 1 605 32 is_stmt 0 view .LVU79
 333 002c 0C44     		add	r4, r4, r1
 334              	.LVL33:
 606:Core/Src/main.c ****     image,
 607:Core/Src/main.c ****     x + 1,
 608:Core/Src/main.c ****     y + 1,
 609:Core/Src/main.c ****     OV7670_IMAGE_WIDTH
 610:Core/Src/main.c ****   );
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_left_pixel, 255, 0, 0);
 335              		.loc 1 612 3 is_stmt 1 view .LVU80
 336 002e 4FF47842 		mov	r2, #63488
 337              	.LVL34:
 338              		.loc 1 612 3 is_stmt 0 view .LVU81
 339 0032 20F81620 		strh	r2, [r0, r6, lsl #1]	@ movhi
 340              		.loc 1 612 3 is_stmt 1 view .LVU82
 341              		.loc 1 612 3 view .LVU83
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 342              		.loc 1 613 3 view .LVU84
 343 0036 20F81520 		strh	r2, [r0, r5, lsl #1]	@ movhi
 344              		.loc 1 613 3 view .LVU85
 345              		.loc 1 613 3 view .LVU86
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 346              		.loc 1 614 3 view .LVU87
 347 003a 20F81320 		strh	r2, [r0, r3, lsl #1]	@ movhi
ARM GAS  /tmp/cchGfVNl.s 			page 18


 348              		.loc 1 614 3 view .LVU88
 349              		.loc 1 614 3 view .LVU89
 615:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 350              		.loc 1 615 3 view .LVU90
 351 003e 20F81420 		strh	r2, [r0, r4, lsl #1]	@ movhi
 352              		.loc 1 615 3 view .LVU91
 353              		.loc 1 615 3 view .LVU92
 354              	.LVL35:
 355              	.L22:
 356              		.loc 1 615 3 is_stmt 0 view .LVU93
 357              	.LBE27:
 358              	.LBE26:
 562:Core/Src/main.c ****   {
 359              		.loc 1 562 45 is_stmt 1 discriminator 3 view .LVU94
 360 0042 0CF1020C 		add	ip, ip, #2
 361              	.LVL36:
 562:Core/Src/main.c ****   {
 362              		.loc 1 562 45 is_stmt 0 discriminator 3 view .LVU95
 363 0046 5FFA8CFC 		uxtb	ip, ip
 364              	.LVL37:
 365              	.L20:
 562:Core/Src/main.c ****   {
 366              		.loc 1 562 25 is_stmt 1 discriminator 1 view .LVU96
 562:Core/Src/main.c ****   {
 367              		.loc 1 562 36 is_stmt 0 discriminator 1 view .LVU97
 368 004a 9DF80610 		ldrb	r1, [sp, #6]	@ zero_extendqisi2
 562:Core/Src/main.c ****   {
 369              		.loc 1 562 25 discriminator 1 view .LVU98
 370 004e 6145     		cmp	r1, ip
 371 0050 21D9     		bls	.L29
 564:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + x, area_face.y + area_face.size);
 372              		.loc 1 564 5 is_stmt 1 view .LVU99
 564:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + x, area_face.y + area_face.size);
 373              		.loc 1 564 36 is_stmt 0 view .LVU100
 374 0052 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 564:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + x, area_face.y + area_face.size);
 375              		.loc 1 564 5 view .LVU101
 376 0056 6344     		add	r3, r3, ip
 377 0058 DBB2     		uxtb	r3, r3
 378 005a 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 379              	.LVL38:
 380              	.LBB28:
 381              	.LBI28:
 576:Core/Src/main.c ****   uint16_t *const image,
 382              		.loc 1 576 20 is_stmt 1 view .LVU102
 383              	.LBB29:
 582:Core/Src/main.c ****     return;
 384              		.loc 1 582 3 view .LVU103
 582:Core/Src/main.c ****     return;
 385              		.loc 1 582 6 is_stmt 0 view .LVU104
 386 005e AA2B     		cmp	r3, #170
 387 0060 D5D8     		bhi	.L21
 584:Core/Src/main.c ****     return;
 388              		.loc 1 584 3 is_stmt 1 view .LVU105
 584:Core/Src/main.c ****     return;
 389              		.loc 1 584 6 is_stmt 0 view .LVU106
 390 0062 8E2A     		cmp	r2, #142
ARM GAS  /tmp/cchGfVNl.s 			page 19


 391 0064 D3D8     		bhi	.L21
 587:Core/Src/main.c ****     image,
 392              		.loc 1 587 3 is_stmt 1 view .LVU107
 587:Core/Src/main.c ****     image,
 393              		.loc 1 587 29 is_stmt 0 view .LVU108
 394 0066 4FF0AC0E 		mov	lr, #172
 395 006a 0EFB02F5 		mul	r5, lr, r2
 396 006e 03EB0508 		add	r8, r3, r5
 397              	.LVL39:
 593:Core/Src/main.c ****     image,
 398              		.loc 1 593 3 is_stmt 1 view .LVU109
 593:Core/Src/main.c ****     image,
 399              		.loc 1 593 30 is_stmt 0 view .LVU110
 400 0072 5C1C     		adds	r4, r3, #1
 401 0074 2E19     		adds	r6, r5, r4
 402              	.LVL40:
 599:Core/Src/main.c ****     image,
 403              		.loc 1 599 3 is_stmt 1 view .LVU111
 599:Core/Src/main.c ****     image,
 404              		.loc 1 599 31 is_stmt 0 view .LVU112
 405 0076 02FB0EEE 		mla	lr, r2, lr, lr
 406 007a 03EB0E07 		add	r7, r3, lr
 407              	.LVL41:
 605:Core/Src/main.c ****     image,
 408              		.loc 1 605 3 is_stmt 1 view .LVU113
 605:Core/Src/main.c ****     image,
 409              		.loc 1 605 32 is_stmt 0 view .LVU114
 410 007e 7444     		add	r4, r4, lr
 411              	.LVL42:
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 412              		.loc 1 612 3 is_stmt 1 view .LVU115
 413 0080 4FF47845 		mov	r5, #63488
 414 0084 20F81850 		strh	r5, [r0, r8, lsl #1]	@ movhi
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 415              		.loc 1 612 3 view .LVU116
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 416              		.loc 1 612 3 view .LVU117
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 417              		.loc 1 613 3 view .LVU118
 418 0088 20F81650 		strh	r5, [r0, r6, lsl #1]	@ movhi
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 419              		.loc 1 613 3 view .LVU119
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 420              		.loc 1 613 3 view .LVU120
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 421              		.loc 1 614 3 view .LVU121
 422 008c 20F81750 		strh	r5, [r0, r7, lsl #1]	@ movhi
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 423              		.loc 1 614 3 view .LVU122
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 424              		.loc 1 614 3 view .LVU123
 425              		.loc 1 615 3 view .LVU124
 426 0090 20F81450 		strh	r5, [r0, r4, lsl #1]	@ movhi
 427              		.loc 1 615 3 view .LVU125
 428              		.loc 1 615 3 view .LVU126
 429 0094 BBE7     		b	.L21
 430              	.LVL43:
ARM GAS  /tmp/cchGfVNl.s 			page 20


 431              	.L29:
 432              		.loc 1 615 3 is_stmt 0 view .LVU127
 433              	.LBE29:
 434              	.LBE28:
 435              	.LBE25:
 436              	.LBB30:
 568:Core/Src/main.c ****   {
 437              		.loc 1 568 16 view .LVU128
 438 0096 4FF0020C 		mov	ip, #2
 439              	.LVL44:
 568:Core/Src/main.c ****   {
 440              		.loc 1 568 16 view .LVU129
 441 009a 20E0     		b	.L24
 442              	.LVL45:
 443              	.L25:
 571:Core/Src/main.c ****   }
 444              		.loc 1 571 5 is_stmt 1 view .LVU130
 571:Core/Src/main.c ****   }
 445              		.loc 1 571 39 is_stmt 0 view .LVU131
 446 009c 0B44     		add	r3, r3, r1
 447 009e DBB2     		uxtb	r3, r3
 571:Core/Src/main.c ****   }
 448              		.loc 1 571 5 view .LVU132
 449 00a0 013B     		subs	r3, r3, #1
 450 00a2 DBB2     		uxtb	r3, r3
 451              	.LVL46:
 452              	.LBB31:
 453              	.LBI31:
 576:Core/Src/main.c ****   uint16_t *const image,
 454              		.loc 1 576 20 is_stmt 1 view .LVU133
 455              	.LBB32:
 582:Core/Src/main.c ****     return;
 456              		.loc 1 582 3 view .LVU134
 582:Core/Src/main.c ****     return;
 457              		.loc 1 582 6 is_stmt 0 view .LVU135
 458 00a4 AA2B     		cmp	r3, #170
 459 00a6 16D8     		bhi	.L26
 584:Core/Src/main.c ****     return;
 460              		.loc 1 584 3 is_stmt 1 view .LVU136
 584:Core/Src/main.c ****     return;
 461              		.loc 1 584 6 is_stmt 0 view .LVU137
 462 00a8 8E2A     		cmp	r2, #142
 463 00aa 14D8     		bhi	.L26
 587:Core/Src/main.c ****     image,
 464              		.loc 1 587 3 is_stmt 1 view .LVU138
 587:Core/Src/main.c ****     image,
 465              		.loc 1 587 29 is_stmt 0 view .LVU139
 466 00ac 4FF0AC0E 		mov	lr, #172
 467 00b0 0EFB02F5 		mul	r5, lr, r2
 468 00b4 5E19     		adds	r6, r3, r5
 469              	.LVL47:
 593:Core/Src/main.c ****     image,
 470              		.loc 1 593 3 is_stmt 1 view .LVU140
 593:Core/Src/main.c ****     image,
 471              		.loc 1 593 30 is_stmt 0 view .LVU141
 472 00b6 5C1C     		adds	r4, r3, #1
 473 00b8 2544     		add	r5, r5, r4
ARM GAS  /tmp/cchGfVNl.s 			page 21


 474              	.LVL48:
 599:Core/Src/main.c ****     image,
 475              		.loc 1 599 3 is_stmt 1 view .LVU142
 599:Core/Src/main.c ****     image,
 476              		.loc 1 599 31 is_stmt 0 view .LVU143
 477 00ba 02FB0EEE 		mla	lr, r2, lr, lr
 478 00be 7344     		add	r3, r3, lr
 479              	.LVL49:
 605:Core/Src/main.c ****     image,
 480              		.loc 1 605 3 is_stmt 1 view .LVU144
 605:Core/Src/main.c ****     image,
 481              		.loc 1 605 32 is_stmt 0 view .LVU145
 482 00c0 7444     		add	r4, r4, lr
 483              	.LVL50:
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 484              		.loc 1 612 3 is_stmt 1 view .LVU146
 485 00c2 4FF47842 		mov	r2, #63488
 486              	.LVL51:
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 487              		.loc 1 612 3 is_stmt 0 view .LVU147
 488 00c6 20F81620 		strh	r2, [r0, r6, lsl #1]	@ movhi
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 489              		.loc 1 612 3 is_stmt 1 view .LVU148
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 490              		.loc 1 612 3 view .LVU149
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 491              		.loc 1 613 3 view .LVU150
 492 00ca 20F81520 		strh	r2, [r0, r5, lsl #1]	@ movhi
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 493              		.loc 1 613 3 view .LVU151
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 494              		.loc 1 613 3 view .LVU152
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 495              		.loc 1 614 3 view .LVU153
 496 00ce 20F81320 		strh	r2, [r0, r3, lsl #1]	@ movhi
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 497              		.loc 1 614 3 view .LVU154
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 498              		.loc 1 614 3 view .LVU155
 499              		.loc 1 615 3 view .LVU156
 500 00d2 20F81420 		strh	r2, [r0, r4, lsl #1]	@ movhi
 501              		.loc 1 615 3 view .LVU157
 502              		.loc 1 615 3 view .LVU158
 503              	.LVL52:
 504              	.L26:
 505              		.loc 1 615 3 is_stmt 0 view .LVU159
 506              	.LBE32:
 507              	.LBE31:
 568:Core/Src/main.c ****   {
 508              		.loc 1 568 45 is_stmt 1 discriminator 3 view .LVU160
 509 00d6 0CF1020C 		add	ip, ip, #2
 510              	.LVL53:
 568:Core/Src/main.c ****   {
 511              		.loc 1 568 45 is_stmt 0 discriminator 3 view .LVU161
 512 00da 5FFA8CFC 		uxtb	ip, ip
 513              	.LVL54:
 514              	.L24:
ARM GAS  /tmp/cchGfVNl.s 			page 22


 568:Core/Src/main.c ****   {
 515              		.loc 1 568 25 is_stmt 1 discriminator 1 view .LVU162
 516 00de 6145     		cmp	r1, ip
 517 00e0 21D9     		bls	.L30
 570:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + area_face.size - 1, area_face.y + y);
 518              		.loc 1 570 5 view .LVU163
 519 00e2 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 570:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + area_face.size - 1, area_face.y + y);
 520              		.loc 1 570 49 is_stmt 0 view .LVU164
 521 00e6 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 570:Core/Src/main.c ****     draw_big_pixel(image, area_face.x + area_face.size - 1, area_face.y + y);
 522              		.loc 1 570 5 view .LVU165
 523 00ea 6244     		add	r2, r2, ip
 524 00ec D2B2     		uxtb	r2, r2
 525              	.LVL55:
 526              	.LBB33:
 527              	.LBI33:
 576:Core/Src/main.c ****   uint16_t *const image,
 528              		.loc 1 576 20 is_stmt 1 view .LVU166
 529              	.LBB34:
 582:Core/Src/main.c ****     return;
 530              		.loc 1 582 3 view .LVU167
 582:Core/Src/main.c ****     return;
 531              		.loc 1 582 6 is_stmt 0 view .LVU168
 532 00ee AA2B     		cmp	r3, #170
 533 00f0 D4D8     		bhi	.L25
 584:Core/Src/main.c ****     return;
 534              		.loc 1 584 3 is_stmt 1 view .LVU169
 584:Core/Src/main.c ****     return;
 535              		.loc 1 584 6 is_stmt 0 view .LVU170
 536 00f2 8E2A     		cmp	r2, #142
 537 00f4 D2D8     		bhi	.L25
 587:Core/Src/main.c ****     image,
 538              		.loc 1 587 3 is_stmt 1 view .LVU171
 587:Core/Src/main.c ****     image,
 539              		.loc 1 587 29 is_stmt 0 view .LVU172
 540 00f6 4FF0AC0E 		mov	lr, #172
 541 00fa 0EFB02F5 		mul	r5, lr, r2
 542 00fe 03EB0508 		add	r8, r3, r5
 543              	.LVL56:
 593:Core/Src/main.c ****     image,
 544              		.loc 1 593 3 is_stmt 1 view .LVU173
 593:Core/Src/main.c ****     image,
 545              		.loc 1 593 30 is_stmt 0 view .LVU174
 546 0102 5C1C     		adds	r4, r3, #1
 547 0104 2E19     		adds	r6, r5, r4
 548              	.LVL57:
 599:Core/Src/main.c ****     image,
 549              		.loc 1 599 3 is_stmt 1 view .LVU175
 599:Core/Src/main.c ****     image,
 550              		.loc 1 599 31 is_stmt 0 view .LVU176
 551 0106 02FB0EEE 		mla	lr, r2, lr, lr
 552 010a 03EB0E07 		add	r7, r3, lr
 553              	.LVL58:
 605:Core/Src/main.c ****     image,
 554              		.loc 1 605 3 is_stmt 1 view .LVU177
 605:Core/Src/main.c ****     image,
ARM GAS  /tmp/cchGfVNl.s 			page 23


 555              		.loc 1 605 32 is_stmt 0 view .LVU178
 556 010e 7444     		add	r4, r4, lr
 557              	.LVL59:
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 558              		.loc 1 612 3 is_stmt 1 view .LVU179
 559 0110 4FF47845 		mov	r5, #63488
 560 0114 20F81850 		strh	r5, [r0, r8, lsl #1]	@ movhi
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 561              		.loc 1 612 3 view .LVU180
 612:Core/Src/main.c ****   SET_PIXEL_COLOR(up_right_pixel, 255, 0, 0);
 562              		.loc 1 612 3 view .LVU181
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 563              		.loc 1 613 3 view .LVU182
 564 0118 20F81650 		strh	r5, [r0, r6, lsl #1]	@ movhi
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 565              		.loc 1 613 3 view .LVU183
 613:Core/Src/main.c ****   SET_PIXEL_COLOR(down_left_pixel, 255, 0, 0);
 566              		.loc 1 613 3 view .LVU184
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 567              		.loc 1 614 3 view .LVU185
 568 011c 20F81750 		strh	r5, [r0, r7, lsl #1]	@ movhi
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 569              		.loc 1 614 3 view .LVU186
 614:Core/Src/main.c ****   SET_PIXEL_COLOR(down_right_pixel, 255, 0, 0);
 570              		.loc 1 614 3 view .LVU187
 571              		.loc 1 615 3 view .LVU188
 572 0120 20F81450 		strh	r5, [r0, r4, lsl #1]	@ movhi
 573              		.loc 1 615 3 view .LVU189
 574              		.loc 1 615 3 view .LVU190
 575 0124 BAE7     		b	.L25
 576              	.LVL60:
 577              	.L30:
 578              		.loc 1 615 3 is_stmt 0 view .LVU191
 579              	.LBE34:
 580              	.LBE33:
 581              	.LBE30:
 573:Core/Src/main.c **** 
 582              		.loc 1 573 1 view .LVU192
 583 0126 02B0     		add	sp, sp, #8
 584              	.LCFI5:
 585              		.cfi_def_cfa_offset 24
 586              		@ sp needed
 587 0128 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 588              		.cfi_endproc
 589              	.LFE148:
 591              		.section	.text.get_rectangle_summarize,"ax",%progbits
 592              		.align	1
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 597              	get_rectangle_summarize:
 598              	.LVL61:
 599              	.LFB141:
 488:Core/Src/main.c ****   integral_image_rectangle_position integral_position = {
 600              		.loc 1 488 1 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cchGfVNl.s 			page 24


 603              		@ frame_needed = 0, uses_anonymous_args = 0
 488:Core/Src/main.c ****   integral_image_rectangle_position integral_position = {
 604              		.loc 1 488 1 is_stmt 0 view .LVU194
 605 0000 00B5     		push	{lr}
 606              	.LCFI6:
 607              		.cfi_def_cfa_offset 4
 608              		.cfi_offset 14, -4
 609 0002 83B0     		sub	sp, sp, #12
 610              	.LCFI7:
 611              		.cfi_def_cfa_offset 16
 489:Core/Src/main.c ****     .top_left_corner = {
 612              		.loc 1 489 3 is_stmt 1 view .LVU195
 491:Core/Src/main.c ****       .y = feature_rectangle->y
 613              		.loc 1 491 29 is_stmt 0 view .LVU196
 614 0004 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 489:Core/Src/main.c ****     .top_left_corner = {
 615              		.loc 1 489 37 view .LVU197
 616 0006 8DF80420 		strb	r2, [sp, #4]
 492:Core/Src/main.c ****     },
 617              		.loc 1 492 29 view .LVU198
 618 000a 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 489:Core/Src/main.c ****     .top_left_corner = {
 619              		.loc 1 489 37 view .LVU199
 620 000c 8DF80530 		strb	r3, [sp, #5]
 495:Core/Src/main.c ****       .y = feature_rectangle->y + feature_rectangle->height
 621              		.loc 1 495 52 view .LVU200
 622 0010 8178     		ldrb	r1, [r0, #2]	@ zero_extendqisi2
 495:Core/Src/main.c ****       .y = feature_rectangle->y + feature_rectangle->height
 623              		.loc 1 495 33 view .LVU201
 624 0012 0A44     		add	r2, r2, r1
 489:Core/Src/main.c ****     .top_left_corner = {
 625              		.loc 1 489 37 view .LVU202
 626 0014 8DF80620 		strb	r2, [sp, #6]
 496:Core/Src/main.c ****     }
 627              		.loc 1 496 52 view .LVU203
 628 0018 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 496:Core/Src/main.c ****     }
 629              		.loc 1 496 33 view .LVU204
 630 001a 1344     		add	r3, r3, r2
 489:Core/Src/main.c ****     .top_left_corner = {
 631              		.loc 1 489 37 view .LVU205
 632 001c 8DF80730 		strb	r3, [sp, #7]
 500:Core/Src/main.c **** }
 633              		.loc 1 500 3 is_stmt 1 view .LVU206
 500:Core/Src/main.c **** }
 634              		.loc 1 500 10 is_stmt 0 view .LVU207
 635 0020 01A8     		add	r0, sp, #4
 636              	.LVL62:
 500:Core/Src/main.c **** }
 637              		.loc 1 500 10 view .LVU208
 638 0022 FFF7FEFF 		bl	integral_image_get_rectangle
 639              	.LVL63:
 501:Core/Src/main.c **** 
 640              		.loc 1 501 1 view .LVU209
 641 0026 03B0     		add	sp, sp, #12
 642              	.LCFI8:
 643              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cchGfVNl.s 			page 25


 644              		@ sp needed
 645 0028 5DF804FB 		ldr	pc, [sp], #4
 646              		.cfi_endproc
 647              	.LFE141:
 649              		.section	.text.tft_enable_backlight,"ax",%progbits
 650              		.align	1
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 655              	tft_enable_backlight:
 656              	.LVL64:
 657              	.LFB146:
 529:Core/Src/main.c **** 	HAL_GPIO_WritePin(
 658              		.loc 1 529 1 is_stmt 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 529:Core/Src/main.c **** 	HAL_GPIO_WritePin(
 662              		.loc 1 529 1 is_stmt 0 view .LVU211
 663 0000 08B5     		push	{r3, lr}
 664              	.LCFI9:
 665              		.cfi_def_cfa_offset 8
 666              		.cfi_offset 3, -8
 667              		.cfi_offset 14, -4
 668 0002 0246     		mov	r2, r0
 530:Core/Src/main.c **** 		LCD_BC_GPIO_Port,
 669              		.loc 1 530 2 is_stmt 1 view .LVU212
 670 0004 0221     		movs	r1, #2
 671 0006 0248     		ldr	r0, .L35
 672              	.LVL65:
 530:Core/Src/main.c **** 		LCD_BC_GPIO_Port,
 673              		.loc 1 530 2 is_stmt 0 view .LVU213
 674 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 675              	.LVL66:
 535:Core/Src/main.c **** 
 676              		.loc 1 535 1 view .LVU214
 677 000c 08BD     		pop	{r3, pc}
 678              	.L36:
 679 000e 00BF     		.align	2
 680              	.L35:
 681 0010 00040240 		.word	1073873920
 682              		.cfi_endproc
 683              	.LFE146:
 685              		.section	.text.MX_GPIO_Init,"ax",%progbits
 686              		.align	1
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 691              	MX_GPIO_Init:
 692              	.LFB136:
 354:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 693              		.loc 1 354 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 48
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697 0000 70B5     		push	{r4, r5, r6, lr}
 698              	.LCFI10:
ARM GAS  /tmp/cchGfVNl.s 			page 26


 699              		.cfi_def_cfa_offset 16
 700              		.cfi_offset 4, -16
 701              		.cfi_offset 5, -12
 702              		.cfi_offset 6, -8
 703              		.cfi_offset 14, -4
 704 0002 8CB0     		sub	sp, sp, #48
 705              	.LCFI11:
 706              		.cfi_def_cfa_offset 64
 355:Core/Src/main.c **** 
 707              		.loc 1 355 3 view .LVU216
 355:Core/Src/main.c **** 
 708              		.loc 1 355 20 is_stmt 0 view .LVU217
 709 0004 0024     		movs	r4, #0
 710 0006 0794     		str	r4, [sp, #28]
 711 0008 0894     		str	r4, [sp, #32]
 712 000a 0994     		str	r4, [sp, #36]
 713 000c 0A94     		str	r4, [sp, #40]
 714 000e 0B94     		str	r4, [sp, #44]
 358:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 715              		.loc 1 358 3 is_stmt 1 view .LVU218
 716              	.LBB35:
 358:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 717              		.loc 1 358 3 view .LVU219
 718 0010 0194     		str	r4, [sp, #4]
 358:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 719              		.loc 1 358 3 view .LVU220
 720 0012 2D4B     		ldr	r3, .L39
 721 0014 1A6B     		ldr	r2, [r3, #48]
 722 0016 42F01002 		orr	r2, r2, #16
 723 001a 1A63     		str	r2, [r3, #48]
 358:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 724              		.loc 1 358 3 view .LVU221
 725 001c 1A6B     		ldr	r2, [r3, #48]
 726 001e 02F01002 		and	r2, r2, #16
 727 0022 0192     		str	r2, [sp, #4]
 358:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 728              		.loc 1 358 3 view .LVU222
 729 0024 019A     		ldr	r2, [sp, #4]
 730              	.LBE35:
 358:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 731              		.loc 1 358 3 view .LVU223
 359:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 732              		.loc 1 359 3 view .LVU224
 733              	.LBB36:
 359:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 734              		.loc 1 359 3 view .LVU225
 735 0026 0294     		str	r4, [sp, #8]
 359:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 736              		.loc 1 359 3 view .LVU226
 737 0028 1A6B     		ldr	r2, [r3, #48]
 738 002a 42F08002 		orr	r2, r2, #128
 739 002e 1A63     		str	r2, [r3, #48]
 359:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 740              		.loc 1 359 3 view .LVU227
 741 0030 1A6B     		ldr	r2, [r3, #48]
 742 0032 02F08002 		and	r2, r2, #128
 743 0036 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/cchGfVNl.s 			page 27


 359:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 744              		.loc 1 359 3 view .LVU228
 745 0038 029A     		ldr	r2, [sp, #8]
 746              	.LBE36:
 359:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 747              		.loc 1 359 3 view .LVU229
 360:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 748              		.loc 1 360 3 view .LVU230
 749              	.LBB37:
 360:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 750              		.loc 1 360 3 view .LVU231
 751 003a 0394     		str	r4, [sp, #12]
 360:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 752              		.loc 1 360 3 view .LVU232
 753 003c 1A6B     		ldr	r2, [r3, #48]
 754 003e 42F00102 		orr	r2, r2, #1
 755 0042 1A63     		str	r2, [r3, #48]
 360:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 756              		.loc 1 360 3 view .LVU233
 757 0044 1A6B     		ldr	r2, [r3, #48]
 758 0046 02F00102 		and	r2, r2, #1
 759 004a 0392     		str	r2, [sp, #12]
 360:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 760              		.loc 1 360 3 view .LVU234
 761 004c 039A     		ldr	r2, [sp, #12]
 762              	.LBE37:
 360:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 763              		.loc 1 360 3 view .LVU235
 361:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 764              		.loc 1 361 3 view .LVU236
 765              	.LBB38:
 361:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 766              		.loc 1 361 3 view .LVU237
 767 004e 0494     		str	r4, [sp, #16]
 361:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 768              		.loc 1 361 3 view .LVU238
 769 0050 1A6B     		ldr	r2, [r3, #48]
 770 0052 42F00202 		orr	r2, r2, #2
 771 0056 1A63     		str	r2, [r3, #48]
 361:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 772              		.loc 1 361 3 view .LVU239
 773 0058 1A6B     		ldr	r2, [r3, #48]
 774 005a 02F00202 		and	r2, r2, #2
 775 005e 0492     		str	r2, [sp, #16]
 361:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 776              		.loc 1 361 3 view .LVU240
 777 0060 049A     		ldr	r2, [sp, #16]
 778              	.LBE38:
 361:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 779              		.loc 1 361 3 view .LVU241
 362:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 780              		.loc 1 362 3 view .LVU242
 781              	.LBB39:
 362:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 782              		.loc 1 362 3 view .LVU243
 783 0062 0594     		str	r4, [sp, #20]
 362:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/cchGfVNl.s 			page 28


 784              		.loc 1 362 3 view .LVU244
 785 0064 1A6B     		ldr	r2, [r3, #48]
 786 0066 42F00802 		orr	r2, r2, #8
 787 006a 1A63     		str	r2, [r3, #48]
 362:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 788              		.loc 1 362 3 view .LVU245
 789 006c 1A6B     		ldr	r2, [r3, #48]
 790 006e 02F00802 		and	r2, r2, #8
 791 0072 0592     		str	r2, [sp, #20]
 362:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 792              		.loc 1 362 3 view .LVU246
 793 0074 059A     		ldr	r2, [sp, #20]
 794              	.LBE39:
 362:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 795              		.loc 1 362 3 view .LVU247
 363:Core/Src/main.c **** 
 796              		.loc 1 363 3 view .LVU248
 797              	.LBB40:
 363:Core/Src/main.c **** 
 798              		.loc 1 363 3 view .LVU249
 799 0076 0694     		str	r4, [sp, #24]
 363:Core/Src/main.c **** 
 800              		.loc 1 363 3 view .LVU250
 801 0078 1A6B     		ldr	r2, [r3, #48]
 802 007a 42F00402 		orr	r2, r2, #4
 803 007e 1A63     		str	r2, [r3, #48]
 363:Core/Src/main.c **** 
 804              		.loc 1 363 3 view .LVU251
 805 0080 1B6B     		ldr	r3, [r3, #48]
 806 0082 03F00403 		and	r3, r3, #4
 807 0086 0693     		str	r3, [sp, #24]
 363:Core/Src/main.c **** 
 808              		.loc 1 363 3 view .LVU252
 809 0088 069B     		ldr	r3, [sp, #24]
 810              	.LBE40:
 363:Core/Src/main.c **** 
 811              		.loc 1 363 3 view .LVU253
 366:Core/Src/main.c **** 
 812              		.loc 1 366 3 view .LVU254
 813 008a 104E     		ldr	r6, .L39+4
 814 008c 2246     		mov	r2, r4
 815 008e 0221     		movs	r1, #2
 816 0090 3046     		mov	r0, r6
 817 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 818              	.LVL67:
 369:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 819              		.loc 1 369 3 view .LVU255
 369:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 820              		.loc 1 369 23 is_stmt 0 view .LVU256
 821 0096 0225     		movs	r5, #2
 822 0098 0795     		str	r5, [sp, #28]
 370:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 823              		.loc 1 370 3 is_stmt 1 view .LVU257
 370:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 824              		.loc 1 370 24 is_stmt 0 view .LVU258
 825 009a 0123     		movs	r3, #1
 826 009c 0893     		str	r3, [sp, #32]
ARM GAS  /tmp/cchGfVNl.s 			page 29


 371:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 827              		.loc 1 371 3 is_stmt 1 view .LVU259
 371:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 828              		.loc 1 371 24 is_stmt 0 view .LVU260
 829 009e 0994     		str	r4, [sp, #36]
 372:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BC_GPIO_Port, &GPIO_InitStruct);
 830              		.loc 1 372 3 is_stmt 1 view .LVU261
 372:Core/Src/main.c ****   HAL_GPIO_Init(LCD_BC_GPIO_Port, &GPIO_InitStruct);
 831              		.loc 1 372 25 is_stmt 0 view .LVU262
 832 00a0 0A94     		str	r4, [sp, #40]
 373:Core/Src/main.c **** 
 833              		.loc 1 373 3 is_stmt 1 view .LVU263
 834 00a2 07A9     		add	r1, sp, #28
 835 00a4 3046     		mov	r0, r6
 836 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 837              	.LVL68:
 376:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 838              		.loc 1 376 3 view .LVU264
 376:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 839              		.loc 1 376 23 is_stmt 0 view .LVU265
 840 00aa 4FF48073 		mov	r3, #256
 841 00ae 0793     		str	r3, [sp, #28]
 377:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 842              		.loc 1 377 3 is_stmt 1 view .LVU266
 377:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 843              		.loc 1 377 24 is_stmt 0 view .LVU267
 844 00b0 0895     		str	r5, [sp, #32]
 378:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 845              		.loc 1 378 3 is_stmt 1 view .LVU268
 378:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 846              		.loc 1 378 24 is_stmt 0 view .LVU269
 847 00b2 0994     		str	r4, [sp, #36]
 379:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 848              		.loc 1 379 3 is_stmt 1 view .LVU270
 379:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 849              		.loc 1 379 25 is_stmt 0 view .LVU271
 850 00b4 0323     		movs	r3, #3
 851 00b6 0A93     		str	r3, [sp, #40]
 380:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 852              		.loc 1 380 3 is_stmt 1 view .LVU272
 380:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 853              		.loc 1 380 29 is_stmt 0 view .LVU273
 854 00b8 0B94     		str	r4, [sp, #44]
 381:Core/Src/main.c **** 
 855              		.loc 1 381 3 is_stmt 1 view .LVU274
 856 00ba 07A9     		add	r1, sp, #28
 857 00bc 0448     		ldr	r0, .L39+8
 858 00be FFF7FEFF 		bl	HAL_GPIO_Init
 859              	.LVL69:
 383:Core/Src/main.c **** 
 860              		.loc 1 383 1 is_stmt 0 view .LVU275
 861 00c2 0CB0     		add	sp, sp, #48
 862              	.LCFI12:
 863              		.cfi_def_cfa_offset 16
 864              		@ sp needed
 865 00c4 70BD     		pop	{r4, r5, r6, pc}
 866              	.L40:
ARM GAS  /tmp/cchGfVNl.s 			page 30


 867 00c6 00BF     		.align	2
 868              	.L39:
 869 00c8 00380240 		.word	1073887232
 870 00cc 00040240 		.word	1073873920
 871 00d0 00000240 		.word	1073872896
 872              		.cfi_endproc
 873              	.LFE136:
 875              		.section	.text.MX_DMA_Init,"ax",%progbits
 876              		.align	1
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 881              	MX_DMA_Init:
 882              	.LFB135:
 336:Core/Src/main.c **** 
 883              		.loc 1 336 1 is_stmt 1 view -0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 8
 886              		@ frame_needed = 0, uses_anonymous_args = 0
 887 0000 00B5     		push	{lr}
 888              	.LCFI13:
 889              		.cfi_def_cfa_offset 4
 890              		.cfi_offset 14, -4
 891 0002 83B0     		sub	sp, sp, #12
 892              	.LCFI14:
 893              		.cfi_def_cfa_offset 16
 339:Core/Src/main.c **** 
 894              		.loc 1 339 3 view .LVU277
 895              	.LBB41:
 339:Core/Src/main.c **** 
 896              		.loc 1 339 3 view .LVU278
 897 0004 0021     		movs	r1, #0
 898 0006 0191     		str	r1, [sp, #4]
 339:Core/Src/main.c **** 
 899              		.loc 1 339 3 view .LVU279
 900 0008 094B     		ldr	r3, .L43
 901 000a 1A6B     		ldr	r2, [r3, #48]
 902 000c 42F48002 		orr	r2, r2, #4194304
 903 0010 1A63     		str	r2, [r3, #48]
 339:Core/Src/main.c **** 
 904              		.loc 1 339 3 view .LVU280
 905 0012 1B6B     		ldr	r3, [r3, #48]
 906 0014 03F48003 		and	r3, r3, #4194304
 907 0018 0193     		str	r3, [sp, #4]
 339:Core/Src/main.c **** 
 908              		.loc 1 339 3 view .LVU281
 909 001a 019B     		ldr	r3, [sp, #4]
 910              	.LBE41:
 339:Core/Src/main.c **** 
 911              		.loc 1 339 3 view .LVU282
 343:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 912              		.loc 1 343 3 view .LVU283
 913 001c 0A46     		mov	r2, r1
 914 001e 3920     		movs	r0, #57
 915 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 916              	.LVL70:
 344:Core/Src/main.c **** 
ARM GAS  /tmp/cchGfVNl.s 			page 31


 917              		.loc 1 344 3 view .LVU284
 918 0024 3920     		movs	r0, #57
 919 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 920              	.LVL71:
 346:Core/Src/main.c **** 
 921              		.loc 1 346 1 is_stmt 0 view .LVU285
 922 002a 03B0     		add	sp, sp, #12
 923              	.LCFI15:
 924              		.cfi_def_cfa_offset 4
 925              		@ sp needed
 926 002c 5DF804FB 		ldr	pc, [sp], #4
 927              	.L44:
 928              		.align	2
 929              	.L43:
 930 0030 00380240 		.word	1073887232
 931              		.cfi_endproc
 932              	.LFE135:
 934              		.section	.text.draw_faces,"ax",%progbits
 935              		.align	1
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 940              	draw_faces:
 941              	.LVL72:
 942              	.LFB147:
 538:Core/Src/main.c ****   integral_image_set((uint8_t*)image);
 943              		.loc 1 538 1 is_stmt 1 view -0
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 8
 946              		@ frame_needed = 0, uses_anonymous_args = 0
 538:Core/Src/main.c ****   integral_image_set((uint8_t*)image);
 947              		.loc 1 538 1 is_stmt 0 view .LVU287
 948 0000 30B5     		push	{r4, r5, lr}
 949              	.LCFI16:
 950              		.cfi_def_cfa_offset 12
 951              		.cfi_offset 4, -12
 952              		.cfi_offset 5, -8
 953              		.cfi_offset 14, -4
 954 0002 83B0     		sub	sp, sp, #12
 955              	.LCFI17:
 956              		.cfi_def_cfa_offset 24
 957 0004 0546     		mov	r5, r0
 539:Core/Src/main.c ****   integral_image_calculate();
 958              		.loc 1 539 3 is_stmt 1 view .LVU288
 959 0006 FFF7FEFF 		bl	integral_image_set
 960              	.LVL73:
 540:Core/Src/main.c **** 
 961              		.loc 1 540 3 view .LVU289
 962 000a FFF7FEFF 		bl	integral_image_calculate
 963              	.LVL74:
 542:Core/Src/main.c ****   face_detector_result result = face_detector_get_result();
 964              		.loc 1 542 3 view .LVU290
 965 000e 0F48     		ldr	r0, .L49
 966 0010 FFF7FEFF 		bl	face_detector_detect
 967              	.LVL75:
 543:Core/Src/main.c **** 
 968              		.loc 1 543 3 view .LVU291
ARM GAS  /tmp/cchGfVNl.s 			page 32


 543:Core/Src/main.c **** 
 969              		.loc 1 543 33 is_stmt 0 view .LVU292
 970 0014 6846     		mov	r0, sp
 971 0016 FFF7FEFF 		bl	face_detector_get_result
 972              	.LVL76:
 545:Core/Src/main.c ****   {
 973              		.loc 1 545 3 is_stmt 1 view .LVU293
 974              	.LBB42:
 545:Core/Src/main.c ****   {
 975              		.loc 1 545 8 view .LVU294
 545:Core/Src/main.c ****   {
 976              		.loc 1 545 16 is_stmt 0 view .LVU295
 977 001a 0024     		movs	r4, #0
 545:Core/Src/main.c ****   {
 978              		.loc 1 545 3 view .LVU296
 979 001c 0FE0     		b	.L46
 980              	.LVL77:
 981              	.L47:
 547:Core/Src/main.c ****   }
 982              		.loc 1 547 5 is_stmt 1 view .LVU297
 547:Core/Src/main.c ****   }
 983              		.loc 1 547 28 is_stmt 0 view .LVU298
 984 001e 0099     		ldr	r1, [sp]
 547:Core/Src/main.c ****   }
 985              		.loc 1 547 34 view .LVU299
 986 0020 04EB4403 		add	r3, r4, r4, lsl #1
 987 0024 CA18     		adds	r2, r1, r3
 547:Core/Src/main.c ****   }
 988              		.loc 1 547 5 view .LVU300
 989 0026 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 990 0028 5178     		ldrb	r1, [r2, #1]	@ zero_extendqisi2
 991 002a 43EA0123 		orr	r3, r3, r1, lsl #8
 992 002e 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
 993 0030 43EA0141 		orr	r1, r3, r1, lsl #16
 994 0034 2846     		mov	r0, r5
 995 0036 FFF7FEFF 		bl	draw_face
 996              	.LVL78:
 545:Core/Src/main.c ****   {
 997              		.loc 1 545 49 is_stmt 1 discriminator 3 view .LVU301
 998 003a 0134     		adds	r4, r4, #1
 999              	.LVL79:
 545:Core/Src/main.c ****   {
 1000              		.loc 1 545 49 is_stmt 0 discriminator 3 view .LVU302
 1001 003c E4B2     		uxtb	r4, r4
 1002              	.LVL80:
 1003              	.L46:
 545:Core/Src/main.c ****   {
 1004              		.loc 1 545 25 is_stmt 1 discriminator 1 view .LVU303
 545:Core/Src/main.c ****   {
 1005              		.loc 1 545 33 is_stmt 0 discriminator 1 view .LVU304
 1006 003e 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 545:Core/Src/main.c ****   {
 1007              		.loc 1 545 25 discriminator 1 view .LVU305
 1008 0042 A342     		cmp	r3, r4
 1009 0044 EBD8     		bhi	.L47
 1010              	.LBE42:
 549:Core/Src/main.c **** 
ARM GAS  /tmp/cchGfVNl.s 			page 33


 1011              		.loc 1 549 1 view .LVU306
 1012 0046 03B0     		add	sp, sp, #12
 1013              	.LCFI18:
 1014              		.cfi_def_cfa_offset 12
 1015              		@ sp needed
 1016 0048 30BD     		pop	{r4, r5, pc}
 1017              	.LVL81:
 1018              	.L50:
 549:Core/Src/main.c **** 
 1019              		.loc 1 549 1 view .LVU307
 1020 004a 00BF     		.align	2
 1021              	.L49:
 1022 004c 00000000 		.word	arguments
 1023              		.cfi_endproc
 1024              	.LFE147:
 1026              		.section	.text.tft_init,"ax",%progbits
 1027              		.align	1
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1032              	tft_init:
 1033              	.LFB142:
 504:Core/Src/main.c **** 	HAL_Delay(20);
 1034              		.loc 1 504 1 is_stmt 1 view -0
 1035              		.cfi_startproc
 1036              		@ args = 0, pretend = 0, frame = 0
 1037              		@ frame_needed = 0, uses_anonymous_args = 0
 1038 0000 08B5     		push	{r3, lr}
 1039              	.LCFI19:
 1040              		.cfi_def_cfa_offset 8
 1041              		.cfi_offset 3, -8
 1042              		.cfi_offset 14, -4
 505:Core/Src/main.c **** }
 1043              		.loc 1 505 2 view .LVU309
 1044 0002 1420     		movs	r0, #20
 1045 0004 FFF7FEFF 		bl	HAL_Delay
 1046              	.LVL82:
 506:Core/Src/main.c **** 
 1047              		.loc 1 506 1 is_stmt 0 view .LVU310
 1048 0008 08BD     		pop	{r3, pc}
 1049              		.cfi_endproc
 1050              	.LFE142:
 1052              		.section	.text.HAL_DCMI_FrameEventCallback,"ax",%progbits
 1053              		.align	1
 1054              		.global	HAL_DCMI_FrameEventCallback
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1059              	HAL_DCMI_FrameEventCallback:
 1060              	.LVL83:
 1061              	.LFB152:
 616:Core/Src/main.c **** }
 617:Core/Src/main.c **** 
 618:Core/Src/main.c **** static void configure_display()
 619:Core/Src/main.c **** {
 620:Core/Src/main.c **** 	tft_io = (ili9341_tft_driver_io_struct) {
 621:Core/Src/main.c **** 		.io_init = tft_init,
ARM GAS  /tmp/cchGfVNl.s 			page 34


 622:Core/Src/main.c **** 		.io_write_data = tft_write_data,
 623:Core/Src/main.c **** 		.io_write_reg = tft_write_reg,
 624:Core/Src/main.c **** 		.io_read_data = tft_read_data,
 625:Core/Src/main.c **** 		.io_enable_backlight = tft_enable_backlight
 626:Core/Src/main.c **** 	};
 627:Core/Src/main.c **** 
 628:Core/Src/main.c **** 	ili9341_tft_driver_status status = ili9341_tft_driver_init(
 629:Core/Src/main.c ****     &tft_io,
 630:Core/Src/main.c ****     draw_faces
 631:Core/Src/main.c ****   );
 632:Core/Src/main.c **** 	if (status)
 633:Core/Src/main.c **** 		Error_Handler();
 634:Core/Src/main.c **** }
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** static void configure_camera()
 637:Core/Src/main.c **** {
 638:Core/Src/main.c **** 	HAL_Delay(10);
 639:Core/Src/main.c **** 	
 640:Core/Src/main.c **** 	ov7670_create(
 641:Core/Src/main.c **** 		&hi2c2,
 642:Core/Src/main.c **** 		(ov7670_window_size) { .width = 172U, .height = 144U }
 643:Core/Src/main.c **** 	);
 644:Core/Src/main.c **** 
 645:Core/Src/main.c **** 	HAL_StatusTypeDef status = ov7670_check_link();
 646:Core/Src/main.c **** 	if (status)
 647:Core/Src/main.c **** 		Error_Handler();
 648:Core/Src/main.c **** 	
 649:Core/Src/main.c **** 	status |= ov7670_reset();
 650:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 651:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 652:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 653:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 654:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 655:Core/Src/main.c **** 	
 656:Core/Src/main.c **** 	HAL_Delay(10);
 657:Core/Src/main.c **** 	
 658:Core/Src/main.c **** 	if (status)
 659:Core/Src/main.c **** 		Error_Handler();
 660:Core/Src/main.c **** }
 661:Core/Src/main.c **** 
 662:Core/Src/main.c **** void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 663:Core/Src/main.c **** {
 1062              		.loc 1 663 1 is_stmt 1 view -0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 0
 1065              		@ frame_needed = 0, uses_anonymous_args = 0
 1066              		.loc 1 663 1 is_stmt 0 view .LVU312
 1067 0000 08B5     		push	{r3, lr}
 1068              	.LCFI20:
 1069              		.cfi_def_cfa_offset 8
 1070              		.cfi_offset 3, -8
 1071              		.cfi_offset 14, -4
 664:Core/Src/main.c **** 	ov7670_frame_received(hdcmi);
 1072              		.loc 1 664 2 is_stmt 1 view .LVU313
 1073 0002 FFF7FEFF 		bl	ov7670_frame_received
 1074              	.LVL84:
 665:Core/Src/main.c **** }
ARM GAS  /tmp/cchGfVNl.s 			page 35


 1075              		.loc 1 665 1 is_stmt 0 view .LVU314
 1076 0006 08BD     		pop	{r3, pc}
 1077              		.cfi_endproc
 1078              	.LFE152:
 1080              		.section	.text.HAL_DCMI_LineEventCallback,"ax",%progbits
 1081              		.align	1
 1082              		.global	HAL_DCMI_LineEventCallback
 1083              		.syntax unified
 1084              		.thumb
 1085              		.thumb_func
 1087              	HAL_DCMI_LineEventCallback:
 1088              	.LVL85:
 1089              	.LFB153:
 666:Core/Src/main.c **** 
 667:Core/Src/main.c **** void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
 668:Core/Src/main.c **** {
 1090              		.loc 1 668 1 is_stmt 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 0
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		@ link register save eliminated.
 669:Core/Src/main.c **** 	(void)hdcmi;
 1095              		.loc 1 669 2 view .LVU316
 670:Core/Src/main.c **** }
 1096              		.loc 1 670 1 is_stmt 0 view .LVU317
 1097 0000 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE153:
 1101              		.section	.text.HAL_DCMI_VsyncEventCallback,"ax",%progbits
 1102              		.align	1
 1103              		.global	HAL_DCMI_VsyncEventCallback
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1108              	HAL_DCMI_VsyncEventCallback:
 1109              	.LVL86:
 1110              	.LFB154:
 671:Core/Src/main.c **** 
 672:Core/Src/main.c **** void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
 673:Core/Src/main.c **** {
 1111              		.loc 1 673 1 is_stmt 1 view -0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 1115              		@ link register save eliminated.
 674:Core/Src/main.c **** 	(void)hdcmi;
 1116              		.loc 1 674 2 view .LVU319
 675:Core/Src/main.c **** }
 1117              		.loc 1 675 1 is_stmt 0 view .LVU320
 1118 0000 7047     		bx	lr
 1119              		.cfi_endproc
 1120              	.LFE154:
 1122              		.section	.text.HAL_DCMI_ErrorCallback,"ax",%progbits
 1123              		.align	1
 1124              		.global	HAL_DCMI_ErrorCallback
 1125              		.syntax unified
 1126              		.thumb
ARM GAS  /tmp/cchGfVNl.s 			page 36


 1127              		.thumb_func
 1129              	HAL_DCMI_ErrorCallback:
 1130              	.LVL87:
 1131              	.LFB155:
 676:Core/Src/main.c **** 
 677:Core/Src/main.c **** void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
 678:Core/Src/main.c **** {
 1132              		.loc 1 678 1 is_stmt 1 view -0
 1133              		.cfi_startproc
 1134              		@ args = 0, pretend = 0, frame = 0
 1135              		@ frame_needed = 0, uses_anonymous_args = 0
 1136              		@ link register save eliminated.
 679:Core/Src/main.c **** 	(void)hdcmi;
 1137              		.loc 1 679 2 view .LVU322
 680:Core/Src/main.c **** }
 1138              		.loc 1 680 1 is_stmt 0 view .LVU323
 1139 0000 7047     		bx	lr
 1140              		.cfi_endproc
 1141              	.LFE155:
 1143              		.section	.text.Error_Handler,"ax",%progbits
 1144              		.align	1
 1145              		.global	Error_Handler
 1146              		.syntax unified
 1147              		.thumb
 1148              		.thumb_func
 1150              	Error_Handler:
 1151              	.LFB156:
 681:Core/Src/main.c **** 
 682:Core/Src/main.c **** /* USER CODE END 4 */
 683:Core/Src/main.c **** 
 684:Core/Src/main.c **** /**
 685:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 686:Core/Src/main.c ****   * @retval None
 687:Core/Src/main.c ****   */
 688:Core/Src/main.c **** void Error_Handler(void)
 689:Core/Src/main.c **** {
 1152              		.loc 1 689 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ Volatile: function does not return.
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 1157              		@ link register save eliminated.
 690:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 691:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 692:Core/Src/main.c ****   __disable_irq();
 1158              		.loc 1 692 3 view .LVU325
 1159              	.LBB43:
 1160              	.LBI43:
 1161              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
ARM GAS  /tmp/cchGfVNl.s 			page 37


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  /tmp/cchGfVNl.s 			page 38


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cchGfVNl.s 			page 39


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1162              		.loc 2 140 27 view .LVU326
 1163              	.LBB44:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1164              		.loc 2 142 3 view .LVU327
 1165              		.syntax unified
 1166              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1167 0000 72B6     		cpsid i
 1168              	@ 0 "" 2
 1169              		.thumb
 1170              		.syntax unified
 1171              	.L59:
 1172              	.LBE44:
 1173              	.LBE43:
 693:Core/Src/main.c ****   while (1)
 1174              		.loc 1 693 3 view .LVU328
 694:Core/Src/main.c ****   {
 695:Core/Src/main.c ****   }
 1175              		.loc 1 695 3 view .LVU329
 693:Core/Src/main.c ****   while (1)
 1176              		.loc 1 693 9 view .LVU330
 1177 0002 FEE7     		b	.L59
 1178              		.cfi_endproc
 1179              	.LFE156:
 1181              		.section	.text.MX_FSMC_Init,"ax",%progbits
 1182              		.align	1
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1187              	MX_FSMC_Init:
 1188              	.LFB137:
 387:Core/Src/main.c **** 
 1189              		.loc 1 387 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 32
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193 0000 10B5     		push	{r4, lr}
 1194              	.LCFI21:
 1195              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cchGfVNl.s 			page 40


 1196              		.cfi_offset 4, -8
 1197              		.cfi_offset 14, -4
 1198 0002 88B0     		sub	sp, sp, #32
 1199              	.LCFI22:
 1200              		.cfi_def_cfa_offset 40
 393:Core/Src/main.c **** 
 1201              		.loc 1 393 3 view .LVU332
 393:Core/Src/main.c **** 
 1202              		.loc 1 393 30 is_stmt 0 view .LVU333
 1203 0004 0022     		movs	r2, #0
 1204 0006 0192     		str	r2, [sp, #4]
 1205 0008 0292     		str	r2, [sp, #8]
 1206 000a 0392     		str	r2, [sp, #12]
 1207 000c 0492     		str	r2, [sp, #16]
 1208 000e 0592     		str	r2, [sp, #20]
 1209 0010 0692     		str	r2, [sp, #24]
 1210 0012 0792     		str	r2, [sp, #28]
 401:Core/Src/main.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 1211              		.loc 1 401 3 is_stmt 1 view .LVU334
 401:Core/Src/main.c ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 1212              		.loc 1 401 19 is_stmt 0 view .LVU335
 1213 0014 1348     		ldr	r0, .L64
 1214 0016 4FF02043 		mov	r3, #-1610612736
 1215 001a 0360     		str	r3, [r0]
 402:Core/Src/main.c ****   /* hsram1.Init */
 1216              		.loc 1 402 3 is_stmt 1 view .LVU336
 402:Core/Src/main.c ****   /* hsram1.Init */
 1217              		.loc 1 402 19 is_stmt 0 view .LVU337
 1218 001c 03F58273 		add	r3, r3, #260
 1219 0020 4360     		str	r3, [r0, #4]
 404:Core/Src/main.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 1220              		.loc 1 404 3 is_stmt 1 view .LVU338
 404:Core/Src/main.c ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 1221              		.loc 1 404 22 is_stmt 0 view .LVU339
 1222 0022 8260     		str	r2, [r0, #8]
 405:Core/Src/main.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 1223              		.loc 1 405 3 is_stmt 1 view .LVU340
 405:Core/Src/main.c ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 1224              		.loc 1 405 30 is_stmt 0 view .LVU341
 1225 0024 C260     		str	r2, [r0, #12]
 406:Core/Src/main.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 1226              		.loc 1 406 3 is_stmt 1 view .LVU342
 406:Core/Src/main.c ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 1227              		.loc 1 406 26 is_stmt 0 view .LVU343
 1228 0026 0261     		str	r2, [r0, #16]
 407:Core/Src/main.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 1229              		.loc 1 407 3 is_stmt 1 view .LVU344
 407:Core/Src/main.c ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 1230              		.loc 1 407 31 is_stmt 0 view .LVU345
 1231 0028 1023     		movs	r3, #16
 1232 002a 4361     		str	r3, [r0, #20]
 408:Core/Src/main.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 1233              		.loc 1 408 3 is_stmt 1 view .LVU346
 408:Core/Src/main.c ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 1234              		.loc 1 408 31 is_stmt 0 view .LVU347
 1235 002c 8261     		str	r2, [r0, #24]
 409:Core/Src/main.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
ARM GAS  /tmp/cchGfVNl.s 			page 41


 1236              		.loc 1 409 3 is_stmt 1 view .LVU348
 409:Core/Src/main.c ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 1237              		.loc 1 409 34 is_stmt 0 view .LVU349
 1238 002e C261     		str	r2, [r0, #28]
 410:Core/Src/main.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 1239              		.loc 1 410 3 is_stmt 1 view .LVU350
 410:Core/Src/main.c ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 1240              		.loc 1 410 24 is_stmt 0 view .LVU351
 1241 0030 0262     		str	r2, [r0, #32]
 411:Core/Src/main.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 1242              		.loc 1 411 3 is_stmt 1 view .LVU352
 411:Core/Src/main.c ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 1243              		.loc 1 411 32 is_stmt 0 view .LVU353
 1244 0032 4262     		str	r2, [r0, #36]
 412:Core/Src/main.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 1245              		.loc 1 412 3 is_stmt 1 view .LVU354
 412:Core/Src/main.c ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 1246              		.loc 1 412 30 is_stmt 0 view .LVU355
 1247 0034 4FF48051 		mov	r1, #4096
 1248 0038 8162     		str	r1, [r0, #40]
 413:Core/Src/main.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 1249              		.loc 1 413 3 is_stmt 1 view .LVU356
 413:Core/Src/main.c ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 1250              		.loc 1 413 26 is_stmt 0 view .LVU357
 1251 003a C262     		str	r2, [r0, #44]
 414:Core/Src/main.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 1252              		.loc 1 414 3 is_stmt 1 view .LVU358
 414:Core/Src/main.c ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 1253              		.loc 1 414 28 is_stmt 0 view .LVU359
 1254 003c 0263     		str	r2, [r0, #48]
 415:Core/Src/main.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 1255              		.loc 1 415 3 is_stmt 1 view .LVU360
 415:Core/Src/main.c ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 1256              		.loc 1 415 32 is_stmt 0 view .LVU361
 1257 003e 4263     		str	r2, [r0, #52]
 416:Core/Src/main.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 1258              		.loc 1 416 3 is_stmt 1 view .LVU362
 416:Core/Src/main.c ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 1259              		.loc 1 416 26 is_stmt 0 view .LVU363
 1260 0040 8263     		str	r2, [r0, #56]
 417:Core/Src/main.c ****   /* Timing */
 1261              		.loc 1 417 3 is_stmt 1 view .LVU364
 417:Core/Src/main.c ****   /* Timing */
 1262              		.loc 1 417 24 is_stmt 0 view .LVU365
 1263 0042 4264     		str	r2, [r0, #68]
 419:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 1264              		.loc 1 419 3 is_stmt 1 view .LVU366
 419:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 1265              		.loc 1 419 27 is_stmt 0 view .LVU367
 1266 0044 0621     		movs	r1, #6
 1267 0046 0191     		str	r1, [sp, #4]
 420:Core/Src/main.c ****   Timing.DataSetupTime = 6;
 1268              		.loc 1 420 3 is_stmt 1 view .LVU368
 420:Core/Src/main.c ****   Timing.DataSetupTime = 6;
 1269              		.loc 1 420 26 is_stmt 0 view .LVU369
 1270 0048 0F24     		movs	r4, #15
 1271 004a 0294     		str	r4, [sp, #8]
ARM GAS  /tmp/cchGfVNl.s 			page 42


 421:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 0;
 1272              		.loc 1 421 3 is_stmt 1 view .LVU370
 421:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 0;
 1273              		.loc 1 421 24 is_stmt 0 view .LVU371
 1274 004c 0391     		str	r1, [sp, #12]
 422:Core/Src/main.c ****   Timing.CLKDivision = 16;
 1275              		.loc 1 422 3 is_stmt 1 view .LVU372
 423:Core/Src/main.c ****   Timing.DataLatency = 17;
 1276              		.loc 1 423 3 view .LVU373
 423:Core/Src/main.c ****   Timing.DataLatency = 17;
 1277              		.loc 1 423 22 is_stmt 0 view .LVU374
 1278 004e 0593     		str	r3, [sp, #20]
 424:Core/Src/main.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 1279              		.loc 1 424 3 is_stmt 1 view .LVU375
 424:Core/Src/main.c ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 1280              		.loc 1 424 22 is_stmt 0 view .LVU376
 1281 0050 1123     		movs	r3, #17
 1282 0052 0693     		str	r3, [sp, #24]
 425:Core/Src/main.c ****   /* ExtTiming */
 1283              		.loc 1 425 3 is_stmt 1 view .LVU377
 428:Core/Src/main.c ****   {
 1284              		.loc 1 428 3 view .LVU378
 428:Core/Src/main.c ****   {
 1285              		.loc 1 428 7 is_stmt 0 view .LVU379
 1286 0054 01A9     		add	r1, sp, #4
 1287 0056 FFF7FEFF 		bl	HAL_SRAM_Init
 1288              	.LVL88:
 428:Core/Src/main.c ****   {
 1289              		.loc 1 428 6 discriminator 1 view .LVU380
 1290 005a 08B9     		cbnz	r0, .L63
 436:Core/Src/main.c **** 
 1291              		.loc 1 436 1 view .LVU381
 1292 005c 08B0     		add	sp, sp, #32
 1293              	.LCFI23:
 1294              		.cfi_remember_state
 1295              		.cfi_def_cfa_offset 8
 1296              		@ sp needed
 1297 005e 10BD     		pop	{r4, pc}
 1298              	.L63:
 1299              	.LCFI24:
 1300              		.cfi_restore_state
 430:Core/Src/main.c ****   }
 1301              		.loc 1 430 5 is_stmt 1 view .LVU382
 1302 0060 FFF7FEFF 		bl	Error_Handler
 1303              	.LVL89:
 1304              	.L65:
 1305              		.align	2
 1306              	.L64:
 1307 0064 00000000 		.word	hsram1
 1308              		.cfi_endproc
 1309              	.LFE137:
 1311              		.section	.text.MX_I2C2_Init,"ax",%progbits
 1312              		.align	1
 1313              		.syntax unified
 1314              		.thumb
 1315              		.thumb_func
 1317              	MX_I2C2_Init:
ARM GAS  /tmp/cchGfVNl.s 			page 43


 1318              	.LFB134:
 304:Core/Src/main.c **** 
 1319              		.loc 1 304 1 view -0
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 0
 1322              		@ frame_needed = 0, uses_anonymous_args = 0
 1323 0000 08B5     		push	{r3, lr}
 1324              	.LCFI25:
 1325              		.cfi_def_cfa_offset 8
 1326              		.cfi_offset 3, -8
 1327              		.cfi_offset 14, -4
 313:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 1328              		.loc 1 313 3 view .LVU384
 313:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 1329              		.loc 1 313 18 is_stmt 0 view .LVU385
 1330 0002 0A48     		ldr	r0, .L70
 1331 0004 0A4B     		ldr	r3, .L70+4
 1332 0006 0360     		str	r3, [r0]
 314:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1333              		.loc 1 314 3 is_stmt 1 view .LVU386
 314:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1334              		.loc 1 314 25 is_stmt 0 view .LVU387
 1335 0008 0A4B     		ldr	r3, .L70+8
 1336 000a 4360     		str	r3, [r0, #4]
 315:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 1337              		.loc 1 315 3 is_stmt 1 view .LVU388
 315:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 1338              		.loc 1 315 24 is_stmt 0 view .LVU389
 1339 000c 0023     		movs	r3, #0
 1340 000e 8360     		str	r3, [r0, #8]
 316:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1341              		.loc 1 316 3 is_stmt 1 view .LVU390
 316:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1342              		.loc 1 316 26 is_stmt 0 view .LVU391
 1343 0010 C360     		str	r3, [r0, #12]
 317:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1344              		.loc 1 317 3 is_stmt 1 view .LVU392
 317:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1345              		.loc 1 317 29 is_stmt 0 view .LVU393
 1346 0012 4FF48042 		mov	r2, #16384
 1347 0016 0261     		str	r2, [r0, #16]
 318:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 1348              		.loc 1 318 3 is_stmt 1 view .LVU394
 318:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 1349              		.loc 1 318 30 is_stmt 0 view .LVU395
 1350 0018 4361     		str	r3, [r0, #20]
 319:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1351              		.loc 1 319 3 is_stmt 1 view .LVU396
 319:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1352              		.loc 1 319 26 is_stmt 0 view .LVU397
 1353 001a 8361     		str	r3, [r0, #24]
 320:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1354              		.loc 1 320 3 is_stmt 1 view .LVU398
 320:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1355              		.loc 1 320 30 is_stmt 0 view .LVU399
 1356 001c C361     		str	r3, [r0, #28]
 321:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
ARM GAS  /tmp/cchGfVNl.s 			page 44


 1357              		.loc 1 321 3 is_stmt 1 view .LVU400
 321:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 1358              		.loc 1 321 28 is_stmt 0 view .LVU401
 1359 001e 0362     		str	r3, [r0, #32]
 322:Core/Src/main.c ****   {
 1360              		.loc 1 322 3 is_stmt 1 view .LVU402
 322:Core/Src/main.c ****   {
 1361              		.loc 1 322 7 is_stmt 0 view .LVU403
 1362 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1363              	.LVL90:
 322:Core/Src/main.c ****   {
 1364              		.loc 1 322 6 discriminator 1 view .LVU404
 1365 0024 00B9     		cbnz	r0, .L69
 330:Core/Src/main.c **** 
 1366              		.loc 1 330 1 view .LVU405
 1367 0026 08BD     		pop	{r3, pc}
 1368              	.L69:
 324:Core/Src/main.c ****   }
 1369              		.loc 1 324 5 is_stmt 1 view .LVU406
 1370 0028 FFF7FEFF 		bl	Error_Handler
 1371              	.LVL91:
 1372              	.L71:
 1373              		.align	2
 1374              	.L70:
 1375 002c 00000000 		.word	hi2c2
 1376 0030 00580040 		.word	1073764352
 1377 0034 A0860100 		.word	100000
 1378              		.cfi_endproc
 1379              	.LFE134:
 1381              		.section	.text.MX_DCMI_Init,"ax",%progbits
 1382              		.align	1
 1383              		.syntax unified
 1384              		.thumb
 1385              		.thumb_func
 1387              	MX_DCMI_Init:
 1388              	.LFB133:
 271:Core/Src/main.c **** 
 1389              		.loc 1 271 1 view -0
 1390              		.cfi_startproc
 1391              		@ args = 0, pretend = 0, frame = 0
 1392              		@ frame_needed = 0, uses_anonymous_args = 0
 1393 0000 08B5     		push	{r3, lr}
 1394              	.LCFI26:
 1395              		.cfi_def_cfa_offset 8
 1396              		.cfi_offset 3, -8
 1397              		.cfi_offset 14, -4
 280:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1398              		.loc 1 280 3 view .LVU408
 280:Core/Src/main.c ****   hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 1399              		.loc 1 280 18 is_stmt 0 view .LVU409
 1400 0002 0948     		ldr	r0, .L76
 1401 0004 094B     		ldr	r3, .L76+4
 1402 0006 0360     		str	r3, [r0]
 281:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 1403              		.loc 1 281 3 is_stmt 1 view .LVU410
 281:Core/Src/main.c ****   hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 1404              		.loc 1 281 26 is_stmt 0 view .LVU411
ARM GAS  /tmp/cchGfVNl.s 			page 45


 1405 0008 0023     		movs	r3, #0
 1406 000a 4360     		str	r3, [r0, #4]
 282:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 1407              		.loc 1 282 3 is_stmt 1 view .LVU412
 282:Core/Src/main.c ****   hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 1408              		.loc 1 282 26 is_stmt 0 view .LVU413
 1409 000c 2022     		movs	r2, #32
 1410 000e 8260     		str	r2, [r0, #8]
 283:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1411              		.loc 1 283 3 is_stmt 1 view .LVU414
 283:Core/Src/main.c ****   hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 1412              		.loc 1 283 25 is_stmt 0 view .LVU415
 1413 0010 8022     		movs	r2, #128
 1414 0012 C260     		str	r2, [r0, #12]
 284:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1415              		.loc 1 284 3 is_stmt 1 view .LVU416
 284:Core/Src/main.c ****   hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 1416              		.loc 1 284 25 is_stmt 0 view .LVU417
 1417 0014 0361     		str	r3, [r0, #16]
 285:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1418              		.loc 1 285 3 is_stmt 1 view .LVU418
 285:Core/Src/main.c ****   hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 1419              		.loc 1 285 26 is_stmt 0 view .LVU419
 1420 0016 4361     		str	r3, [r0, #20]
 286:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1421              		.loc 1 286 3 is_stmt 1 view .LVU420
 286:Core/Src/main.c ****   hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 1422              		.loc 1 286 31 is_stmt 0 view .LVU421
 1423 0018 8361     		str	r3, [r0, #24]
 287:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1424              		.loc 1 287 3 is_stmt 1 view .LVU422
 287:Core/Src/main.c ****   if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 1425              		.loc 1 287 23 is_stmt 0 view .LVU423
 1426 001a 0362     		str	r3, [r0, #32]
 288:Core/Src/main.c ****   {
 1427              		.loc 1 288 3 is_stmt 1 view .LVU424
 288:Core/Src/main.c ****   {
 1428              		.loc 1 288 7 is_stmt 0 view .LVU425
 1429 001c FFF7FEFF 		bl	HAL_DCMI_Init
 1430              	.LVL92:
 288:Core/Src/main.c ****   {
 1431              		.loc 1 288 6 discriminator 1 view .LVU426
 1432 0020 00B9     		cbnz	r0, .L75
 296:Core/Src/main.c **** 
 1433              		.loc 1 296 1 view .LVU427
 1434 0022 08BD     		pop	{r3, pc}
 1435              	.L75:
 290:Core/Src/main.c ****   }
 1436              		.loc 1 290 5 is_stmt 1 view .LVU428
 1437 0024 FFF7FEFF 		bl	Error_Handler
 1438              	.LVL93:
 1439              	.L77:
 1440              		.align	2
 1441              	.L76:
 1442 0028 00000000 		.word	hdcmi
 1443 002c 00000550 		.word	1342504960
 1444              		.cfi_endproc
ARM GAS  /tmp/cchGfVNl.s 			page 46


 1445              	.LFE133:
 1447              		.section	.text.configure_display,"ax",%progbits
 1448              		.align	1
 1449              		.syntax unified
 1450              		.thumb
 1451              		.thumb_func
 1453              	configure_display:
 1454              	.LFB150:
 619:Core/Src/main.c **** 	tft_io = (ili9341_tft_driver_io_struct) {
 1455              		.loc 1 619 1 view -0
 1456              		.cfi_startproc
 1457              		@ args = 0, pretend = 0, frame = 0
 1458              		@ frame_needed = 0, uses_anonymous_args = 0
 1459 0000 08B5     		push	{r3, lr}
 1460              	.LCFI27:
 1461              		.cfi_def_cfa_offset 8
 1462              		.cfi_offset 3, -8
 1463              		.cfi_offset 14, -4
 620:Core/Src/main.c **** 		.io_init = tft_init,
 1464              		.loc 1 620 2 view .LVU430
 620:Core/Src/main.c **** 		.io_init = tft_init,
 1465              		.loc 1 620 9 is_stmt 0 view .LVU431
 1466 0002 0C48     		ldr	r0, .L82
 1467 0004 0023     		movs	r3, #0
 1468 0006 0360     		str	r3, [r0]
 1469 0008 4360     		str	r3, [r0, #4]
 1470 000a 8360     		str	r3, [r0, #8]
 1471 000c C360     		str	r3, [r0, #12]
 1472 000e 0361     		str	r3, [r0, #16]
 1473 0010 4361     		str	r3, [r0, #20]
 1474 0012 094B     		ldr	r3, .L82+4
 1475 0014 0360     		str	r3, [r0]
 1476 0016 094B     		ldr	r3, .L82+8
 1477 0018 4360     		str	r3, [r0, #4]
 1478 001a 094B     		ldr	r3, .L82+12
 1479 001c 8360     		str	r3, [r0, #8]
 1480 001e 094B     		ldr	r3, .L82+16
 1481 0020 C360     		str	r3, [r0, #12]
 1482 0022 094B     		ldr	r3, .L82+20
 1483 0024 4361     		str	r3, [r0, #20]
 628:Core/Src/main.c ****     &tft_io,
 1484              		.loc 1 628 2 is_stmt 1 view .LVU432
 628:Core/Src/main.c ****     &tft_io,
 1485              		.loc 1 628 37 is_stmt 0 view .LVU433
 1486 0026 0949     		ldr	r1, .L82+24
 1487 0028 FFF7FEFF 		bl	ili9341_tft_driver_init
 1488              	.LVL94:
 632:Core/Src/main.c **** 		Error_Handler();
 1489              		.loc 1 632 2 is_stmt 1 view .LVU434
 632:Core/Src/main.c **** 		Error_Handler();
 1490              		.loc 1 632 5 is_stmt 0 view .LVU435
 1491 002c 00B9     		cbnz	r0, .L81
 634:Core/Src/main.c **** 
 1492              		.loc 1 634 1 view .LVU436
 1493 002e 08BD     		pop	{r3, pc}
 1494              	.L81:
 633:Core/Src/main.c **** }
ARM GAS  /tmp/cchGfVNl.s 			page 47


 1495              		.loc 1 633 3 is_stmt 1 view .LVU437
 1496 0030 FFF7FEFF 		bl	Error_Handler
 1497              	.LVL95:
 1498              	.L83:
 633:Core/Src/main.c **** }
 1499              		.loc 1 633 3 is_stmt 0 view .LVU438
 1500              		.align	2
 1501              	.L82:
 1502 0034 00000000 		.word	tft_io
 1503 0038 00000000 		.word	tft_init
 1504 003c 00000000 		.word	tft_write_data
 1505 0040 00000000 		.word	tft_write_reg
 1506 0044 00000000 		.word	tft_read_data
 1507 0048 00000000 		.word	tft_enable_backlight
 1508 004c 00000000 		.word	draw_faces
 1509              		.cfi_endproc
 1510              	.LFE150:
 1512              		.section	.text.configure_camera,"ax",%progbits
 1513              		.align	1
 1514              		.syntax unified
 1515              		.thumb
 1516              		.thumb_func
 1518              	configure_camera:
 1519              	.LFB151:
 637:Core/Src/main.c **** 	HAL_Delay(10);
 1520              		.loc 1 637 1 is_stmt 1 view -0
 1521              		.cfi_startproc
 1522              		@ args = 0, pretend = 0, frame = 8
 1523              		@ frame_needed = 0, uses_anonymous_args = 0
 1524 0000 10B5     		push	{r4, lr}
 1525              	.LCFI28:
 1526              		.cfi_def_cfa_offset 8
 1527              		.cfi_offset 4, -8
 1528              		.cfi_offset 14, -4
 1529 0002 82B0     		sub	sp, sp, #8
 1530              	.LCFI29:
 1531              		.cfi_def_cfa_offset 16
 638:Core/Src/main.c **** 	
 1532              		.loc 1 638 2 view .LVU440
 1533 0004 0A20     		movs	r0, #10
 1534 0006 FFF7FEFF 		bl	HAL_Delay
 1535              	.LVL96:
 640:Core/Src/main.c **** 		&hi2c2,
 1536              		.loc 1 640 2 view .LVU441
 642:Core/Src/main.c **** 	);
 1537              		.loc 1 642 24 is_stmt 0 view .LVU442
 1538 000a 144B     		ldr	r3, .L90
 1539 000c 1968     		ldr	r1, [r3]
 1540 000e 0191     		str	r1, [sp, #4]
 640:Core/Src/main.c **** 		&hi2c2,
 1541              		.loc 1 640 2 view .LVU443
 1542 0010 1348     		ldr	r0, .L90+4
 1543 0012 FFF7FEFF 		bl	ov7670_create
 1544              	.LVL97:
 645:Core/Src/main.c **** 	if (status)
 1545              		.loc 1 645 2 is_stmt 1 view .LVU444
 645:Core/Src/main.c **** 	if (status)
ARM GAS  /tmp/cchGfVNl.s 			page 48


 1546              		.loc 1 645 29 is_stmt 0 view .LVU445
 1547 0016 FFF7FEFF 		bl	ov7670_check_link
 1548              	.LVL98:
 646:Core/Src/main.c **** 		Error_Handler();
 1549              		.loc 1 646 2 is_stmt 1 view .LVU446
 646:Core/Src/main.c **** 		Error_Handler();
 1550              		.loc 1 646 5 is_stmt 0 view .LVU447
 1551 001a D8B9     		cbnz	r0, .L88
 1552 001c 0446     		mov	r4, r0
 649:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1553              		.loc 1 649 2 is_stmt 1 view .LVU448
 649:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1554              		.loc 1 649 12 is_stmt 0 view .LVU449
 1555 001e FFF7FEFF 		bl	ov7670_reset
 1556              	.LVL99:
 649:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1557              		.loc 1 649 9 discriminator 1 view .LVU450
 1558 0022 0443     		orrs	r4, r4, r0
 1559              	.LVL100:
 649:Core/Src/main.c **** 	status |= ov7670_send_default_registers();
 1560              		.loc 1 649 9 discriminator 1 view .LVU451
 1561 0024 E4B2     		uxtb	r4, r4
 1562              	.LVL101:
 650:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1563              		.loc 1 650 2 is_stmt 1 view .LVU452
 650:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1564              		.loc 1 650 12 is_stmt 0 view .LVU453
 1565 0026 FFF7FEFF 		bl	ov7670_send_default_registers
 1566              	.LVL102:
 650:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1567              		.loc 1 650 9 discriminator 1 view .LVU454
 1568 002a 0443     		orrs	r4, r4, r0
 1569              	.LVL103:
 650:Core/Src/main.c **** 	status |= ov7670_set_qcif();
 1570              		.loc 1 650 9 discriminator 1 view .LVU455
 1571 002c E4B2     		uxtb	r4, r4
 1572              	.LVL104:
 651:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1573              		.loc 1 651 2 is_stmt 1 view .LVU456
 651:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1574              		.loc 1 651 12 is_stmt 0 view .LVU457
 1575 002e FFF7FEFF 		bl	ov7670_set_qcif
 1576              	.LVL105:
 651:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1577              		.loc 1 651 9 discriminator 1 view .LVU458
 1578 0032 0443     		orrs	r4, r4, r0
 1579              	.LVL106:
 651:Core/Src/main.c **** 	status |= ov7670_set_plck_prescalar(1);
 1580              		.loc 1 651 9 discriminator 1 view .LVU459
 1581 0034 E4B2     		uxtb	r4, r4
 1582              	.LVL107:
 652:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1583              		.loc 1 652 2 is_stmt 1 view .LVU460
 652:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1584              		.loc 1 652 12 is_stmt 0 view .LVU461
 1585 0036 0120     		movs	r0, #1
 1586 0038 FFF7FEFF 		bl	ov7670_set_plck_prescalar
ARM GAS  /tmp/cchGfVNl.s 			page 49


 1587              	.LVL108:
 652:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1588              		.loc 1 652 9 discriminator 1 view .LVU462
 1589 003c 0443     		orrs	r4, r4, r0
 1590              	.LVL109:
 652:Core/Src/main.c **** 	status |= ov7670_set_rgb_format();
 1591              		.loc 1 652 9 discriminator 1 view .LVU463
 1592 003e E4B2     		uxtb	r4, r4
 1593              	.LVL110:
 653:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1594              		.loc 1 653 2 is_stmt 1 view .LVU464
 653:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1595              		.loc 1 653 12 is_stmt 0 view .LVU465
 1596 0040 FFF7FEFF 		bl	ov7670_set_rgb_format
 1597              	.LVL111:
 653:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1598              		.loc 1 653 9 discriminator 1 view .LVU466
 1599 0044 0443     		orrs	r4, r4, r0
 1600              	.LVL112:
 653:Core/Src/main.c **** 	//status |= ov7670_set_test_pattern();
 1601              		.loc 1 653 9 discriminator 1 view .LVU467
 1602 0046 E4B2     		uxtb	r4, r4
 1603              	.LVL113:
 656:Core/Src/main.c **** 	
 1604              		.loc 1 656 2 is_stmt 1 view .LVU468
 1605 0048 0A20     		movs	r0, #10
 1606 004a FFF7FEFF 		bl	HAL_Delay
 1607              	.LVL114:
 658:Core/Src/main.c **** 		Error_Handler();
 1608              		.loc 1 658 2 view .LVU469
 658:Core/Src/main.c **** 		Error_Handler();
 1609              		.loc 1 658 5 is_stmt 0 view .LVU470
 1610 004e 1CB9     		cbnz	r4, .L89
 660:Core/Src/main.c **** 
 1611              		.loc 1 660 1 view .LVU471
 1612 0050 02B0     		add	sp, sp, #8
 1613              	.LCFI30:
 1614              		.cfi_remember_state
 1615              		.cfi_def_cfa_offset 8
 1616              		@ sp needed
 1617 0052 10BD     		pop	{r4, pc}
 1618              	.LVL115:
 1619              	.L88:
 1620              	.LCFI31:
 1621              		.cfi_restore_state
 647:Core/Src/main.c **** 	
 1622              		.loc 1 647 3 is_stmt 1 view .LVU472
 1623 0054 FFF7FEFF 		bl	Error_Handler
 1624              	.LVL116:
 1625              	.L89:
 659:Core/Src/main.c **** }
 1626              		.loc 1 659 3 view .LVU473
 1627 0058 FFF7FEFF 		bl	Error_Handler
 1628              	.LVL117:
 1629              	.L91:
 1630              		.align	2
 1631              	.L90:
ARM GAS  /tmp/cchGfVNl.s 			page 50


 1632 005c 00000000 		.word	.LANCHOR0
 1633 0060 00000000 		.word	hi2c2
 1634              		.cfi_endproc
 1635              	.LFE151:
 1637              		.section	.text.SystemClock_Config,"ax",%progbits
 1638              		.align	1
 1639              		.global	SystemClock_Config
 1640              		.syntax unified
 1641              		.thumb
 1642              		.thumb_func
 1644              	SystemClock_Config:
 1645              	.LFB132:
 222:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1646              		.loc 1 222 1 view -0
 1647              		.cfi_startproc
 1648              		@ args = 0, pretend = 0, frame = 80
 1649              		@ frame_needed = 0, uses_anonymous_args = 0
 1650 0000 00B5     		push	{lr}
 1651              	.LCFI32:
 1652              		.cfi_def_cfa_offset 4
 1653              		.cfi_offset 14, -4
 1654 0002 95B0     		sub	sp, sp, #84
 1655              	.LCFI33:
 1656              		.cfi_def_cfa_offset 88
 223:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1657              		.loc 1 223 3 view .LVU475
 223:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1658              		.loc 1 223 22 is_stmt 0 view .LVU476
 1659 0004 3022     		movs	r2, #48
 1660 0006 0021     		movs	r1, #0
 1661 0008 08A8     		add	r0, sp, #32
 1662 000a FFF7FEFF 		bl	memset
 1663              	.LVL118:
 224:Core/Src/main.c **** 
 1664              		.loc 1 224 3 is_stmt 1 view .LVU477
 224:Core/Src/main.c **** 
 1665              		.loc 1 224 22 is_stmt 0 view .LVU478
 1666 000e 0023     		movs	r3, #0
 1667 0010 0393     		str	r3, [sp, #12]
 1668 0012 0493     		str	r3, [sp, #16]
 1669 0014 0593     		str	r3, [sp, #20]
 1670 0016 0693     		str	r3, [sp, #24]
 1671 0018 0793     		str	r3, [sp, #28]
 228:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1672              		.loc 1 228 3 is_stmt 1 view .LVU479
 1673              	.LBB45:
 228:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1674              		.loc 1 228 3 view .LVU480
 1675 001a 0193     		str	r3, [sp, #4]
 228:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1676              		.loc 1 228 3 view .LVU481
 1677 001c 244A     		ldr	r2, .L98
 1678 001e 116C     		ldr	r1, [r2, #64]
 1679 0020 41F08051 		orr	r1, r1, #268435456
 1680 0024 1164     		str	r1, [r2, #64]
 228:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1681              		.loc 1 228 3 view .LVU482
ARM GAS  /tmp/cchGfVNl.s 			page 51


 1682 0026 126C     		ldr	r2, [r2, #64]
 1683 0028 02F08052 		and	r2, r2, #268435456
 1684 002c 0192     		str	r2, [sp, #4]
 228:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1685              		.loc 1 228 3 view .LVU483
 1686 002e 019A     		ldr	r2, [sp, #4]
 1687              	.LBE45:
 228:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1688              		.loc 1 228 3 view .LVU484
 229:Core/Src/main.c **** 
 1689              		.loc 1 229 3 view .LVU485
 1690              	.LBB46:
 229:Core/Src/main.c **** 
 1691              		.loc 1 229 3 view .LVU486
 1692 0030 0293     		str	r3, [sp, #8]
 229:Core/Src/main.c **** 
 1693              		.loc 1 229 3 view .LVU487
 1694 0032 204B     		ldr	r3, .L98+4
 1695 0034 1A68     		ldr	r2, [r3]
 1696 0036 42F48042 		orr	r2, r2, #16384
 1697 003a 1A60     		str	r2, [r3]
 229:Core/Src/main.c **** 
 1698              		.loc 1 229 3 view .LVU488
 1699 003c 1B68     		ldr	r3, [r3]
 1700 003e 03F48043 		and	r3, r3, #16384
 1701 0042 0293     		str	r3, [sp, #8]
 229:Core/Src/main.c **** 
 1702              		.loc 1 229 3 view .LVU489
 1703 0044 029B     		ldr	r3, [sp, #8]
 1704              	.LBE46:
 229:Core/Src/main.c **** 
 1705              		.loc 1 229 3 view .LVU490
 234:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1706              		.loc 1 234 3 view .LVU491
 234:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1707              		.loc 1 234 36 is_stmt 0 view .LVU492
 1708 0046 0323     		movs	r3, #3
 1709 0048 0893     		str	r3, [sp, #32]
 235:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1710              		.loc 1 235 3 is_stmt 1 view .LVU493
 235:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1711              		.loc 1 235 30 is_stmt 0 view .LVU494
 1712 004a 4FF48033 		mov	r3, #65536
 1713 004e 0993     		str	r3, [sp, #36]
 236:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1714              		.loc 1 236 3 is_stmt 1 view .LVU495
 236:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1715              		.loc 1 236 30 is_stmt 0 view .LVU496
 1716 0050 0123     		movs	r3, #1
 1717 0052 0B93     		str	r3, [sp, #44]
 237:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1718              		.loc 1 237 3 is_stmt 1 view .LVU497
 237:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1719              		.loc 1 237 41 is_stmt 0 view .LVU498
 1720 0054 1023     		movs	r3, #16
 1721 0056 0C93     		str	r3, [sp, #48]
 238:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
ARM GAS  /tmp/cchGfVNl.s 			page 52


 1722              		.loc 1 238 3 is_stmt 1 view .LVU499
 238:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1723              		.loc 1 238 34 is_stmt 0 view .LVU500
 1724 0058 0222     		movs	r2, #2
 1725 005a 0E92     		str	r2, [sp, #56]
 239:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1726              		.loc 1 239 3 is_stmt 1 view .LVU501
 239:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1727              		.loc 1 239 35 is_stmt 0 view .LVU502
 1728 005c 4FF48003 		mov	r3, #4194304
 1729 0060 0F93     		str	r3, [sp, #60]
 240:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1730              		.loc 1 240 3 is_stmt 1 view .LVU503
 240:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 1731              		.loc 1 240 30 is_stmt 0 view .LVU504
 1732 0062 0423     		movs	r3, #4
 1733 0064 1093     		str	r3, [sp, #64]
 241:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1734              		.loc 1 241 3 is_stmt 1 view .LVU505
 241:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1735              		.loc 1 241 30 is_stmt 0 view .LVU506
 1736 0066 A821     		movs	r1, #168
 1737 0068 1191     		str	r1, [sp, #68]
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1738              		.loc 1 242 3 is_stmt 1 view .LVU507
 242:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1739              		.loc 1 242 30 is_stmt 0 view .LVU508
 1740 006a 1292     		str	r2, [sp, #72]
 243:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1741              		.loc 1 243 3 is_stmt 1 view .LVU509
 243:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1742              		.loc 1 243 30 is_stmt 0 view .LVU510
 1743 006c 1393     		str	r3, [sp, #76]
 244:Core/Src/main.c ****   {
 1744              		.loc 1 244 3 is_stmt 1 view .LVU511
 244:Core/Src/main.c ****   {
 1745              		.loc 1 244 7 is_stmt 0 view .LVU512
 1746 006e 08A8     		add	r0, sp, #32
 1747 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1748              	.LVL119:
 244:Core/Src/main.c ****   {
 1749              		.loc 1 244 6 discriminator 1 view .LVU513
 1750 0074 C0B9     		cbnz	r0, .L96
 251:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1751              		.loc 1 251 3 is_stmt 1 view .LVU514
 251:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1752              		.loc 1 251 31 is_stmt 0 view .LVU515
 1753 0076 0F23     		movs	r3, #15
 1754 0078 0393     		str	r3, [sp, #12]
 253:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1755              		.loc 1 253 3 is_stmt 1 view .LVU516
 253:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1756              		.loc 1 253 34 is_stmt 0 view .LVU517
 1757 007a 0223     		movs	r3, #2
 1758 007c 0493     		str	r3, [sp, #16]
 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1759              		.loc 1 254 3 is_stmt 1 view .LVU518
ARM GAS  /tmp/cchGfVNl.s 			page 53


 254:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1760              		.loc 1 254 35 is_stmt 0 view .LVU519
 1761 007e 0023     		movs	r3, #0
 1762 0080 0593     		str	r3, [sp, #20]
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1763              		.loc 1 255 3 is_stmt 1 view .LVU520
 255:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1764              		.loc 1 255 36 is_stmt 0 view .LVU521
 1765 0082 4FF4A053 		mov	r3, #5120
 1766 0086 0693     		str	r3, [sp, #24]
 256:Core/Src/main.c **** 
 1767              		.loc 1 256 3 is_stmt 1 view .LVU522
 256:Core/Src/main.c **** 
 1768              		.loc 1 256 36 is_stmt 0 view .LVU523
 1769 0088 4FF48053 		mov	r3, #4096
 1770 008c 0793     		str	r3, [sp, #28]
 258:Core/Src/main.c ****   {
 1771              		.loc 1 258 3 is_stmt 1 view .LVU524
 258:Core/Src/main.c ****   {
 1772              		.loc 1 258 7 is_stmt 0 view .LVU525
 1773 008e 0521     		movs	r1, #5
 1774 0090 03A8     		add	r0, sp, #12
 1775 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1776              	.LVL120:
 258:Core/Src/main.c ****   {
 1777              		.loc 1 258 6 discriminator 1 view .LVU526
 1778 0096 48B9     		cbnz	r0, .L97
 262:Core/Src/main.c **** }
 1779              		.loc 1 262 3 is_stmt 1 view .LVU527
 1780 0098 0022     		movs	r2, #0
 1781 009a 1146     		mov	r1, r2
 1782 009c 1046     		mov	r0, r2
 1783 009e FFF7FEFF 		bl	HAL_RCC_MCOConfig
 1784              	.LVL121:
 263:Core/Src/main.c **** 
 1785              		.loc 1 263 1 is_stmt 0 view .LVU528
 1786 00a2 15B0     		add	sp, sp, #84
 1787              	.LCFI34:
 1788              		.cfi_remember_state
 1789              		.cfi_def_cfa_offset 4
 1790              		@ sp needed
 1791 00a4 5DF804FB 		ldr	pc, [sp], #4
 1792              	.L96:
 1793              	.LCFI35:
 1794              		.cfi_restore_state
 246:Core/Src/main.c ****   }
 1795              		.loc 1 246 5 is_stmt 1 view .LVU529
 1796 00a8 FFF7FEFF 		bl	Error_Handler
 1797              	.LVL122:
 1798              	.L97:
 260:Core/Src/main.c ****   }
 1799              		.loc 1 260 5 view .LVU530
 1800 00ac FFF7FEFF 		bl	Error_Handler
 1801              	.LVL123:
 1802              	.L99:
 1803              		.align	2
 1804              	.L98:
ARM GAS  /tmp/cchGfVNl.s 			page 54


 1805 00b0 00380240 		.word	1073887232
 1806 00b4 00700040 		.word	1073770496
 1807              		.cfi_endproc
 1808              	.LFE132:
 1810              		.section	.text.main,"ax",%progbits
 1811              		.align	1
 1812              		.global	main
 1813              		.syntax unified
 1814              		.thumb
 1815              		.thumb_func
 1817              	main:
 1818              	.LFB131:
 139:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1819              		.loc 1 139 1 view -0
 1820              		.cfi_startproc
 1821              		@ Volatile: function does not return.
 1822              		@ args = 0, pretend = 0, frame = 8
 1823              		@ frame_needed = 0, uses_anonymous_args = 0
 1824 0000 00B5     		push	{lr}
 1825              	.LCFI36:
 1826              		.cfi_def_cfa_offset 4
 1827              		.cfi_offset 14, -4
 1828 0002 83B0     		sub	sp, sp, #12
 1829              	.LCFI37:
 1830              		.cfi_def_cfa_offset 16
 141:Core/Src/main.c ****     &_start_classifiers_load,
 1831              		.loc 1 141 3 view .LVU532
 1832              	.LVL124:
 1833              	.LBB47:
 1834              	.LBI47:
 441:Core/Src/main.c ****   uint32_t *load_addr,
 1835              		.loc 1 441 20 view .LVU533
 1836              	.LBB48:
 447:Core/Src/main.c ****   while (ccm_ptr < ccm_end)
 1837              		.loc 1 447 3 view .LVU534
 448:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1838              		.loc 1 448 3 view .LVU535
 447:Core/Src/main.c ****   while (ccm_ptr < ccm_end)
 1839              		.loc 1 447 13 is_stmt 0 view .LVU536
 1840 0004 174B     		ldr	r3, .L105
 448:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1841              		.loc 1 448 9 view .LVU537
 1842 0006 184A     		ldr	r2, .L105+4
 1843 0008 03E0     		b	.L101
 1844              	.LVL125:
 1845              	.L102:
 449:Core/Src/main.c **** }
 1846              		.loc 1 449 5 is_stmt 1 view .LVU538
 449:Core/Src/main.c **** }
 1847              		.loc 1 449 18 is_stmt 0 view .LVU539
 1848 000a 52F8041B 		ldr	r1, [r2], #4
 1849              	.LVL126:
 449:Core/Src/main.c **** }
 1850              		.loc 1 449 16 view .LVU540
 1851 000e 43F8041B 		str	r1, [r3], #4
 1852              	.LVL127:
 1853              	.L101:
ARM GAS  /tmp/cchGfVNl.s 			page 55


 448:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1854              		.loc 1 448 18 is_stmt 1 view .LVU541
 1855 0012 1649     		ldr	r1, .L105+8
 1856 0014 8B42     		cmp	r3, r1
 1857 0016 F8D3     		bcc	.L102
 1858              	.LVL128:
 448:Core/Src/main.c ****     *ccm_ptr++ = *load_addr++;
 1859              		.loc 1 448 18 is_stmt 0 view .LVU542
 1860              	.LBE48:
 1861              	.LBE47:
 151:Core/Src/main.c **** 
 1862              		.loc 1 151 3 is_stmt 1 view .LVU543
 1863 0018 FFF7FEFF 		bl	HAL_Init
 1864              	.LVL129:
 158:Core/Src/main.c **** 
 1865              		.loc 1 158 3 view .LVU544
 1866 001c FFF7FEFF 		bl	SystemClock_Config
 1867              	.LVL130:
 164:Core/Src/main.c ****   MX_DMA_Init();
 1868              		.loc 1 164 3 view .LVU545
 1869 0020 FFF7FEFF 		bl	MX_GPIO_Init
 1870              	.LVL131:
 165:Core/Src/main.c ****   MX_FSMC_Init();
 1871              		.loc 1 165 3 view .LVU546
 1872 0024 FFF7FEFF 		bl	MX_DMA_Init
 1873              	.LVL132:
 166:Core/Src/main.c ****   MX_I2C2_Init();
 1874              		.loc 1 166 3 view .LVU547
 1875 0028 FFF7FEFF 		bl	MX_FSMC_Init
 1876              	.LVL133:
 167:Core/Src/main.c ****   MX_DCMI_Init();
 1877              		.loc 1 167 3 view .LVU548
 1878 002c FFF7FEFF 		bl	MX_I2C2_Init
 1879              	.LVL134:
 168:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1880              		.loc 1 168 3 view .LVU549
 1881 0030 FFF7FEFF 		bl	MX_DCMI_Init
 1882              	.LVL135:
 172:Core/Src/main.c ****     (integral_image_size) {
 1883              		.loc 1 172 3 view .LVU550
 173:Core/Src/main.c ****       .width = OV7670_IMAGE_WIDTH,
 1884              		.loc 1 173 27 is_stmt 0 view .LVU551
 1885 0034 0E4B     		ldr	r3, .L105+12
 1886 0036 9B88     		ldrh	r3, [r3, #4]
 1887 0038 ADF80430 		strh	r3, [sp, #4]	@ movhi
 172:Core/Src/main.c ****     (integral_image_size) {
 1888              		.loc 1 172 3 view .LVU552
 1889 003c 0D49     		ldr	r1, .L105+16
 1890 003e 0198     		ldr	r0, [sp, #4]
 1891 0040 FFF7FEFF 		bl	integral_image_create
 1892              	.LVL136:
 179:Core/Src/main.c ****     (uint8_t*)&_binary_lbpcascade_frontalface_32_improved_integer_bin_start,
 1893              		.loc 1 179 3 is_stmt 1 view .LVU553
 1894 0044 0C4A     		ldr	r2, .L105+20
 1895 0046 1321     		movs	r1, #19
 1896 0048 0648     		ldr	r0, .L105
 1897 004a FFF7FEFF 		bl	face_detector_builder_create
ARM GAS  /tmp/cchGfVNl.s 			page 56


 1898              	.LVL137:
 185:Core/Src/main.c **** 	configure_camera();
 1899              		.loc 1 185 2 view .LVU554
 1900 004e FFF7FEFF 		bl	configure_display
 1901              	.LVL138:
 186:Core/Src/main.c **** 
 1902              		.loc 1 186 2 view .LVU555
 1903 0052 FFF7FEFF 		bl	configure_camera
 1904              	.LVL139:
 205:Core/Src/main.c **** 
 1905              		.loc 1 205 2 view .LVU556
 1906 0056 FFF7FEFF 		bl	ov7670_start_capture
 1907              	.LVL140:
 1908              	.L103:
 207:Core/Src/main.c ****   {
 1909              		.loc 1 207 3 view .LVU557
 212:Core/Src/main.c ****   }
 1910              		.loc 1 212 3 discriminator 1 view .LVU558
 1911 005a 0848     		ldr	r0, .L105+24
 1912 005c FFF7FEFF 		bl	ov7670_send_captured_frame
 1913              	.LVL141:
 207:Core/Src/main.c ****   {
 1914              		.loc 1 207 9 view .LVU559
 1915 0060 FBE7     		b	.L103
 1916              	.L106:
 1917 0062 00BF     		.align	2
 1918              	.L105:
 1919 0064 00000000 		.word	_binary_lbpcascade_frontalface_32_improved_integer_bin_start
 1920 0068 00000000 		.word	_start_classifiers_load
 1921 006c 00000000 		.word	_binary_lbpcascade_frontalface_32_improved_integer_bin_end
 1922 0070 00000000 		.word	.LANCHOR0
 1923 0074 00000000 		.word	fill_integral_image
 1924 0078 00000000 		.word	get_rectangle_summarize
 1925 007c 00000000 		.word	hdcmi
 1926              		.cfi_endproc
 1927              	.LFE131:
 1929              		.section	.data.arguments,"aw"
 1930              		.align	2
 1933              	arguments:
 1934 0000 AC       		.byte	-84
 1935 0001 90       		.byte	-112
 1936 0002 0000     		.space	2
 1937 0004 0000803F 		.word	1065353216
 1938 0008 CDCC8C3F 		.word	1066192077
 1939 000c CDCCCC3D 		.word	1036831949
 1940 0010 00       		.byte	0
 1941 0011 000000   		.space	3
 1942              		.section	.bss.convertion_buffer,"aw",%nobits
 1943              		.align	2
 1946              	convertion_buffer:
 1947 0000 00000000 		.space	344
 1947      00000000 
 1947      00000000 
 1947      00000000 
 1947      00000000 
 1948              		.section	.bss.tft_io,"aw",%nobits
 1949              		.align	2
ARM GAS  /tmp/cchGfVNl.s 			page 57


 1952              	tft_io:
 1953 0000 00000000 		.space	24
 1953      00000000 
 1953      00000000 
 1953      00000000 
 1953      00000000 
 1954              		.global	hsram1
 1955              		.section	.bss.hsram1,"aw",%nobits
 1956              		.align	2
 1959              	hsram1:
 1960 0000 00000000 		.space	80
 1960      00000000 
 1960      00000000 
 1960      00000000 
 1960      00000000 
 1961              		.global	hi2c2
 1962              		.section	.bss.hi2c2,"aw",%nobits
 1963              		.align	2
 1966              	hi2c2:
 1967 0000 00000000 		.space	84
 1967      00000000 
 1967      00000000 
 1967      00000000 
 1967      00000000 
 1968              		.global	hdma_dcmi
 1969              		.section	.bss.hdma_dcmi,"aw",%nobits
 1970              		.align	2
 1973              	hdma_dcmi:
 1974 0000 00000000 		.space	96
 1974      00000000 
 1974      00000000 
 1974      00000000 
 1974      00000000 
 1975              		.global	hdcmi
 1976              		.section	.bss.hdcmi,"aw",%nobits
 1977              		.align	2
 1980              	hdcmi:
 1981 0000 00000000 		.space	64
 1981      00000000 
 1981      00000000 
 1981      00000000 
 1981      00000000 
 1982              		.section	.rodata
 1983              		.align	2
 1984              		.set	.LANCHOR0,. + 0
 1985              	.LC1:
 1986 0000 AC00     		.short	172
 1987 0002 9000     		.short	144
 1988              	.LC0:
 1989 0004 AC       		.byte	-84
 1990 0005 90       		.byte	-112
 1991              		.text
 1992              	.Letext0:
 1993              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1994              		.file 4 "/usr/src/arm-gnu-toolchain-13.3/arm-none-eabi/include/machine/_default_types.h"
 1995              		.file 5 "/usr/src/arm-gnu-toolchain-13.3/arm-none-eabi/include/sys/_stdint.h"
 1996              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  /tmp/cchGfVNl.s 			page 58


 1997              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1998              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1999              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2000              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2001              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dcmi_ex.h"
 2002              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dcmi.h"
 2003              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h"
 2004              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sram.h"
 2005              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2006              		.file 16 "External/ili9341_tft_driver/Inc/ili9341_tft_driver_defs.h"
 2007              		.file 17 "External/ov7670/Inc/ov7670.h"
 2008              		.file 18 "External/ov7670/Inc/ov7670_defs.h"
 2009              		.file 19 "External/LBPFeature/Inc/lbp_feature_defs.h"
 2010              		.file 20 "External/IntegralImage/Inc/integral_image_defs.h"
 2011              		.file 21 "External/BinaryStageParser/Inc/binary_stage_parser_defs.h"
 2012              		.file 22 "External/Area/Inc/area.h"
 2013              		.file 23 "External/FaceDetector/Inc/face_detector_defs.h"
 2014              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2015              		.file 25 "External/FaceDetector/Inc/face_detector.h"
 2016              		.file 26 "External/IntegralImage/Inc/integral_image.h"
 2017              		.file 27 "External/ili9341_tft_driver/Inc/ili9341_tft_driver.h"
 2018              		.file 28 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2019              		.file 29 "External/FaceDetectorBuilder/Inc/face_detector_builder.h"
 2020              		.file 30 "<built-in>"
ARM GAS  /tmp/cchGfVNl.s 			page 59


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cchGfVNl.s:21     .text.fill_integral_image:00000000 $t
     /tmp/cchGfVNl.s:26     .text.fill_integral_image:00000000 fill_integral_image
     /tmp/cchGfVNl.s:156    .text.fill_integral_image:00000064 $d
     /tmp/cchGfVNl.s:1946   .bss.convertion_buffer:00000000 convertion_buffer
     /tmp/cchGfVNl.s:161    .text.tft_write_data:00000000 $t
     /tmp/cchGfVNl.s:166    .text.tft_write_data:00000000 tft_write_data
     /tmp/cchGfVNl.s:183    .text.tft_write_data:00000008 $d
     /tmp/cchGfVNl.s:188    .text.tft_write_reg:00000000 $t
     /tmp/cchGfVNl.s:193    .text.tft_write_reg:00000000 tft_write_reg
     /tmp/cchGfVNl.s:211    .text.tft_read_data:00000000 $t
     /tmp/cchGfVNl.s:216    .text.tft_read_data:00000000 tft_read_data
     /tmp/cchGfVNl.s:258    .text.tft_read_data:00000020 $d
     /tmp/cchGfVNl.s:263    .text.draw_face:00000000 $t
     /tmp/cchGfVNl.s:268    .text.draw_face:00000000 draw_face
     /tmp/cchGfVNl.s:592    .text.get_rectangle_summarize:00000000 $t
     /tmp/cchGfVNl.s:597    .text.get_rectangle_summarize:00000000 get_rectangle_summarize
     /tmp/cchGfVNl.s:650    .text.tft_enable_backlight:00000000 $t
     /tmp/cchGfVNl.s:655    .text.tft_enable_backlight:00000000 tft_enable_backlight
     /tmp/cchGfVNl.s:681    .text.tft_enable_backlight:00000010 $d
     /tmp/cchGfVNl.s:686    .text.MX_GPIO_Init:00000000 $t
     /tmp/cchGfVNl.s:691    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cchGfVNl.s:869    .text.MX_GPIO_Init:000000c8 $d
     /tmp/cchGfVNl.s:876    .text.MX_DMA_Init:00000000 $t
     /tmp/cchGfVNl.s:881    .text.MX_DMA_Init:00000000 MX_DMA_Init
     /tmp/cchGfVNl.s:930    .text.MX_DMA_Init:00000030 $d
     /tmp/cchGfVNl.s:935    .text.draw_faces:00000000 $t
     /tmp/cchGfVNl.s:940    .text.draw_faces:00000000 draw_faces
     /tmp/cchGfVNl.s:1022   .text.draw_faces:0000004c $d
     /tmp/cchGfVNl.s:1933   .data.arguments:00000000 arguments
     /tmp/cchGfVNl.s:1027   .text.tft_init:00000000 $t
     /tmp/cchGfVNl.s:1032   .text.tft_init:00000000 tft_init
     /tmp/cchGfVNl.s:1053   .text.HAL_DCMI_FrameEventCallback:00000000 $t
     /tmp/cchGfVNl.s:1059   .text.HAL_DCMI_FrameEventCallback:00000000 HAL_DCMI_FrameEventCallback
     /tmp/cchGfVNl.s:1081   .text.HAL_DCMI_LineEventCallback:00000000 $t
     /tmp/cchGfVNl.s:1087   .text.HAL_DCMI_LineEventCallback:00000000 HAL_DCMI_LineEventCallback
     /tmp/cchGfVNl.s:1102   .text.HAL_DCMI_VsyncEventCallback:00000000 $t
     /tmp/cchGfVNl.s:1108   .text.HAL_DCMI_VsyncEventCallback:00000000 HAL_DCMI_VsyncEventCallback
     /tmp/cchGfVNl.s:1123   .text.HAL_DCMI_ErrorCallback:00000000 $t
     /tmp/cchGfVNl.s:1129   .text.HAL_DCMI_ErrorCallback:00000000 HAL_DCMI_ErrorCallback
     /tmp/cchGfVNl.s:1144   .text.Error_Handler:00000000 $t
     /tmp/cchGfVNl.s:1150   .text.Error_Handler:00000000 Error_Handler
     /tmp/cchGfVNl.s:1182   .text.MX_FSMC_Init:00000000 $t
     /tmp/cchGfVNl.s:1187   .text.MX_FSMC_Init:00000000 MX_FSMC_Init
     /tmp/cchGfVNl.s:1307   .text.MX_FSMC_Init:00000064 $d
     /tmp/cchGfVNl.s:1959   .bss.hsram1:00000000 hsram1
     /tmp/cchGfVNl.s:1312   .text.MX_I2C2_Init:00000000 $t
     /tmp/cchGfVNl.s:1317   .text.MX_I2C2_Init:00000000 MX_I2C2_Init
     /tmp/cchGfVNl.s:1375   .text.MX_I2C2_Init:0000002c $d
     /tmp/cchGfVNl.s:1966   .bss.hi2c2:00000000 hi2c2
     /tmp/cchGfVNl.s:1382   .text.MX_DCMI_Init:00000000 $t
     /tmp/cchGfVNl.s:1387   .text.MX_DCMI_Init:00000000 MX_DCMI_Init
     /tmp/cchGfVNl.s:1442   .text.MX_DCMI_Init:00000028 $d
     /tmp/cchGfVNl.s:1980   .bss.hdcmi:00000000 hdcmi
     /tmp/cchGfVNl.s:1448   .text.configure_display:00000000 $t
     /tmp/cchGfVNl.s:1453   .text.configure_display:00000000 configure_display
ARM GAS  /tmp/cchGfVNl.s 			page 60


     /tmp/cchGfVNl.s:1502   .text.configure_display:00000034 $d
     /tmp/cchGfVNl.s:1952   .bss.tft_io:00000000 tft_io
     /tmp/cchGfVNl.s:1513   .text.configure_camera:00000000 $t
     /tmp/cchGfVNl.s:1518   .text.configure_camera:00000000 configure_camera
     /tmp/cchGfVNl.s:1632   .text.configure_camera:0000005c $d
     /tmp/cchGfVNl.s:1638   .text.SystemClock_Config:00000000 $t
     /tmp/cchGfVNl.s:1644   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cchGfVNl.s:1805   .text.SystemClock_Config:000000b0 $d
     /tmp/cchGfVNl.s:1811   .text.main:00000000 $t
     /tmp/cchGfVNl.s:1817   .text.main:00000000 main
     /tmp/cchGfVNl.s:1919   .text.main:00000064 $d
     /tmp/cchGfVNl.s:1930   .data.arguments:00000000 $d
     /tmp/cchGfVNl.s:1943   .bss.convertion_buffer:00000000 $d
     /tmp/cchGfVNl.s:1949   .bss.tft_io:00000000 $d
     /tmp/cchGfVNl.s:1956   .bss.hsram1:00000000 $d
     /tmp/cchGfVNl.s:1963   .bss.hi2c2:00000000 $d
     /tmp/cchGfVNl.s:1973   .bss.hdma_dcmi:00000000 hdma_dcmi
     /tmp/cchGfVNl.s:1970   .bss.hdma_dcmi:00000000 $d
     /tmp/cchGfVNl.s:1977   .bss.hdcmi:00000000 $d
     /tmp/cchGfVNl.s:1983   .rodata:00000000 $d

UNDEFINED SYMBOLS
integral_image_get_rectangle
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
integral_image_set
integral_image_calculate
face_detector_detect
face_detector_get_result
HAL_Delay
ov7670_frame_received
HAL_SRAM_Init
HAL_I2C_Init
HAL_DCMI_Init
ili9341_tft_driver_init
ov7670_create
ov7670_check_link
ov7670_reset
ov7670_send_default_registers
ov7670_set_qcif
ov7670_set_plck_prescalar
ov7670_set_rgb_format
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_Init
integral_image_create
face_detector_builder_create
ov7670_start_capture
ov7670_send_captured_frame
_binary_lbpcascade_frontalface_32_improved_integer_bin_start
_start_classifiers_load
_binary_lbpcascade_frontalface_32_improved_integer_bin_end
