Analysis & Elaboration report for experiment5
Mon May 02 16:39:34 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Source assignments for lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram
  5. Parameter Settings for User Entity Instance: lcddriver:inst4
  6. Parameter Settings for User Entity Instance: lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component
  7. Parameter Settings for User Entity Instance: pll10:inst|altpll:altpll_component
  8. Parameter Settings for User Entity Instance: GenClockDCF:inst10
  9. Parameter Settings for User Entity Instance: setClock:inst5
 10. scfifo Parameter Settings by Entity Instance
 11. altpll Parameter Settings by Entity Instance
 12. Analysis & Elaboration Settings
 13. Port Connectivity Checks: "lcddriver:inst4|FIFO:MAP_FIFO"
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon May 02 16:39:34 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; experiment5                                 ;
; Top-level Entity Name              ; Experiment5                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcddriver:inst4 ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; clk_freqeuncy  ; 1000000 ; Signed Integer                    ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; lpm_width               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                            ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_so01  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll10:inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------+
; Parameter Name                ; Value                   ; Type                  ;
+-------------------------------+-------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped               ;
; PLL_TYPE                      ; AUTO                    ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll10 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped               ;
; SCAN_CHAIN                    ; LONG                    ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped               ;
; LOCK_HIGH                     ; 1                       ; Untyped               ;
; LOCK_LOW                      ; 1                       ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped               ;
; SKIP_VCO                      ; OFF                     ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped               ;
; BANDWIDTH                     ; 0                       ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped               ;
; DOWN_SPREAD                   ; 0                       ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK0_DIVIDE_BY                ; 5                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped               ;
; DPA_DIVIDER                   ; 0                       ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped               ;
; VCO_MIN                       ; 0                       ; Untyped               ;
; VCO_MAX                       ; 0                       ; Untyped               ;
; VCO_CENTER                    ; 0                       ; Untyped               ;
; PFD_MIN                       ; 0                       ; Untyped               ;
; PFD_MAX                       ; 0                       ; Untyped               ;
; M_INITIAL                     ; 0                       ; Untyped               ;
; M                             ; 0                       ; Untyped               ;
; N                             ; 1                       ; Untyped               ;
; M2                            ; 1                       ; Untyped               ;
; N2                            ; 1                       ; Untyped               ;
; SS                            ; 1                       ; Untyped               ;
; C0_HIGH                       ; 0                       ; Untyped               ;
; C1_HIGH                       ; 0                       ; Untyped               ;
; C2_HIGH                       ; 0                       ; Untyped               ;
; C3_HIGH                       ; 0                       ; Untyped               ;
; C4_HIGH                       ; 0                       ; Untyped               ;
; C5_HIGH                       ; 0                       ; Untyped               ;
; C6_HIGH                       ; 0                       ; Untyped               ;
; C7_HIGH                       ; 0                       ; Untyped               ;
; C8_HIGH                       ; 0                       ; Untyped               ;
; C9_HIGH                       ; 0                       ; Untyped               ;
; C0_LOW                        ; 0                       ; Untyped               ;
; C1_LOW                        ; 0                       ; Untyped               ;
; C2_LOW                        ; 0                       ; Untyped               ;
; C3_LOW                        ; 0                       ; Untyped               ;
; C4_LOW                        ; 0                       ; Untyped               ;
; C5_LOW                        ; 0                       ; Untyped               ;
; C6_LOW                        ; 0                       ; Untyped               ;
; C7_LOW                        ; 0                       ; Untyped               ;
; C8_LOW                        ; 0                       ; Untyped               ;
; C9_LOW                        ; 0                       ; Untyped               ;
; C0_INITIAL                    ; 0                       ; Untyped               ;
; C1_INITIAL                    ; 0                       ; Untyped               ;
; C2_INITIAL                    ; 0                       ; Untyped               ;
; C3_INITIAL                    ; 0                       ; Untyped               ;
; C4_INITIAL                    ; 0                       ; Untyped               ;
; C5_INITIAL                    ; 0                       ; Untyped               ;
; C6_INITIAL                    ; 0                       ; Untyped               ;
; C7_INITIAL                    ; 0                       ; Untyped               ;
; C8_INITIAL                    ; 0                       ; Untyped               ;
; C9_INITIAL                    ; 0                       ; Untyped               ;
; C0_MODE                       ; BYPASS                  ; Untyped               ;
; C1_MODE                       ; BYPASS                  ; Untyped               ;
; C2_MODE                       ; BYPASS                  ; Untyped               ;
; C3_MODE                       ; BYPASS                  ; Untyped               ;
; C4_MODE                       ; BYPASS                  ; Untyped               ;
; C5_MODE                       ; BYPASS                  ; Untyped               ;
; C6_MODE                       ; BYPASS                  ; Untyped               ;
; C7_MODE                       ; BYPASS                  ; Untyped               ;
; C8_MODE                       ; BYPASS                  ; Untyped               ;
; C9_MODE                       ; BYPASS                  ; Untyped               ;
; C0_PH                         ; 0                       ; Untyped               ;
; C1_PH                         ; 0                       ; Untyped               ;
; C2_PH                         ; 0                       ; Untyped               ;
; C3_PH                         ; 0                       ; Untyped               ;
; C4_PH                         ; 0                       ; Untyped               ;
; C5_PH                         ; 0                       ; Untyped               ;
; C6_PH                         ; 0                       ; Untyped               ;
; C7_PH                         ; 0                       ; Untyped               ;
; C8_PH                         ; 0                       ; Untyped               ;
; C9_PH                         ; 0                       ; Untyped               ;
; L0_HIGH                       ; 1                       ; Untyped               ;
; L1_HIGH                       ; 1                       ; Untyped               ;
; G0_HIGH                       ; 1                       ; Untyped               ;
; G1_HIGH                       ; 1                       ; Untyped               ;
; G2_HIGH                       ; 1                       ; Untyped               ;
; G3_HIGH                       ; 1                       ; Untyped               ;
; E0_HIGH                       ; 1                       ; Untyped               ;
; E1_HIGH                       ; 1                       ; Untyped               ;
; E2_HIGH                       ; 1                       ; Untyped               ;
; E3_HIGH                       ; 1                       ; Untyped               ;
; L0_LOW                        ; 1                       ; Untyped               ;
; L1_LOW                        ; 1                       ; Untyped               ;
; G0_LOW                        ; 1                       ; Untyped               ;
; G1_LOW                        ; 1                       ; Untyped               ;
; G2_LOW                        ; 1                       ; Untyped               ;
; G3_LOW                        ; 1                       ; Untyped               ;
; E0_LOW                        ; 1                       ; Untyped               ;
; E1_LOW                        ; 1                       ; Untyped               ;
; E2_LOW                        ; 1                       ; Untyped               ;
; E3_LOW                        ; 1                       ; Untyped               ;
; L0_INITIAL                    ; 1                       ; Untyped               ;
; L1_INITIAL                    ; 1                       ; Untyped               ;
; G0_INITIAL                    ; 1                       ; Untyped               ;
; G1_INITIAL                    ; 1                       ; Untyped               ;
; G2_INITIAL                    ; 1                       ; Untyped               ;
; G3_INITIAL                    ; 1                       ; Untyped               ;
; E0_INITIAL                    ; 1                       ; Untyped               ;
; E1_INITIAL                    ; 1                       ; Untyped               ;
; E2_INITIAL                    ; 1                       ; Untyped               ;
; E3_INITIAL                    ; 1                       ; Untyped               ;
; L0_MODE                       ; BYPASS                  ; Untyped               ;
; L1_MODE                       ; BYPASS                  ; Untyped               ;
; G0_MODE                       ; BYPASS                  ; Untyped               ;
; G1_MODE                       ; BYPASS                  ; Untyped               ;
; G2_MODE                       ; BYPASS                  ; Untyped               ;
; G3_MODE                       ; BYPASS                  ; Untyped               ;
; E0_MODE                       ; BYPASS                  ; Untyped               ;
; E1_MODE                       ; BYPASS                  ; Untyped               ;
; E2_MODE                       ; BYPASS                  ; Untyped               ;
; E3_MODE                       ; BYPASS                  ; Untyped               ;
; L0_PH                         ; 0                       ; Untyped               ;
; L1_PH                         ; 0                       ; Untyped               ;
; G0_PH                         ; 0                       ; Untyped               ;
; G1_PH                         ; 0                       ; Untyped               ;
; G2_PH                         ; 0                       ; Untyped               ;
; G3_PH                         ; 0                       ; Untyped               ;
; E0_PH                         ; 0                       ; Untyped               ;
; E1_PH                         ; 0                       ; Untyped               ;
; E2_PH                         ; 0                       ; Untyped               ;
; E3_PH                         ; 0                       ; Untyped               ;
; M_PH                          ; 0                       ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped               ;
; CLK0_COUNTER                  ; G0                      ; Untyped               ;
; CLK1_COUNTER                  ; G0                      ; Untyped               ;
; CLK2_COUNTER                  ; G0                      ; Untyped               ;
; CLK3_COUNTER                  ; G0                      ; Untyped               ;
; CLK4_COUNTER                  ; G0                      ; Untyped               ;
; CLK5_COUNTER                  ; G0                      ; Untyped               ;
; CLK6_COUNTER                  ; E0                      ; Untyped               ;
; CLK7_COUNTER                  ; E1                      ; Untyped               ;
; CLK8_COUNTER                  ; E2                      ; Untyped               ;
; CLK9_COUNTER                  ; E3                      ; Untyped               ;
; L0_TIME_DELAY                 ; 0                       ; Untyped               ;
; L1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G0_TIME_DELAY                 ; 0                       ; Untyped               ;
; G1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G2_TIME_DELAY                 ; 0                       ; Untyped               ;
; G3_TIME_DELAY                 ; 0                       ; Untyped               ;
; E0_TIME_DELAY                 ; 0                       ; Untyped               ;
; E1_TIME_DELAY                 ; 0                       ; Untyped               ;
; E2_TIME_DELAY                 ; 0                       ; Untyped               ;
; E3_TIME_DELAY                 ; 0                       ; Untyped               ;
; M_TIME_DELAY                  ; 0                       ; Untyped               ;
; N_TIME_DELAY                  ; 0                       ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped               ;
; ENABLE0_COUNTER               ; L0                      ; Untyped               ;
; ENABLE1_COUNTER               ; L0                      ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped               ;
; LOOP_FILTER_C                 ; 5                       ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped               ;
; VCO_POST_SCALE                ; 0                       ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK0                     ; PORT_USED               ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped               ;
; M_TEST_SOURCE                 ; 5                       ; Untyped               ;
; C0_TEST_SOURCE                ; 5                       ; Untyped               ;
; C1_TEST_SOURCE                ; 5                       ; Untyped               ;
; C2_TEST_SOURCE                ; 5                       ; Untyped               ;
; C3_TEST_SOURCE                ; 5                       ; Untyped               ;
; C4_TEST_SOURCE                ; 5                       ; Untyped               ;
; C5_TEST_SOURCE                ; 5                       ; Untyped               ;
; C6_TEST_SOURCE                ; 5                       ; Untyped               ;
; C7_TEST_SOURCE                ; 5                       ; Untyped               ;
; C8_TEST_SOURCE                ; 5                       ; Untyped               ;
; C9_TEST_SOURCE                ; 5                       ; Untyped               ;
; CBXI_PARAMETER                ; pll10_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped               ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GenClockDCF:inst10 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; frequency      ; 10000000 ; Signed Integer                      ;
; fir_len        ; 32       ; Signed Integer                      ;
; thresh_lo      ; 14       ; Signed Integer                      ;
; thresh_hi      ; 16       ; Signed Integer                      ;
; timestep       ; 128      ; Signed Integer                      ;
; sample_point   ; 1500000  ; Signed Integer                      ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: setClock:inst5 ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; clk_frequency  ; 10000000 ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                          ;
;     -- lpm_width           ; 16                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                    ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll10:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Experiment5        ; experiment5        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcddriver:inst4|FIFO:MAP_FIFO"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data[15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; usedw    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 02 16:39:18 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file setfixtimeanddate.v
    Info (12023): Found entity 1: setFixTimeAndDate File: F:/FPGA_Lab/FPGA_Lab/experiment5/setFixTimeAndDate.v Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file lcdsteuerung.vhd
    Info (12022): Found design unit 1: LCDsteuerung-a File: F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd Line: 56
    Info (12023): Found entity 1: LCDsteuerung File: F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file lcddriver.vhd
    Info (12022): Found design unit 1: lcddriver-communicate File: F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd Line: 79
    Info (12023): Found entity 1: lcddriver File: F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file genclockdcf.v
    Info (12023): Found entity 1: GenClockDCF File: F:/FPGA_Lab/FPGA_Lab/experiment5/GenClockDCF.v Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: F:/FPGA_Lab/FPGA_Lab/experiment5/FIFO.vhd Line: 61
    Info (12023): Found entity 1: FIFO File: F:/FPGA_Lab/FPGA_Lab/experiment5/FIFO.vhd Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file experiment5.bdf
    Info (12023): Found entity 1: Experiment5
Info (12021): Found 1 design units, including 1 entities, in source file setclock.v
    Info (12023): Found entity 1: setClock File: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dcf77_decoder.v
    Info (12023): Found entity 1: dcf77_decoder File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: F:/FPGA_Lab/FPGA_Lab/experiment5/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen_verilog.v
    Info (12023): Found entity 1: clkGen_verilog File: F:/FPGA_Lab/FPGA_Lab/experiment5/clkGen_verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pllexp5.v
    Info (12023): Found entity 1: pllexp5 File: F:/FPGA_Lab/FPGA_Lab/experiment5/pllexp5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tb_statemachines.v
    Info (12023): Found entity 1: tb_statemachines File: F:/FPGA_Lab/FPGA_Lab/experiment5/tb_statemachines.v Line: 1
Info (12127): Elaborating entity "Experiment5" for the top level hierarchy
Info (12128): Elaborating entity "lcddriver" for hierarchy "lcddriver:inst4"
Info (12128): Elaborating entity "FIFO" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO" File: F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd Line: 220
Info (12128): Elaborating entity "scfifo" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component" File: F:/FPGA_Lab/FPGA_Lab/experiment5/fifo.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component" File: F:/FPGA_Lab/FPGA_Lab/experiment5/fifo.vhd Line: 101
Info (12133): Instantiated megafunction "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component" with the following parameter: File: F:/FPGA_Lab/FPGA_Lab/experiment5/fifo.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "APEX20KE"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_so01.tdf
    Info (12023): Found entity 1: scfifo_so01 File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/scfifo_so01.tdf Line: 25
Info (12128): Elaborating entity "scfifo_so01" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v01.tdf
    Info (12023): Found entity 1: a_dpfifo_3v01 File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_3v01" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo" File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/scfifo_so01.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf
    Info (12023): Found entity 1: altsyncram_rpb1 File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/altsyncram_rpb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rpb1" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram" File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/cmpr_is8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cmpr_is8:almost_full_comparer" File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf Line: 56
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cmpr_is8:three_comparison" File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/cntr_vnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb" File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info (12023): Found entity 1: cntr_co7 File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/cntr_co7.tdf Line: 26
Info (12128): Elaborating entity "cntr_co7" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter" File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/cntr_0ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "lcddriver:inst4|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr" File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf Line: 60
Warning (12125): Using design file pll10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll10 File: F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v Line: 40
Info (12128): Elaborating entity "pll10" for hierarchy "pll10:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll10:inst|altpll:altpll_component" File: F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll10:inst|altpll:altpll_component" File: F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v Line: 91
Info (12133): Instantiated megafunction "pll10:inst|altpll:altpll_component" with the following parameter: File: F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll10"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll10_altpll.v
    Info (12023): Found entity 1: pll10_altpll File: F:/FPGA_Lab/FPGA_Lab/experiment5/db/pll10_altpll.v Line: 30
Info (12128): Elaborating entity "pll10_altpll" for hierarchy "pll10:inst|altpll:altpll_component|pll10_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "LCDsteuerung" for hierarchy "LCDsteuerung:inst3"
Warning (10492): VHDL Process Statement warning at lcdsteuerung.vhd(274): signal "DCF_Enable_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/FPGA_Lab/FPGA_Lab/experiment5/lcdsteuerung.vhd Line: 274
Info (12128): Elaborating entity "GenClockDCF" for hierarchy "GenClockDCF:inst10"
Warning (10036): Verilog HDL or VHDL warning at genclockdcf.v(34): object "DCF_SIGNAL_out" assigned a value but never read File: F:/FPGA_Lab/FPGA_Lab/experiment5/genclockdcf.v Line: 34
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:inst1"
Info (12128): Elaborating entity "dcf77_decoder" for hierarchy "dcf77_decoder:inst9"
Warning (10230): Verilog HDL assignment warning at dcf77_decoder.v(73): truncated value with size 32 to match size of target (8) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 73
Warning (10240): Verilog HDL Always Construct warning at dcf77_decoder.v(80): inferring latch(es) for variable "timeAndDate_out", which holds its previous value in one or more paths through the always construct File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Info (10041): Inferred latch for "timeAndDate_out[0]" at dcf77_decoder.v(80) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Info (10041): Inferred latch for "timeAndDate_out[1]" at dcf77_decoder.v(80) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Info (10041): Inferred latch for "timeAndDate_out[2]" at dcf77_decoder.v(80) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Info (10041): Inferred latch for "timeAndDate_out[3]" at dcf77_decoder.v(80) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Info (10041): Inferred latch for "timeAndDate_out[4]" at dcf77_decoder.v(80) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Info (10041): Inferred latch for "timeAndDate_out[5]" at dcf77_decoder.v(80) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Info (10041): Inferred latch for "timeAndDate_out[6]" at dcf77_decoder.v(80) File: F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v Line: 80
Warning (12125): Using design file timeanddateclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timeAndDateClock File: F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v Line: 18
Info (12128): Elaborating entity "timeAndDateClock" for hierarchy "timeAndDateClock:inst2"
Warning (10240): Verilog HDL Always Construct warning at timeanddateclock.v(30): inferring latch(es) for variable "timeAndDate_Out", which holds its previous value in one or more paths through the always construct File: F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v Line: 30
Info (10041): Inferred latch for "timeAndDate_Out[39]" at timeanddateclock.v(30) File: F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v Line: 30
Info (10041): Inferred latch for "timeAndDate_Out[40]" at timeanddateclock.v(30) File: F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v Line: 30
Info (10041): Inferred latch for "timeAndDate_Out[41]" at timeanddateclock.v(30) File: F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v Line: 30
Info (10041): Inferred latch for "timeAndDate_Out[42]" at timeanddateclock.v(30) File: F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v Line: 30
Info (10041): Inferred latch for "timeAndDate_Out[43]" at timeanddateclock.v(30) File: F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v Line: 30
Info (12128): Elaborating entity "setClock" for hierarchy "setClock:inst5"
Warning (10235): Verilog HDL Always Construct warning at setClock.v(148): variable "nReset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v Line: 148
Info (144001): Generated suppressed messages file F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Mon May 02 16:39:34 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:35


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.map.smsg.


