$date
	Sat Aug 10 10:24:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Fulladder_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Carry $end
$var reg 1 # Cin $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module fa $end
$var wire 1 # Cin $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( Sum [3:0] $end
$var wire 1 " Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#50
1"
b11 !
b11 (
1#
b11 %
b11 '
b1111 $
b1111 &
#100
b101 !
b101 (
0"
0#
b1 %
b1 '
b100 $
b100 &
#150
1"
b100 !
b100 (
1#
b101 %
b101 '
b1110 $
b1110 &
#200
b11 !
b11 (
0"
0#
b0 %
b0 '
b11 $
b11 &
#250
b1100 !
b1100 (
1#
b1001 %
b1001 '
b10 $
b10 &
#300
