[{"lang": "VHDL", "timestamp": "1201644667", "id": "106460", "text": "VHDL Tutorial: Learn by Example"}, {"lang": "VHDL", "timestamp": "1216385334", "id": "249670", "text": "VHDL free Tutorial"}, {"lang": "VHDL", "timestamp": "1219322797", "id": "282596", "text": "Using C# to Generate VHDL"}, {"lang": "VHDL", "timestamp": "1251280016", "id": "786912", "text": "System09 VHDL 6809 System on a Chip"}, {"lang": "VHDL", "timestamp": "1314810130", "id": "2946425", "text": "FPGA, VHDL and Verilog online courses from Altera"}, {"lang": "VHDL", "timestamp": "1329004291", "id": "3580537", "text": "Free Range VHDL : Introduction to VHDL (pdf)"}, {"lang": "VHDL", "timestamp": "1329004291", "id": "3580537", "text": "Free Range VHDL : Introduction to VHDL (pdf)"}, {"lang": "VHDL", "timestamp": "1360813148", "id": "5217540", "text": "An Open Source Atari ST(E) IP-Core written in VHDL"}, {"lang": "VHDL", "timestamp": "1382394423", "id": "6588631", "text": "C64 PLA implemented in VHDL"}, {"lang": "VHDL", "timestamp": "1392311968", "id": "7232606", "text": "Coroutine based library for writing VHDL and Verilog testbenches in Python"}, {"lang": "VHDL", "timestamp": "1397884418", "id": "7612662", "text": "VHDL Verification Course"}, {"lang": "VHDL", "timestamp": "1398096484", "id": "7621758", "text": "How VHDL preserves determinism"}, {"lang": "VHDL", "timestamp": "1399836489", "id": "7729639", "text": "Neural Network in VHDL"}, {"lang": "VHDL", "timestamp": "1400704656", "id": "7780626", "text": "NeoVGA: Neo Geo Line Doubler in VHDL"}, {"lang": "VHDL", "timestamp": "1407117962", "id": "8129936", "text": "Show HN: A 16-bit Forth machine written in VHDL"}, {"lang": "VHDL", "timestamp": "1417616863", "id": "8693854", "text": "Be careful with VHDL operator precedence"}, {"lang": "VHDL", "timestamp": "1420413757", "id": "8836324", "text": "Design Hardware with Python: Python to Verilog and VHDL"}, {"lang": "VHDL", "timestamp": "1422727213", "id": "8977397", "text": "VHDL Beautifier, Formatter"}]