
Read_Acc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbbc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  0800cd50  0800cd50  0000dd50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d170  0800d170  0000f2c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d170  0800d170  0000e170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d178  0800d178  0000f2c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d178  0800d178  0000e178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d17c  0800d17c  0000e17c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800d180  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f2c4  2**0
                  CONTENTS
 10 .bss          00001ed8  200002c4  200002c4  0000f2c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000219c  2000219c  0000f2c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f2c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012ace  00000000  00000000  0000f2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037d1  00000000  00000000  00021dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f78  00000000  00000000  00025598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b80  00000000  00000000  00026510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000226ab  00000000  00000000  00027090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000149c8  00000000  00000000  0004973b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be122  00000000  00000000  0005e103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011c225  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005074  00000000  00000000  0011c268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  001212dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002c4 	.word	0x200002c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cd34 	.word	0x0800cd34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002c8 	.word	0x200002c8
 80001cc:	0800cd34 	.word	0x0800cd34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	68ba      	ldr	r2, [r7, #8]
 8000f4a:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	887a      	ldrh	r2, [r7, #2]
 8000f56:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	6a3a      	ldr	r2, [r7, #32]
 8000f5c:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000f62:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2200      	movs	r2, #0
 8000f68:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6858      	ldr	r0, [r3, #4]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	899b      	ldrh	r3, [r3, #12]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f001 ffea 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f84:	2001      	movs	r0, #1
 8000f86:	f001 f983 	bl	8002290 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	6858      	ldr	r0, [r3, #4]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	899b      	ldrh	r3, [r3, #12]
 8000f92:	2201      	movs	r2, #1
 8000f94:	4619      	mov	r1, r3
 8000f96:	f001 ffdf 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000f9a:	2032      	movs	r0, #50	@ 0x32
 8000f9c:	f001 f978 	bl	8002290 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8000fa0:	22b6      	movs	r2, #182	@ 0xb6
 8000fa2:	217e      	movs	r1, #126	@ 0x7e
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	f000 f959 	bl	800125c <BMI088_WriteAccRegister>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	7dfb      	ldrb	r3, [r7, #23]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8000fb4:	2032      	movs	r0, #50	@ 0x32
 8000fb6:	f001 f96b 	bl	8002290 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 8000fba:	f107 0316 	add.w	r3, r7, #22
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f000 f8d0 	bl	8001168 <BMI088_ReadAccRegister>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
 8000fce:	4413      	add	r3, r2
 8000fd0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x1E) {

	//	return 0;

	}
	HAL_Delay(10);
 8000fd2:	200a      	movs	r0, #10
 8000fd4:	f001 f95c 	bl	8002290 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA8); /* (no oversampling, ODR = 100 Hz, BW = 40 Hz) */
 8000fd8:	22a8      	movs	r2, #168	@ 0xa8
 8000fda:	2140      	movs	r1, #64	@ 0x40
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f000 f93d 	bl	800125c <BMI088_WriteAccRegister>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	4413      	add	r3, r2
 8000fea:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000fec:	200a      	movs	r0, #10
 8000fee:	f001 f94f 	bl	8002290 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2141      	movs	r1, #65	@ 0x41
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f000 f930 	bl	800125c <BMI088_WriteAccRegister>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	461a      	mov	r2, r3
 8001000:	7dfb      	ldrb	r3, [r7, #23]
 8001002:	4413      	add	r3, r2
 8001004:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001006:	200a      	movs	r0, #10
 8001008:	f001 f942 	bl	8002290 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 800100c:	220a      	movs	r2, #10
 800100e:	2153      	movs	r1, #83	@ 0x53
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f000 f923 	bl	800125c <BMI088_WriteAccRegister>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	7dfb      	ldrb	r3, [r7, #23]
 800101c:	4413      	add	r3, r2
 800101e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001020:	200a      	movs	r0, #10
 8001022:	f001 f935 	bl	8002290 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 8001026:	2204      	movs	r2, #4
 8001028:	2158      	movs	r1, #88	@ 0x58
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f000 f916 	bl	800125c <BMI088_WriteAccRegister>
 8001030:	4603      	mov	r3, r0
 8001032:	461a      	mov	r2, r3
 8001034:	7dfb      	ldrb	r3, [r7, #23]
 8001036:	4413      	add	r3, r2
 8001038:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800103a:	200a      	movs	r0, #10
 800103c:	f001 f928 	bl	8002290 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8001040:	2200      	movs	r2, #0
 8001042:	217c      	movs	r1, #124	@ 0x7c
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 f909 	bl	800125c <BMI088_WriteAccRegister>
 800104a:	4603      	mov	r3, r0
 800104c:	461a      	mov	r2, r3
 800104e:	7dfb      	ldrb	r3, [r7, #23]
 8001050:	4413      	add	r3, r2
 8001052:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001054:	200a      	movs	r0, #10
 8001056:	f001 f91b 	bl	8002290 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 800105a:	2204      	movs	r2, #4
 800105c:	217d      	movs	r1, #125	@ 0x7d
 800105e:	68f8      	ldr	r0, [r7, #12]
 8001060:	f000 f8fc 	bl	800125c <BMI088_WriteAccRegister>
 8001064:	4603      	mov	r3, r0
 8001066:	461a      	mov	r2, r3
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	4413      	add	r3, r2
 800106c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800106e:	200a      	movs	r0, #10
 8001070:	f001 f90e 	bl	8002290 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4a3a      	ldr	r2, [pc, #232]	@ (8001160 <BMI088_Init+0x228>)
 8001078:	631a      	str	r2, [r3, #48]	@ 0x30

	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2292      	movs	r2, #146	@ 0x92
 800107e:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6898      	ldr	r0, [r3, #8]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	89db      	ldrh	r3, [r3, #14]
 8001088:	2201      	movs	r2, #1
 800108a:	4619      	mov	r1, r3
 800108c:	f001 ff64 	bl	8002f58 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8001090:	22b6      	movs	r2, #182	@ 0xb6
 8001092:	2114      	movs	r1, #20
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f000 f91b 	bl	80012d0 <BMI088_WriteGyrRegister>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	7dfb      	ldrb	r3, [r7, #23]
 80010a0:	4413      	add	r3, r2
 80010a2:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 80010a4:	20fa      	movs	r0, #250	@ 0xfa
 80010a6:	f001 f8f3 	bl	8002290 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 80010aa:	f107 0316 	add.w	r3, r7, #22
 80010ae:	461a      	mov	r2, r3
 80010b0:	2100      	movs	r1, #0
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f000 f896 	bl	80011e4 <BMI088_ReadGyrRegister>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	4413      	add	r3, r2
 80010c0:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x0F) {

		//return 0;

	}
	HAL_Delay(10);
 80010c2:	200a      	movs	r0, #10
 80010c4:	f001 f8e4 	bl	8002290 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 80010c8:	2201      	movs	r2, #1
 80010ca:	210f      	movs	r1, #15
 80010cc:	68f8      	ldr	r0, [r7, #12]
 80010ce:	f000 f8ff 	bl	80012d0 <BMI088_WriteGyrRegister>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	4413      	add	r3, r2
 80010da:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010dc:	200a      	movs	r0, #10
 80010de:	f001 f8d7 	bl	8002290 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x07); /* ODR = 100 Hz, Filter bandwidth = 32 Hz */
 80010e2:	2207      	movs	r2, #7
 80010e4:	2110      	movs	r1, #16
 80010e6:	68f8      	ldr	r0, [r7, #12]
 80010e8:	f000 f8f2 	bl	80012d0 <BMI088_WriteGyrRegister>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	7dfb      	ldrb	r3, [r7, #23]
 80010f2:	4413      	add	r3, r2
 80010f4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f001 f8ca 	bl	8002290 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 80010fc:	2280      	movs	r2, #128	@ 0x80
 80010fe:	2115      	movs	r1, #21
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f000 f8e5 	bl	80012d0 <BMI088_WriteGyrRegister>
 8001106:	4603      	mov	r3, r0
 8001108:	461a      	mov	r2, r3
 800110a:	7dfb      	ldrb	r3, [r7, #23]
 800110c:	4413      	add	r3, r2
 800110e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001110:	200a      	movs	r0, #10
 8001112:	f001 f8bd 	bl	8002290 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 8001116:	2201      	movs	r2, #1
 8001118:	2116      	movs	r1, #22
 800111a:	68f8      	ldr	r0, [r7, #12]
 800111c:	f000 f8d8 	bl	80012d0 <BMI088_WriteGyrRegister>
 8001120:	4603      	mov	r3, r0
 8001122:	461a      	mov	r2, r3
 8001124:	7dfb      	ldrb	r3, [r7, #23]
 8001126:	4413      	add	r3, r2
 8001128:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800112a:	200a      	movs	r0, #10
 800112c:	f001 f8b0 	bl	8002290 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 8001130:	2201      	movs	r2, #1
 8001132:	2118      	movs	r1, #24
 8001134:	68f8      	ldr	r0, [r7, #12]
 8001136:	f000 f8cb 	bl	80012d0 <BMI088_WriteGyrRegister>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	7dfb      	ldrb	r3, [r7, #23]
 8001140:	4413      	add	r3, r2
 8001142:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8001144:	200a      	movs	r0, #10
 8001146:	f001 f8a3 	bl	8002290 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <BMI088_Init+0x22c>)
 800114e:	635a      	str	r2, [r3, #52]	@ 0x34

	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2282      	movs	r2, #130	@ 0x82
 8001154:	769a      	strb	r2, [r3, #26]

	return status;
 8001156:	7dfb      	ldrb	r3, [r7, #23]

}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	3a6b70a4 	.word	0x3a6b70a4
 8001164:	3a0ba058 	.word	0x3a0ba058

08001168 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af02      	add	r7, sp, #8
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	460b      	mov	r3, r1
 8001172:	607a      	str	r2, [r7, #4]
 8001174:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 8001176:	7afb      	ldrb	r3, [r7, #11]
 8001178:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800117c:	b2db      	uxtb	r3, r3
 800117e:	753b      	strb	r3, [r7, #20]
 8001180:	2300      	movs	r3, #0
 8001182:	757b      	strb	r3, [r7, #21]
 8001184:	2300      	movs	r3, #0
 8001186:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6858      	ldr	r0, [r3, #4]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	899b      	ldrh	r3, [r3, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	4619      	mov	r1, r3
 8001194:	f001 fee0 	bl	8002f58 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f107 0210 	add.w	r2, r7, #16
 80011a0:	f107 0114 	add.w	r1, r7, #20
 80011a4:	f04f 33ff 	mov.w	r3, #4294967295
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	2303      	movs	r3, #3
 80011ac:	f003 ffad 	bl	800510a <HAL_SPI_TransmitReceive>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	bf0c      	ite	eq
 80011b6:	2301      	moveq	r3, #1
 80011b8:	2300      	movne	r3, #0
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6858      	ldr	r0, [r3, #4]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	899b      	ldrh	r3, [r3, #12]
 80011c6:	2201      	movs	r2, #1
 80011c8:	4619      	mov	r1, r3
 80011ca:	f001 fec5 	bl	8002f58 <HAL_GPIO_WritePin>

	if (status == 1) {
 80011ce:	7dfb      	ldrb	r3, [r7, #23]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d102      	bne.n	80011da <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 80011d4:	7cba      	ldrb	r2, [r7, #18]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	701a      	strb	r2, [r3, #0]

	}

	return status;
 80011da:	7dfb      	ldrb	r3, [r7, #23]

}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	460b      	mov	r3, r1
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 80011f2:	7afb      	ldrb	r3, [r7, #11]
 80011f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	753b      	strb	r3, [r7, #20]
 80011fc:	2300      	movs	r3, #0
 80011fe:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6898      	ldr	r0, [r3, #8]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	89db      	ldrh	r3, [r3, #14]
 8001208:	2200      	movs	r2, #0
 800120a:	4619      	mov	r1, r3
 800120c:	f001 fea4 	bl	8002f58 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	f107 0210 	add.w	r2, r7, #16
 8001218:	f107 0114 	add.w	r1, r7, #20
 800121c:	f04f 33ff 	mov.w	r3, #4294967295
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2302      	movs	r3, #2
 8001224:	f003 ff71 	bl	800510a <HAL_SPI_TransmitReceive>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	bf0c      	ite	eq
 800122e:	2301      	moveq	r3, #1
 8001230:	2300      	movne	r3, #0
 8001232:	b2db      	uxtb	r3, r3
 8001234:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6898      	ldr	r0, [r3, #8]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	89db      	ldrh	r3, [r3, #14]
 800123e:	2201      	movs	r2, #1
 8001240:	4619      	mov	r1, r3
 8001242:	f001 fe89 	bl	8002f58 <HAL_GPIO_WritePin>

	if (status == 1) {
 8001246:	7dfb      	ldrb	r3, [r7, #23]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d102      	bne.n	8001252 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 800124c:	7c7a      	ldrb	r2, [r7, #17]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8001252:	7dfb      	ldrb	r3, [r7, #23]

}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	460b      	mov	r3, r1
 8001266:	70fb      	strb	r3, [r7, #3]
 8001268:	4613      	mov	r3, r2
 800126a:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	733b      	strb	r3, [r7, #12]
 8001270:	78bb      	ldrb	r3, [r7, #2]
 8001272:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6858      	ldr	r0, [r3, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	899b      	ldrh	r3, [r3, #12]
 800127c:	2200      	movs	r2, #0
 800127e:	4619      	mov	r1, r3
 8001280:	f001 fe6a 	bl	8002f58 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6818      	ldr	r0, [r3, #0]
 8001288:	f107 010c 	add.w	r1, r7, #12
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	2202      	movs	r2, #2
 8001292:	f003 fdf6 	bl	8004e82 <HAL_SPI_Transmit>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	bf0c      	ite	eq
 800129c:	2301      	moveq	r3, #1
 800129e:	2300      	movne	r3, #0
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 80012a4:	bf00      	nop
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f004 faee 	bl	800588c <HAL_SPI_GetState>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d1f7      	bne.n	80012a6 <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6858      	ldr	r0, [r3, #4]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	899b      	ldrh	r3, [r3, #12]
 80012be:	2201      	movs	r2, #1
 80012c0:	4619      	mov	r1, r3
 80012c2:	f001 fe49 	bl	8002f58 <HAL_GPIO_WritePin>

	return status;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]

}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	70fb      	strb	r3, [r7, #3]
 80012dc:	4613      	mov	r3, r2
 80012de:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80012e0:	78fb      	ldrb	r3, [r7, #3]
 80012e2:	733b      	strb	r3, [r7, #12]
 80012e4:	78bb      	ldrb	r3, [r7, #2]
 80012e6:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6898      	ldr	r0, [r3, #8]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	89db      	ldrh	r3, [r3, #14]
 80012f0:	2200      	movs	r2, #0
 80012f2:	4619      	mov	r1, r3
 80012f4:	f001 fe30 	bl	8002f58 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6818      	ldr	r0, [r3, #0]
 80012fc:	f107 010c 	add.w	r1, r7, #12
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	2202      	movs	r2, #2
 8001306:	f003 fdbc 	bl	8004e82 <HAL_SPI_Transmit>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	bf0c      	ite	eq
 8001310:	2301      	moveq	r3, #1
 8001312:	2300      	movne	r3, #0
 8001314:	b2db      	uxtb	r3, r3
 8001316:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8001318:	bf00      	nop
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f004 fab4 	bl	800588c <HAL_SPI_GetState>
 8001324:	4603      	mov	r3, r0
 8001326:	2b01      	cmp	r3, #1
 8001328:	d1f7      	bne.n	800131a <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6898      	ldr	r0, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	89db      	ldrh	r3, [r3, #14]
 8001332:	2201      	movs	r2, #1
 8001334:	4619      	mov	r1, r3
 8001336:	f001 fe0f 	bl	8002f58 <HAL_GPIO_WritePin>

	return status;
 800133a:	7bfb      	ldrb	r3, [r7, #15]

}
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <BMI088_ReadAccelerometerDMA>:
/*
 *
 * DMA
 *
 */
uint8_t BMI088_ReadAccelerometerDMA(BMI088 *imu) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6858      	ldr	r0, [r3, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	899b      	ldrh	r3, [r3, #12]
 8001354:	2200      	movs	r2, #0
 8001356:	4619      	mov	r1, r3
 8001358:	f001 fdfe 	bl	8002f58 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->accTxBuf, (uint8_t *) imu->accRxBuf, 8) == HAL_OK) {
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6818      	ldr	r0, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f103 0112 	add.w	r1, r3, #18
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 800136c:	2308      	movs	r3, #8
 800136e:	f004 f875 	bl	800545c <HAL_SPI_TransmitReceive_DMA>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d104      	bne.n	8001382 <BMI088_ReadAccelerometerDMA+0x3e>

		imu->readingAcc = 1;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2201      	movs	r2, #1
 800137c:	741a      	strb	r2, [r3, #16]
		return 1;
 800137e:	2301      	movs	r3, #1
 8001380:	e008      	b.n	8001394 <BMI088_ReadAccelerometerDMA+0x50>

	} else {

		HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6858      	ldr	r0, [r3, #4]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	899b      	ldrh	r3, [r3, #12]
 800138a:	2201      	movs	r2, #1
 800138c:	4619      	mov	r1, r3
 800138e:	f001 fde3 	bl	8002f58 <HAL_GPIO_WritePin>
		return 0;
 8001392:	2300      	movs	r3, #0

	}

}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <BMI088_ReadAccelerometerDMA_Complete>:

void BMI088_ReadAccelerometerDMA_Complete(BMI088 *imu) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6858      	ldr	r0, [r3, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	899b      	ldrh	r3, [r3, #12]
 80013ac:	2201      	movs	r2, #1
 80013ae:	4619      	mov	r1, r3
 80013b0:	f001 fdd2 	bl	8002f58 <HAL_GPIO_WritePin>
	imu->readingAcc = 0;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	741a      	strb	r2, [r3, #16]

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((imu->accRxBuf[3] << 8) | imu->accRxBuf[2]);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	4313      	orrs	r3, r2
 80013d2:	81fb      	strh	r3, [r7, #14]
	int16_t accY = (int16_t) ((imu->accRxBuf[5] << 8) | imu->accRxBuf[4]);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	b21b      	sxth	r3, r3
 80013ea:	4313      	orrs	r3, r2
 80013ec:	81bb      	strh	r3, [r7, #12]
	int16_t accZ = (int16_t) ((imu->accRxBuf[7] << 8) | imu->accRxBuf[6]);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	b21a      	sxth	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8001400:	b2db      	uxtb	r3, r3
 8001402:	b21b      	sxth	r3, r3
 8001404:	4313      	orrs	r3, r2
 8001406:	817b      	strh	r3, [r7, #10]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800140e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001412:	ee07 3a90 	vmov	s15, r3
 8001416:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800141a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	imu->acc_mps2[1] = imu->accConversion * accY;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800142a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800142e:	ee07 3a90 	vmov	s15, r3
 8001432:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001446:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800144a:	ee07 3a90 	vmov	s15, r3
 800144e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

}
 800145c:	bf00      	nop
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <BMI088_ReadGyroscopeDMA>:

uint8_t BMI088_ReadGyroscopeDMA(BMI088 *imu) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6898      	ldr	r0, [r3, #8]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	89db      	ldrh	r3, [r3, #14]
 8001474:	2200      	movs	r2, #0
 8001476:	4619      	mov	r1, r3
 8001478:	f001 fd6e 	bl	8002f58 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive_DMA(imu->spiHandle, imu->gyrTxBuf, (uint8_t *) imu->gyrRxBuf, 7) == HAL_OK) {
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6818      	ldr	r0, [r3, #0]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f103 011a 	add.w	r1, r3, #26
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 800148c:	2307      	movs	r3, #7
 800148e:	f003 ffe5 	bl	800545c <HAL_SPI_TransmitReceive_DMA>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d104      	bne.n	80014a2 <BMI088_ReadGyroscopeDMA+0x3e>

		imu->readingGyr = 1;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	745a      	strb	r2, [r3, #17]
		return 1;
 800149e:	2301      	movs	r3, #1
 80014a0:	e008      	b.n	80014b4 <BMI088_ReadGyroscopeDMA+0x50>

	} else {

		HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6898      	ldr	r0, [r3, #8]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	89db      	ldrh	r3, [r3, #14]
 80014aa:	2201      	movs	r2, #1
 80014ac:	4619      	mov	r1, r3
 80014ae:	f001 fd53 	bl	8002f58 <HAL_GPIO_WritePin>
		return 0;
 80014b2:	2300      	movs	r3, #0

	}

}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <BMI088_ReadGyroscopeDMA_Complete>:

void BMI088_ReadGyroscopeDMA_Complete(BMI088 *imu) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6898      	ldr	r0, [r3, #8]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	89db      	ldrh	r3, [r3, #14]
 80014cc:	2201      	movs	r2, #1
 80014ce:	4619      	mov	r1, r3
 80014d0:	f001 fd42 	bl	8002f58 <HAL_GPIO_WritePin>
	imu->readingGyr = 0;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	745a      	strb	r2, [r3, #17]

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((imu->gyrRxBuf[2] << 8) | imu->gyrRxBuf[1]);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	4313      	orrs	r3, r2
 80014f2:	81fb      	strh	r3, [r7, #14]
	int16_t gyrY = (int16_t) ((imu->gyrRxBuf[4] << 8) | imu->gyrRxBuf[3]);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21a      	sxth	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001506:	b2db      	uxtb	r3, r3
 8001508:	b21b      	sxth	r3, r3
 800150a:	4313      	orrs	r3, r2
 800150c:	81bb      	strh	r3, [r7, #12]
	int16_t gyrZ = (int16_t) ((imu->gyrRxBuf[6] << 8) | imu->gyrRxBuf[5]);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8001514:	b2db      	uxtb	r3, r3
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	b21a      	sxth	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8001520:	b2db      	uxtb	r3, r3
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	817b      	strh	r3, [r7, #10]

	/* Convert to deg/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800152e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001532:	ee07 3a90 	vmov	s15, r3
 8001536:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800153a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 800154a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800154e:	ee07 3a90 	vmov	s15, r3
 8001552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001566:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

}
 800157c:	bf00      	nop
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <CalculateGyroBias>:
uint32_t prev_time;




void CalculateGyroBias(BMI088* imu, int samples) {
 8001584:	b480      	push	{r7}
 8001586:	b089      	sub	sp, #36	@ 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
    float bias[3] = {0};
 800158e:	f107 030c 	add.w	r3, r7, #12
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]

    for (int i = 0; i < samples; i++) {
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
 800159e:	e01d      	b.n	80015dc <CalculateGyroBias+0x58>
        bias[0] += imu->gyr_rps[0];
 80015a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 80015aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ae:	edc7 7a03 	vstr	s15, [r7, #12]
        bias[1] += imu->gyr_rps[1];
 80015b2:	ed97 7a04 	vldr	s14, [r7, #16]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80015bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c0:	edc7 7a04 	vstr	s15, [r7, #16]
        bias[2] += imu->gyr_rps[2];
 80015c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80015ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d2:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < samples; i++) {
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	3301      	adds	r3, #1
 80015da:	61fb      	str	r3, [r7, #28]
 80015dc:	69fa      	ldr	r2, [r7, #28]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dbdd      	blt.n	80015a0 <CalculateGyroBias+0x1c>
    }
    for (int i = 0; i < 3; i++) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]
 80015e8:	e016      	b.n	8001618 <CalculateGyroBias+0x94>
        gyro_bias[i] = bias[i] / samples;
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	3320      	adds	r3, #32
 80015f0:	443b      	add	r3, r7
 80015f2:	3b14      	subs	r3, #20
 80015f4:	edd3 6a00 	vldr	s13, [r3]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	ee07 3a90 	vmov	s15, r3
 80015fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001602:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001606:	4a09      	ldr	r2, [pc, #36]	@ (800162c <CalculateGyroBias+0xa8>)
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	3301      	adds	r3, #1
 8001616:	61bb      	str	r3, [r7, #24]
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2b02      	cmp	r3, #2
 800161c:	dde5      	ble.n	80015ea <CalculateGyroBias+0x66>

    /*char buffer[128];
    sprintf(buffer, "BIAS: X=%.2f, Y=%.2f, Z=%.2f\r\n", gyro_bias[0], gyro_bias[1], gyro_bias[2]);
    while(CDC_Transmit_FS((uint8_t *) buffer, strlen(buffer)) == HAL_BUSY);
	*/
}
 800161e:	bf00      	nop
 8001620:	bf00      	nop
 8001622:	3724      	adds	r7, #36	@ 0x24
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr
 800162c:	200002ec 	.word	0x200002ec

08001630 <EKF_Predict>:


void EKF_Predict(float dt, float gyro_data[3]) {
 8001630:	b480      	push	{r7}
 8001632:	b087      	sub	sp, #28
 8001634:	af00      	add	r7, sp, #0
 8001636:	ed87 0a01 	vstr	s0, [r7, #4]
 800163a:	6038      	str	r0, [r7, #0]
    float gx = gyro_data[0]; //- gyro_bias[0];
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	617b      	str	r3, [r7, #20]
    float gy = gyro_data[1] - gyro_bias[1];
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	3304      	adds	r3, #4
 8001646:	ed93 7a00 	vldr	s14, [r3]
 800164a:	4b21      	ldr	r3, [pc, #132]	@ (80016d0 <EKF_Predict+0xa0>)
 800164c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001650:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001654:	edc7 7a04 	vstr	s15, [r7, #16]
    float gz = gyro_data[2] - gyro_bias[2];
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	3308      	adds	r3, #8
 800165c:	ed93 7a00 	vldr	s14, [r3]
 8001660:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <EKF_Predict+0xa0>)
 8001662:	edd3 7a02 	vldr	s15, [r3, #8]
 8001666:	ee77 7a67 	vsub.f32	s15, s14, s15
 800166a:	edc7 7a03 	vstr	s15, [r7, #12]

    state[0] += gx * dt;
 800166e:	4b19      	ldr	r3, [pc, #100]	@ (80016d4 <EKF_Predict+0xa4>)
 8001670:	ed93 7a00 	vldr	s14, [r3]
 8001674:	edd7 6a05 	vldr	s13, [r7, #20]
 8001678:	edd7 7a01 	vldr	s15, [r7, #4]
 800167c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001684:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <EKF_Predict+0xa4>)
 8001686:	edc3 7a00 	vstr	s15, [r3]
    state[1] += gy * dt;
 800168a:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <EKF_Predict+0xa4>)
 800168c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001690:	edd7 6a04 	vldr	s13, [r7, #16]
 8001694:	edd7 7a01 	vldr	s15, [r7, #4]
 8001698:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800169c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a0:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <EKF_Predict+0xa4>)
 80016a2:	edc3 7a01 	vstr	s15, [r3, #4]
    state[2] += gz * dt;
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <EKF_Predict+0xa4>)
 80016a8:	ed93 7a02 	vldr	s14, [r3, #8]
 80016ac:	edd7 6a03 	vldr	s13, [r7, #12]
 80016b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <EKF_Predict+0xa4>)
 80016be:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80016c2:	bf00      	nop
 80016c4:	371c      	adds	r7, #28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	200002ec 	.word	0x200002ec
 80016d4:	200002e0 	.word	0x200002e0

080016d8 <EKF_Update>:



void EKF_Update(float accel_data[3])
{
 80016d8:	b5b0      	push	{r4, r5, r7, lr}
 80016da:	ed2d 8b02 	vpush	{d8}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    float accel_roll = atan2f(accel_data[1], accel_data[2]);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3304      	adds	r3, #4
 80016e8:	edd3 7a00 	vldr	s15, [r3]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3308      	adds	r3, #8
 80016f0:	ed93 7a00 	vldr	s14, [r3]
 80016f4:	eef0 0a47 	vmov.f32	s1, s14
 80016f8:	eeb0 0a67 	vmov.f32	s0, s15
 80016fc:	f00b f97c 	bl	800c9f8 <atan2f>
 8001700:	ed87 0a05 	vstr	s0, [r7, #20]
    float accel_pitch = atan2f(-accel_data[0], sqrtf(accel_data[1] * accel_data[1] + accel_data[2] * accel_data[2]));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	eeb1 8a67 	vneg.f32	s16, s15
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	3304      	adds	r3, #4
 8001712:	ed93 7a00 	vldr	s14, [r3]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3304      	adds	r3, #4
 800171a:	edd3 7a00 	vldr	s15, [r3]
 800171e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	3308      	adds	r3, #8
 8001726:	edd3 6a00 	vldr	s13, [r3]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3308      	adds	r3, #8
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800173a:	eeb0 0a67 	vmov.f32	s0, s15
 800173e:	f00b f95d 	bl	800c9fc <sqrtf>
 8001742:	eef0 7a40 	vmov.f32	s15, s0
 8001746:	eef0 0a67 	vmov.f32	s1, s15
 800174a:	eeb0 0a48 	vmov.f32	s0, s16
 800174e:	f00b f953 	bl	800c9f8 <atan2f>
 8001752:	ed87 0a04 	vstr	s0, [r7, #16]

    float y[2] = {accel_roll - state[0], accel_pitch - state[1]};
 8001756:	4b2e      	ldr	r3, [pc, #184]	@ (8001810 <EKF_Update+0x138>)
 8001758:	edd3 7a00 	vldr	s15, [r3]
 800175c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001760:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001764:	edc7 7a02 	vstr	s15, [r7, #8]
 8001768:	4b29      	ldr	r3, [pc, #164]	@ (8001810 <EKF_Update+0x138>)
 800176a:	edd3 7a01 	vldr	s15, [r3, #4]
 800176e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001772:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001776:	edc7 7a03 	vstr	s15, [r7, #12]

    state[0] += y[0] * 0.1;
 800177a:	4b25      	ldr	r3, [pc, #148]	@ (8001810 <EKF_Update+0x138>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4618      	mov	r0, r3
 8001780:	f7fe fee2 	bl	8000548 <__aeabi_f2d>
 8001784:	4604      	mov	r4, r0
 8001786:	460d      	mov	r5, r1
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe fedc 	bl	8000548 <__aeabi_f2d>
 8001790:	a31d      	add	r3, pc, #116	@ (adr r3, 8001808 <EKF_Update+0x130>)
 8001792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001796:	f7fe ff2f 	bl	80005f8 <__aeabi_dmul>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4620      	mov	r0, r4
 80017a0:	4629      	mov	r1, r5
 80017a2:	f7fe fd73 	bl	800028c <__adddf3>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	f7ff f9fb 	bl	8000ba8 <__aeabi_d2f>
 80017b2:	4603      	mov	r3, r0
 80017b4:	4a16      	ldr	r2, [pc, #88]	@ (8001810 <EKF_Update+0x138>)
 80017b6:	6013      	str	r3, [r2, #0]
    state[1] += y[1] * 0.1;
 80017b8:	4b15      	ldr	r3, [pc, #84]	@ (8001810 <EKF_Update+0x138>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fec3 	bl	8000548 <__aeabi_f2d>
 80017c2:	4604      	mov	r4, r0
 80017c4:	460d      	mov	r5, r1
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe febd 	bl	8000548 <__aeabi_f2d>
 80017ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8001808 <EKF_Update+0x130>)
 80017d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d4:	f7fe ff10 	bl	80005f8 <__aeabi_dmul>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4620      	mov	r0, r4
 80017de:	4629      	mov	r1, r5
 80017e0:	f7fe fd54 	bl	800028c <__adddf3>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4610      	mov	r0, r2
 80017ea:	4619      	mov	r1, r3
 80017ec:	f7ff f9dc 	bl	8000ba8 <__aeabi_d2f>
 80017f0:	4603      	mov	r3, r0
 80017f2:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <EKF_Update+0x138>)
 80017f4:	6053      	str	r3, [r2, #4]
}
 80017f6:	bf00      	nop
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	ecbd 8b02 	vpop	{d8}
 8001800:	bdb0      	pop	{r4, r5, r7, pc}
 8001802:	bf00      	nop
 8001804:	f3af 8000 	nop.w
 8001808:	9999999a 	.word	0x9999999a
 800180c:	3fb99999 	.word	0x3fb99999
 8001810:	200002e0 	.word	0x200002e0
 8001814:	00000000 	.word	0x00000000

08001818 <ProcessIMU>:


void ProcessIMU(float accel_data[3], float gyro_data[3])
{
 8001818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800181c:	b0ab      	sub	sp, #172	@ 0xac
 800181e:	af06      	add	r7, sp, #24
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
    uint32_t curr_time = HAL_GetTick();
 8001824:	f000 fd28 	bl	8002278 <HAL_GetTick>
 8001828:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    float dt = (curr_time - prev_time) / 1000.0f;
 800182c:	4b36      	ldr	r3, [pc, #216]	@ (8001908 <ProcessIMU+0xf0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	ee07 3a90 	vmov	s15, r3
 800183a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800183e:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800190c <ProcessIMU+0xf4>
 8001842:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001846:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    prev_time = curr_time;
 800184a:	4a2f      	ldr	r2, [pc, #188]	@ (8001908 <ProcessIMU+0xf0>)
 800184c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001850:	6013      	str	r3, [r2, #0]

    EKF_Predict(dt, gyro_data);
 8001852:	6838      	ldr	r0, [r7, #0]
 8001854:	ed97 0a22 	vldr	s0, [r7, #136]	@ 0x88
 8001858:	f7ff feea 	bl	8001630 <EKF_Predict>
    EKF_Update(accel_data);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ff3b 	bl	80016d8 <EKF_Update>

    char buffer[128];

    sprintf(buffer, "E,%lu,%.4f,%.4f,%.4f\r\n", HAL_GetTick(), state[0] * (180.0 / M_PI), state[1] * (180.0 / M_PI), state[2] * (180.0 / M_PI));
 8001862:	f000 fd09 	bl	8002278 <HAL_GetTick>
 8001866:	4606      	mov	r6, r0
 8001868:	4b29      	ldr	r3, [pc, #164]	@ (8001910 <ProcessIMU+0xf8>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4618      	mov	r0, r3
 800186e:	f7fe fe6b 	bl	8000548 <__aeabi_f2d>
 8001872:	a323      	add	r3, pc, #140	@ (adr r3, 8001900 <ProcessIMU+0xe8>)
 8001874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001878:	f7fe febe 	bl	80005f8 <__aeabi_dmul>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4614      	mov	r4, r2
 8001882:	461d      	mov	r5, r3
 8001884:	4b22      	ldr	r3, [pc, #136]	@ (8001910 <ProcessIMU+0xf8>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	4618      	mov	r0, r3
 800188a:	f7fe fe5d 	bl	8000548 <__aeabi_f2d>
 800188e:	a31c      	add	r3, pc, #112	@ (adr r3, 8001900 <ProcessIMU+0xe8>)
 8001890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001894:	f7fe feb0 	bl	80005f8 <__aeabi_dmul>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4690      	mov	r8, r2
 800189e:	4699      	mov	r9, r3
 80018a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <ProcessIMU+0xf8>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fe4f 	bl	8000548 <__aeabi_f2d>
 80018aa:	a315      	add	r3, pc, #84	@ (adr r3, 8001900 <ProcessIMU+0xe8>)
 80018ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b0:	f7fe fea2 	bl	80005f8 <__aeabi_dmul>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	f107 0008 	add.w	r0, r7, #8
 80018bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80018c0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80018c4:	e9cd 4500 	strd	r4, r5, [sp]
 80018c8:	4632      	mov	r2, r6
 80018ca:	4912      	ldr	r1, [pc, #72]	@ (8001914 <ProcessIMU+0xfc>)
 80018cc:	f008 ff68 	bl	800a7a0 <siprintf>
    while(CDC_Transmit_FS((uint8_t *) buffer, strlen(buffer)) == HAL_BUSY);
 80018d0:	bf00      	nop
 80018d2:	f107 0308 	add.w	r3, r7, #8
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fcca 	bl	8000270 <strlen>
 80018dc:	4602      	mov	r2, r0
 80018de:	f107 0308 	add.w	r3, r7, #8
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f007 fde5 	bl	80094b4 <CDC_Transmit_FS>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d0f0      	beq.n	80018d2 <ProcessIMU+0xba>
    /*
    sprintf(buffer, "Roll=%.2f, Pitch=%.2f, Yaw=%.2f\r\n", state[0] * (180.0 / M_PI), state[1] * (180.0 / M_PI), state[2] * (180.0 / M_PI));
    while(CDC_Transmit_FS((uint8_t *) buffer, strlen(buffer)) == HAL_BUSY);
	*/
}
 80018f0:	bf00      	nop
 80018f2:	bf00      	nop
 80018f4:	3794      	adds	r7, #148	@ 0x94
 80018f6:	46bd      	mov	sp, r7
 80018f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018fc:	f3af 8000 	nop.w
 8001900:	1a63c1f8 	.word	0x1a63c1f8
 8001904:	404ca5dc 	.word	0x404ca5dc
 8001908:	200002f8 	.word	0x200002f8
 800190c:	447a0000 	.word	0x447a0000
 8001910:	200002e0 	.word	0x200002e0
 8001914:	0800cd50 	.word	0x0800cd50

08001918 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char logBuf[128];

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{   // we have an interrupt
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == INT_ACC_Pin)
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	2b04      	cmp	r3, #4
 8001926:	d103      	bne.n	8001930 <HAL_GPIO_EXTI_Callback+0x18>
	{
		// we check if the interrupt pin is the accelerometer one
		BMI088_ReadAccelerometerDMA(&imu);	// if yes read from the DMA memory
 8001928:	4806      	ldr	r0, [pc, #24]	@ (8001944 <HAL_GPIO_EXTI_Callback+0x2c>)
 800192a:	f7ff fd0b 	bl	8001344 <BMI088_ReadAccelerometerDMA>
	else if(GPIO_Pin == INT_GYR_Pin)
	{
		// we check if the interrupt pin is the gyroscope one
		BMI088_ReadGyroscopeDMA(&imu);
	}
}
 800192e:	e005      	b.n	800193c <HAL_GPIO_EXTI_Callback+0x24>
	else if(GPIO_Pin == INT_GYR_Pin)
 8001930:	88fb      	ldrh	r3, [r7, #6]
 8001932:	2b08      	cmp	r3, #8
 8001934:	d102      	bne.n	800193c <HAL_GPIO_EXTI_Callback+0x24>
		BMI088_ReadGyroscopeDMA(&imu);
 8001936:	4803      	ldr	r0, [pc, #12]	@ (8001944 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001938:	f7ff fd94 	bl	8001464 <BMI088_ReadGyroscopeDMA>
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000414 	.word	0x20000414

08001948 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)		// It tells us that the transfer has been completed
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	if(hspi->Instance == SPI1)		// Check if it is the correct SPI (we want SPI1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a0a      	ldr	r2, [pc, #40]	@ (8001980 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d10d      	bne.n	8001976 <HAL_SPI_TxRxCpltCallback+0x2e>
	{
		if (imu.readingAcc)
 800195a:	4b0a      	ldr	r3, [pc, #40]	@ (8001984 <HAL_SPI_TxRxCpltCallback+0x3c>)
 800195c:	7c1b      	ldrb	r3, [r3, #16]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <HAL_SPI_TxRxCpltCallback+0x20>
		{
			BMI088_ReadAccelerometerDMA_Complete(&imu);
 8001962:	4808      	ldr	r0, [pc, #32]	@ (8001984 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001964:	f7ff fd1a 	bl	800139c <BMI088_ReadAccelerometerDMA_Complete>
		}

		if (imu.readingGyr)
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_SPI_TxRxCpltCallback+0x3c>)
 800196a:	7c5b      	ldrb	r3, [r3, #17]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d002      	beq.n	8001976 <HAL_SPI_TxRxCpltCallback+0x2e>
		{
			BMI088_ReadGyroscopeDMA_Complete(&imu);
 8001970:	4804      	ldr	r0, [pc, #16]	@ (8001984 <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001972:	f7ff fda3 	bl	80014bc <BMI088_ReadGyroscopeDMA_Complete>
		}
	}
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40013000 	.word	0x40013000
 8001984:	20000414 	.word	0x20000414

08001988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800198e:	f000 fc0d 	bl	80021ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001992:	f000 f851 	bl	8001a38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001996:	f000 f917 	bl	8001bc8 <MX_GPIO_Init>
  MX_DMA_Init();
 800199a:	f000 f8ed 	bl	8001b78 <MX_DMA_Init>
  MX_SPI1_Init();
 800199e:	f000 f8b5 	bl	8001b0c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80019a2:	f007 fcc9 	bl	8009338 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  //Init_BMI088();


  BMI088_Init(&imu, &hspi1, GPIOA, GPIO_PIN_4, GPIOC, GPIO_PIN_4);
 80019a6:	2310      	movs	r3, #16
 80019a8:	9301      	str	r3, [sp, #4]
 80019aa:	4b1c      	ldr	r3, [pc, #112]	@ (8001a1c <main+0x94>)
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2310      	movs	r3, #16
 80019b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a20 <main+0x98>)
 80019b2:	491c      	ldr	r1, [pc, #112]	@ (8001a24 <main+0x9c>)
 80019b4:	481c      	ldr	r0, [pc, #112]	@ (8001a28 <main+0xa0>)
 80019b6:	f7ff fabf 	bl	8000f38 <BMI088_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_Delay(2000);
 80019ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019be:	f000 fc67 	bl	8002290 <HAL_Delay>
  CalculateGyroBias(&imu, 500);
 80019c2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80019c6:	4818      	ldr	r0, [pc, #96]	@ (8001a28 <main+0xa0>)
 80019c8:	f7ff fddc 	bl	8001584 <CalculateGyroBias>
  HAL_Delay(2000);
 80019cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019d0:	f000 fc5e 	bl	8002290 <HAL_Delay>

  // Timers:
  uint32_t timerUSB = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	607b      	str	r3, [r7, #4]
  uint32_t timerToggle = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	603b      	str	r3, [r7, #0]

	  /*if(HAL_GetTick - timerUSB < 0)
		  timerUSB = 0;*/	// If the timerUSB


	  if ((HAL_GetTick() - timerUSB) >= SAMPLE_TIME_MS_USB)
 80019dc:	f000 fc4c 	bl	8002278 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b09      	cmp	r3, #9
 80019e8:	d9f8      	bls.n	80019dc <main+0x54>

		  /*sprintf(logBuf, "aX=%.3f,\taY=%.3f,\taZ=%.3f,\tgX=%.3f,\tgY=%.3f,\tgZ=%.3f\r\n", imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2],
															   imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2]);
		  CDC_Transmit_FS((uint8_t *) logBuf, strlen(logBuf));*/

		  ProcessIMU(imu.acc_mps2, imu.gyr_rps);
 80019ea:	4910      	ldr	r1, [pc, #64]	@ (8001a2c <main+0xa4>)
 80019ec:	4810      	ldr	r0, [pc, #64]	@ (8001a30 <main+0xa8>)
 80019ee:	f7ff ff13 	bl	8001818 <ProcessIMU>

		  if ((HAL_GetTick() - timerToggle) >= SAMPLE_TIME_MS_TOGGLE)
 80019f2:	f000 fc41 	bl	8002278 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d906      	bls.n	8001a12 <main+0x8a>
		  {
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8001a04:	2110      	movs	r1, #16
 8001a06:	480b      	ldr	r0, [pc, #44]	@ (8001a34 <main+0xac>)
 8001a08:	f001 fabf 	bl	8002f8a <HAL_GPIO_TogglePin>
				timerToggle = HAL_GetTick();
 8001a0c:	f000 fc34 	bl	8002278 <HAL_GetTick>
 8001a10:	6038      	str	r0, [r7, #0]
		  }

		  timerUSB = HAL_GetTick();
 8001a12:	f000 fc31 	bl	8002278 <HAL_GetTick>
 8001a16:	6078      	str	r0, [r7, #4]
	  if ((HAL_GetTick() - timerUSB) >= SAMPLE_TIME_MS_USB)
 8001a18:	e7e0      	b.n	80019dc <main+0x54>
 8001a1a:	bf00      	nop
 8001a1c:	40020800 	.word	0x40020800
 8001a20:	40020000 	.word	0x40020000
 8001a24:	200002fc 	.word	0x200002fc
 8001a28:	20000414 	.word	0x20000414
 8001a2c:	20000458 	.word	0x20000458
 8001a30:	2000044c 	.word	0x2000044c
 8001a34:	40020400 	.word	0x40020400

08001a38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b094      	sub	sp, #80	@ 0x50
 8001a3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a3e:	f107 0320 	add.w	r3, r7, #32
 8001a42:	2230      	movs	r2, #48	@ 0x30
 8001a44:	2100      	movs	r1, #0
 8001a46:	4618      	mov	r0, r3
 8001a48:	f008 ff0d 	bl	800a866 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	4b28      	ldr	r3, [pc, #160]	@ (8001b04 <SystemClock_Config+0xcc>)
 8001a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a64:	4a27      	ldr	r2, [pc, #156]	@ (8001b04 <SystemClock_Config+0xcc>)
 8001a66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6c:	4b25      	ldr	r3, [pc, #148]	@ (8001b04 <SystemClock_Config+0xcc>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	4b22      	ldr	r3, [pc, #136]	@ (8001b08 <SystemClock_Config+0xd0>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a21      	ldr	r2, [pc, #132]	@ (8001b08 <SystemClock_Config+0xd0>)
 8001a82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	4b1f      	ldr	r3, [pc, #124]	@ (8001b08 <SystemClock_Config+0xd0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a94:	2301      	movs	r3, #1
 8001a96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a98:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aa2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001aac:	23a8      	movs	r3, #168	@ 0xa8
 8001aae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ab4:	2307      	movs	r3, #7
 8001ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab8:	f107 0320 	add.w	r3, r7, #32
 8001abc:	4618      	mov	r0, r3
 8001abe:	f002 fce9 	bl	8004494 <HAL_RCC_OscConfig>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ac8:	f000 f924 	bl	8001d14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001acc:	230f      	movs	r3, #15
 8001ace:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ad8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001adc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ade:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	2105      	movs	r1, #5
 8001aea:	4618      	mov	r0, r3
 8001aec:	f002 ff4a 	bl	8004984 <HAL_RCC_ClockConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001af6:	f000 f90d 	bl	8001d14 <Error_Handler>
  }
}
 8001afa:	bf00      	nop
 8001afc:	3750      	adds	r7, #80	@ 0x50
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40007000 	.word	0x40007000

08001b0c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b10:	4b17      	ldr	r3, [pc, #92]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b12:	4a18      	ldr	r2, [pc, #96]	@ (8001b74 <MX_SPI1_Init+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b16:	4b16      	ldr	r3, [pc, #88]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b1e:	4b14      	ldr	r3, [pc, #80]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b24:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b2a:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b36:	4b0e      	ldr	r3, [pc, #56]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b3c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b40:	2210      	movs	r2, #16
 8001b42:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b50:	4b07      	ldr	r3, [pc, #28]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b56:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b58:	220a      	movs	r2, #10
 8001b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b5c:	4804      	ldr	r0, [pc, #16]	@ (8001b70 <MX_SPI1_Init+0x64>)
 8001b5e:	f003 f907 	bl	8004d70 <HAL_SPI_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b68:	f000 f8d4 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200002fc 	.word	0x200002fc
 8001b74:	40013000 	.word	0x40013000

08001b78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <MX_DMA_Init+0x4c>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	4a0f      	ldr	r2, [pc, #60]	@ (8001bc4 <MX_DMA_Init+0x4c>)
 8001b88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc4 <MX_DMA_Init+0x4c>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	2038      	movs	r0, #56	@ 0x38
 8001ba0:	f000 fc75 	bl	800248e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ba4:	2038      	movs	r0, #56	@ 0x38
 8001ba6:	f000 fc8e 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001baa:	2200      	movs	r2, #0
 8001bac:	2100      	movs	r1, #0
 8001bae:	203b      	movs	r0, #59	@ 0x3b
 8001bb0:	f000 fc6d 	bl	800248e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001bb4:	203b      	movs	r0, #59	@ 0x3b
 8001bb6:	f000 fc86 	bl	80024c6 <HAL_NVIC_EnableIRQ>

}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40023800 	.word	0x40023800

08001bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	@ 0x28
 8001bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
 8001bdc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
 8001be2:	4b48      	ldr	r3, [pc, #288]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a47      	ldr	r2, [pc, #284]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001be8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b45      	ldr	r3, [pc, #276]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
 8001bfe:	4b41      	ldr	r3, [pc, #260]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	4a40      	ldr	r2, [pc, #256]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c04:	f043 0304 	orr.w	r3, r3, #4
 8001c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0a:	4b3e      	ldr	r3, [pc, #248]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	f003 0304 	and.w	r3, r3, #4
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	60bb      	str	r3, [r7, #8]
 8001c1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	4a39      	ldr	r2, [pc, #228]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c26:	4b37      	ldr	r3, [pc, #220]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	60bb      	str	r3, [r7, #8]
 8001c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]
 8001c36:	4b33      	ldr	r3, [pc, #204]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c3c:	f043 0302 	orr.w	r3, r3, #2
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b30      	ldr	r3, [pc, #192]	@ (8001d04 <MX_GPIO_Init+0x13c>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	607b      	str	r3, [r7, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_NCS_GPIO_Port, ACC_NCS_Pin, GPIO_PIN_RESET);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2110      	movs	r1, #16
 8001c52:	482d      	ldr	r0, [pc, #180]	@ (8001d08 <MX_GPIO_Init+0x140>)
 8001c54:	f001 f980 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYR_NCS_GPIO_Port, GYR_NCS_Pin, GPIO_PIN_RESET);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2110      	movs	r1, #16
 8001c5c:	482b      	ldr	r0, [pc, #172]	@ (8001d0c <MX_GPIO_Init+0x144>)
 8001c5e:	f001 f97b 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2110      	movs	r1, #16
 8001c66:	482a      	ldr	r0, [pc, #168]	@ (8001d10 <MX_GPIO_Init+0x148>)
 8001c68:	f001 f976 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYR_Pin;
 8001c6c:	230c      	movs	r3, #12
 8001c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c70:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7a:	f107 0314 	add.w	r3, r7, #20
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4822      	ldr	r0, [pc, #136]	@ (8001d0c <MX_GPIO_Init+0x144>)
 8001c82:	f000 ffcd 	bl	8002c20 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_NCS_Pin */
  GPIO_InitStruct.Pin = ACC_NCS_Pin;
 8001c86:	2310      	movs	r3, #16
 8001c88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ACC_NCS_GPIO_Port, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	481a      	ldr	r0, [pc, #104]	@ (8001d08 <MX_GPIO_Init+0x140>)
 8001c9e:	f000 ffbf 	bl	8002c20 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYR_NCS_Pin */
  GPIO_InitStruct.Pin = GYR_NCS_Pin;
 8001ca2:	2310      	movs	r3, #16
 8001ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYR_NCS_GPIO_Port, &GPIO_InitStruct);
 8001cb2:	f107 0314 	add.w	r3, r7, #20
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4814      	ldr	r0, [pc, #80]	@ (8001d0c <MX_GPIO_Init+0x144>)
 8001cba:	f000 ffb1 	bl	8002c20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cbe:	2310      	movs	r3, #16
 8001cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480e      	ldr	r0, [pc, #56]	@ (8001d10 <MX_GPIO_Init+0x148>)
 8001cd6:	f000 ffa3 	bl	8002c20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2100      	movs	r1, #0
 8001cde:	2008      	movs	r0, #8
 8001ce0:	f000 fbd5 	bl	800248e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001ce4:	2008      	movs	r0, #8
 8001ce6:	f000 fbee 	bl	80024c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	2009      	movs	r0, #9
 8001cf0:	f000 fbcd 	bl	800248e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001cf4:	2009      	movs	r0, #9
 8001cf6:	f000 fbe6 	bl	80024c6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cfa:	bf00      	nop
 8001cfc:	3728      	adds	r7, #40	@ 0x28
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020000 	.word	0x40020000
 8001d0c:	40020800 	.word	0x40020800
 8001d10:	40020400 	.word	0x40020400

08001d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d18:	b672      	cpsid	i
}
 8001d1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <Error_Handler+0x8>

08001d20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
 8001d2a:	4b10      	ldr	r3, [pc, #64]	@ (8001d6c <HAL_MspInit+0x4c>)
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001d6c <HAL_MspInit+0x4c>)
 8001d30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d36:	4b0d      	ldr	r3, [pc, #52]	@ (8001d6c <HAL_MspInit+0x4c>)
 8001d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d3e:	607b      	str	r3, [r7, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	603b      	str	r3, [r7, #0]
 8001d46:	4b09      	ldr	r3, [pc, #36]	@ (8001d6c <HAL_MspInit+0x4c>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4a:	4a08      	ldr	r2, [pc, #32]	@ (8001d6c <HAL_MspInit+0x4c>)
 8001d4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_MspInit+0x4c>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d5a:	603b      	str	r3, [r7, #0]
 8001d5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800

08001d70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08a      	sub	sp, #40	@ 0x28
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a4c      	ldr	r2, [pc, #304]	@ (8001ec0 <HAL_SPI_MspInit+0x150>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	f040 8092 	bne.w	8001eb8 <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	4b4a      	ldr	r3, [pc, #296]	@ (8001ec4 <HAL_SPI_MspInit+0x154>)
 8001d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9c:	4a49      	ldr	r2, [pc, #292]	@ (8001ec4 <HAL_SPI_MspInit+0x154>)
 8001d9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001da2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001da4:	4b47      	ldr	r3, [pc, #284]	@ (8001ec4 <HAL_SPI_MspInit+0x154>)
 8001da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dac:	613b      	str	r3, [r7, #16]
 8001dae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	4b43      	ldr	r3, [pc, #268]	@ (8001ec4 <HAL_SPI_MspInit+0x154>)
 8001db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db8:	4a42      	ldr	r2, [pc, #264]	@ (8001ec4 <HAL_SPI_MspInit+0x154>)
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc0:	4b40      	ldr	r3, [pc, #256]	@ (8001ec4 <HAL_SPI_MspInit+0x154>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001dcc:	23e0      	movs	r3, #224	@ 0xe0
 8001dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ddc:	2305      	movs	r3, #5
 8001dde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de0:	f107 0314 	add.w	r3, r7, #20
 8001de4:	4619      	mov	r1, r3
 8001de6:	4838      	ldr	r0, [pc, #224]	@ (8001ec8 <HAL_SPI_MspInit+0x158>)
 8001de8:	f000 ff1a 	bl	8002c20 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001dec:	4b37      	ldr	r3, [pc, #220]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001dee:	4a38      	ldr	r2, [pc, #224]	@ (8001ed0 <HAL_SPI_MspInit+0x160>)
 8001df0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001df2:	4b36      	ldr	r3, [pc, #216]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001df4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001df8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dfa:	4b34      	ldr	r3, [pc, #208]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e00:	4b32      	ldr	r3, [pc, #200]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e06:	4b31      	ldr	r3, [pc, #196]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e0c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e14:	4b2d      	ldr	r3, [pc, #180]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001e20:	4b2a      	ldr	r3, [pc, #168]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e22:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e26:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e28:	4b28      	ldr	r3, [pc, #160]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001e2e:	4827      	ldr	r0, [pc, #156]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e30:	f000 fb64 	bl	80024fc <HAL_DMA_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001e3a:	f7ff ff6b 	bl	8001d14 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a22      	ldr	r2, [pc, #136]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e42:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001e44:	4a21      	ldr	r2, [pc, #132]	@ (8001ecc <HAL_SPI_MspInit+0x15c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001e4a:	4b22      	ldr	r3, [pc, #136]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e4c:	4a22      	ldr	r2, [pc, #136]	@ (8001ed8 <HAL_SPI_MspInit+0x168>)
 8001e4e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001e50:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e52:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001e56:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e58:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e5a:	2240      	movs	r2, #64	@ 0x40
 8001e5c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e6a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e72:	4b18      	ldr	r3, [pc, #96]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001e78:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e80:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e84:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e86:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e8c:	4811      	ldr	r0, [pc, #68]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001e8e:	f000 fb35 	bl	80024fc <HAL_DMA_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8001e98:	f7ff ff3c 	bl	8001d14 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001ea0:	649a      	str	r2, [r3, #72]	@ 0x48
 8001ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed4 <HAL_SPI_MspInit+0x164>)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2100      	movs	r1, #0
 8001eac:	2023      	movs	r0, #35	@ 0x23
 8001eae:	f000 faee 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001eb2:	2023      	movs	r0, #35	@ 0x23
 8001eb4:	f000 fb07 	bl	80024c6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001eb8:	bf00      	nop
 8001eba:	3728      	adds	r7, #40	@ 0x28
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40013000 	.word	0x40013000
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	40020000 	.word	0x40020000
 8001ecc:	20000354 	.word	0x20000354
 8001ed0:	40026410 	.word	0x40026410
 8001ed4:	200003b4 	.word	0x200003b4
 8001ed8:	40026458 	.word	0x40026458

08001edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <NMI_Handler+0x4>

08001ee4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <HardFault_Handler+0x4>

08001eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <MemManage_Handler+0x4>

08001ef4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <BusFault_Handler+0x4>

08001efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <UsageFault_Handler+0x4>

08001f04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr

08001f2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f32:	f000 f98d 	bl	8002250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_ACC_Pin);
 8001f3e:	2004      	movs	r0, #4
 8001f40:	f001 f83e 	bl	8002fc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GYR_Pin);
 8001f4c:	2008      	movs	r0, #8
 8001f4e:	f001 f837 	bl	8002fc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
	...

08001f58 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001f5c:	4802      	ldr	r0, [pc, #8]	@ (8001f68 <SPI1_IRQHandler+0x10>)
 8001f5e:	f003 fb79 	bl	8005654 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	200002fc 	.word	0x200002fc

08001f6c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001f70:	4802      	ldr	r0, [pc, #8]	@ (8001f7c <DMA2_Stream0_IRQHandler+0x10>)
 8001f72:	f000 fbeb 	bl	800274c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000354 	.word	0x20000354

08001f80 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001f84:	4802      	ldr	r0, [pc, #8]	@ (8001f90 <DMA2_Stream3_IRQHandler+0x10>)
 8001f86:	f000 fbe1 	bl	800274c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200003b4 	.word	0x200003b4

08001f94 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001f98:	4802      	ldr	r0, [pc, #8]	@ (8001fa4 <OTG_FS_IRQHandler+0x10>)
 8001f9a:	f001 f96d 	bl	8003278 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	2000194c 	.word	0x2000194c

08001fa8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  return 1;
 8001fac:	2301      	movs	r3, #1
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <_kill>:

int _kill(int pid, int sig)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fc2:	f008 fca3 	bl	800a90c <__errno>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2216      	movs	r2, #22
 8001fca:	601a      	str	r2, [r3, #0]
  return -1;
 8001fcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <_exit>:

void _exit (int status)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ffe7 	bl	8001fb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fea:	bf00      	nop
 8001fec:	e7fd      	b.n	8001fea <_exit+0x12>

08001fee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b086      	sub	sp, #24
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	e00a      	b.n	8002016 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002000:	f3af 8000 	nop.w
 8002004:	4601      	mov	r1, r0
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	1c5a      	adds	r2, r3, #1
 800200a:	60ba      	str	r2, [r7, #8]
 800200c:	b2ca      	uxtb	r2, r1
 800200e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	3301      	adds	r3, #1
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	429a      	cmp	r2, r3
 800201c:	dbf0      	blt.n	8002000 <_read+0x12>
  }

  return len;
 800201e:	687b      	ldr	r3, [r7, #4]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	e009      	b.n	800204e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	1c5a      	adds	r2, r3, #1
 800203e:	60ba      	str	r2, [r7, #8]
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	3301      	adds	r3, #1
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	429a      	cmp	r2, r3
 8002054:	dbf1      	blt.n	800203a <_write+0x12>
  }
  return len;
 8002056:	687b      	ldr	r3, [r7, #4]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <_close>:

int _close(int file)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002068:	f04f 33ff 	mov.w	r3, #4294967295
}
 800206c:	4618      	mov	r0, r3
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002088:	605a      	str	r2, [r3, #4]
  return 0;
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <_isatty>:

int _isatty(int file)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020a0:	2301      	movs	r3, #1
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b085      	sub	sp, #20
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	60f8      	str	r0, [r7, #12]
 80020b6:	60b9      	str	r1, [r7, #8]
 80020b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020d0:	4a14      	ldr	r2, [pc, #80]	@ (8002124 <_sbrk+0x5c>)
 80020d2:	4b15      	ldr	r3, [pc, #84]	@ (8002128 <_sbrk+0x60>)
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020dc:	4b13      	ldr	r3, [pc, #76]	@ (800212c <_sbrk+0x64>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d102      	bne.n	80020ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e4:	4b11      	ldr	r3, [pc, #68]	@ (800212c <_sbrk+0x64>)
 80020e6:	4a12      	ldr	r2, [pc, #72]	@ (8002130 <_sbrk+0x68>)
 80020e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ea:	4b10      	ldr	r3, [pc, #64]	@ (800212c <_sbrk+0x64>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d207      	bcs.n	8002108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f8:	f008 fc08 	bl	800a90c <__errno>
 80020fc:	4603      	mov	r3, r0
 80020fe:	220c      	movs	r2, #12
 8002100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295
 8002106:	e009      	b.n	800211c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002108:	4b08      	ldr	r3, [pc, #32]	@ (800212c <_sbrk+0x64>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210e:	4b07      	ldr	r3, [pc, #28]	@ (800212c <_sbrk+0x64>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4413      	add	r3, r2
 8002116:	4a05      	ldr	r2, [pc, #20]	@ (800212c <_sbrk+0x64>)
 8002118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800211a:	68fb      	ldr	r3, [r7, #12]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3718      	adds	r7, #24
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20020000 	.word	0x20020000
 8002128:	00000400 	.word	0x00000400
 800212c:	20000464 	.word	0x20000464
 8002130:	200021a0 	.word	0x200021a0

08002134 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002138:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <SystemInit+0x20>)
 800213a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800213e:	4a05      	ldr	r2, [pc, #20]	@ (8002154 <SystemInit+0x20>)
 8002140:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002144:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002158:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002190 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800215c:	f7ff ffea 	bl	8002134 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002160:	480c      	ldr	r0, [pc, #48]	@ (8002194 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002162:	490d      	ldr	r1, [pc, #52]	@ (8002198 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002164:	4a0d      	ldr	r2, [pc, #52]	@ (800219c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002166:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002168:	e002      	b.n	8002170 <LoopCopyDataInit>

0800216a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800216a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800216c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800216e:	3304      	adds	r3, #4

08002170 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002170:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002172:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002174:	d3f9      	bcc.n	800216a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002176:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002178:	4c0a      	ldr	r4, [pc, #40]	@ (80021a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800217a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800217c:	e001      	b.n	8002182 <LoopFillZerobss>

0800217e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800217e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002180:	3204      	adds	r2, #4

08002182 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002182:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002184:	d3fb      	bcc.n	800217e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002186:	f008 fbc7 	bl	800a918 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800218a:	f7ff fbfd 	bl	8001988 <main>
  bx  lr    
 800218e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002190:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002194:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002198:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 800219c:	0800d180 	.word	0x0800d180
  ldr r2, =_sbss
 80021a0:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 80021a4:	2000219c 	.word	0x2000219c

080021a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a8:	e7fe      	b.n	80021a8 <ADC_IRQHandler>
	...

080021ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021b0:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <HAL_Init+0x40>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a0d      	ldr	r2, [pc, #52]	@ (80021ec <HAL_Init+0x40>)
 80021b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021bc:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <HAL_Init+0x40>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a0a      	ldr	r2, [pc, #40]	@ (80021ec <HAL_Init+0x40>)
 80021c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c8:	4b08      	ldr	r3, [pc, #32]	@ (80021ec <HAL_Init+0x40>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a07      	ldr	r2, [pc, #28]	@ (80021ec <HAL_Init+0x40>)
 80021ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d4:	2003      	movs	r0, #3
 80021d6:	f000 f94f 	bl	8002478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021da:	200f      	movs	r0, #15
 80021dc:	f000 f808 	bl	80021f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021e0:	f7ff fd9e 	bl	8001d20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40023c00 	.word	0x40023c00

080021f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021f8:	4b12      	ldr	r3, [pc, #72]	@ (8002244 <HAL_InitTick+0x54>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4b12      	ldr	r3, [pc, #72]	@ (8002248 <HAL_InitTick+0x58>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	4619      	mov	r1, r3
 8002202:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002206:	fbb3 f3f1 	udiv	r3, r3, r1
 800220a:	fbb2 f3f3 	udiv	r3, r2, r3
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f967 	bl	80024e2 <HAL_SYSTICK_Config>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e00e      	b.n	800223c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b0f      	cmp	r3, #15
 8002222:	d80a      	bhi.n	800223a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002224:	2200      	movs	r2, #0
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	f04f 30ff 	mov.w	r0, #4294967295
 800222c:	f000 f92f 	bl	800248e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002230:	4a06      	ldr	r2, [pc, #24]	@ (800224c <HAL_InitTick+0x5c>)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	e000      	b.n	800223c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	20000000 	.word	0x20000000
 8002248:	20000008 	.word	0x20000008
 800224c:	20000004 	.word	0x20000004

08002250 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002254:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <HAL_IncTick+0x20>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	461a      	mov	r2, r3
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <HAL_IncTick+0x24>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4413      	add	r3, r2
 8002260:	4a04      	ldr	r2, [pc, #16]	@ (8002274 <HAL_IncTick+0x24>)
 8002262:	6013      	str	r3, [r2, #0]
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	20000008 	.word	0x20000008
 8002274:	20000468 	.word	0x20000468

08002278 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return uwTick;
 800227c:	4b03      	ldr	r3, [pc, #12]	@ (800228c <HAL_GetTick+0x14>)
 800227e:	681b      	ldr	r3, [r3, #0]
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	20000468 	.word	0x20000468

08002290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002298:	f7ff ffee 	bl	8002278 <HAL_GetTick>
 800229c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a8:	d005      	beq.n	80022b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022aa:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <HAL_Delay+0x44>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	461a      	mov	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4413      	add	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022b6:	bf00      	nop
 80022b8:	f7ff ffde 	bl	8002278 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d8f7      	bhi.n	80022b8 <HAL_Delay+0x28>
  {
  }
}
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000008 	.word	0x20000008

080022d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <__NVIC_SetPriorityGrouping+0x44>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ee:	68ba      	ldr	r2, [r7, #8]
 80022f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022f4:	4013      	ands	r3, r2
 80022f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002300:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002304:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800230a:	4a04      	ldr	r2, [pc, #16]	@ (800231c <__NVIC_SetPriorityGrouping+0x44>)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	60d3      	str	r3, [r2, #12]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000ed00 	.word	0xe000ed00

08002320 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002324:	4b04      	ldr	r3, [pc, #16]	@ (8002338 <__NVIC_GetPriorityGrouping+0x18>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	0a1b      	lsrs	r3, r3, #8
 800232a:	f003 0307 	and.w	r3, r3, #7
}
 800232e:	4618      	mov	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234a:	2b00      	cmp	r3, #0
 800234c:	db0b      	blt.n	8002366 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	f003 021f 	and.w	r2, r3, #31
 8002354:	4907      	ldr	r1, [pc, #28]	@ (8002374 <__NVIC_EnableIRQ+0x38>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	095b      	lsrs	r3, r3, #5
 800235c:	2001      	movs	r0, #1
 800235e:	fa00 f202 	lsl.w	r2, r0, r2
 8002362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	e000e100 	.word	0xe000e100

08002378 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	6039      	str	r1, [r7, #0]
 8002382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002388:	2b00      	cmp	r3, #0
 800238a:	db0a      	blt.n	80023a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	b2da      	uxtb	r2, r3
 8002390:	490c      	ldr	r1, [pc, #48]	@ (80023c4 <__NVIC_SetPriority+0x4c>)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	0112      	lsls	r2, r2, #4
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	440b      	add	r3, r1
 800239c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023a0:	e00a      	b.n	80023b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	4908      	ldr	r1, [pc, #32]	@ (80023c8 <__NVIC_SetPriority+0x50>)
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	3b04      	subs	r3, #4
 80023b0:	0112      	lsls	r2, r2, #4
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	440b      	add	r3, r1
 80023b6:	761a      	strb	r2, [r3, #24]
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	e000e100 	.word	0xe000e100
 80023c8:	e000ed00 	.word	0xe000ed00

080023cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b089      	sub	sp, #36	@ 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f1c3 0307 	rsb	r3, r3, #7
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	bf28      	it	cs
 80023ea:	2304      	movcs	r3, #4
 80023ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	3304      	adds	r3, #4
 80023f2:	2b06      	cmp	r3, #6
 80023f4:	d902      	bls.n	80023fc <NVIC_EncodePriority+0x30>
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	3b03      	subs	r3, #3
 80023fa:	e000      	b.n	80023fe <NVIC_EncodePriority+0x32>
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002400:	f04f 32ff 	mov.w	r2, #4294967295
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43da      	mvns	r2, r3
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	401a      	ands	r2, r3
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002414:	f04f 31ff 	mov.w	r1, #4294967295
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	fa01 f303 	lsl.w	r3, r1, r3
 800241e:	43d9      	mvns	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002424:	4313      	orrs	r3, r2
         );
}
 8002426:	4618      	mov	r0, r3
 8002428:	3724      	adds	r7, #36	@ 0x24
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
	...

08002434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002444:	d301      	bcc.n	800244a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002446:	2301      	movs	r3, #1
 8002448:	e00f      	b.n	800246a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <SysTick_Config+0x40>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3b01      	subs	r3, #1
 8002450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002452:	210f      	movs	r1, #15
 8002454:	f04f 30ff 	mov.w	r0, #4294967295
 8002458:	f7ff ff8e 	bl	8002378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800245c:	4b05      	ldr	r3, [pc, #20]	@ (8002474 <SysTick_Config+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002462:	4b04      	ldr	r3, [pc, #16]	@ (8002474 <SysTick_Config+0x40>)
 8002464:	2207      	movs	r2, #7
 8002466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	e000e010 	.word	0xe000e010

08002478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ff29 	bl	80022d8 <__NVIC_SetPriorityGrouping>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
 800249a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a0:	f7ff ff3e 	bl	8002320 <__NVIC_GetPriorityGrouping>
 80024a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff8e 	bl	80023cc <NVIC_EncodePriority>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff5d 	bl	8002378 <__NVIC_SetPriority>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff31 	bl	800233c <__NVIC_EnableIRQ>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffa2 	bl	8002434 <SysTick_Config>
 80024f0:	4603      	mov	r3, r0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002504:	2300      	movs	r3, #0
 8002506:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002508:	f7ff feb6 	bl	8002278 <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e099      	b.n	800264c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2202      	movs	r2, #2
 800251c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 0201 	bic.w	r2, r2, #1
 8002536:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002538:	e00f      	b.n	800255a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800253a:	f7ff fe9d 	bl	8002278 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b05      	cmp	r3, #5
 8002546:	d908      	bls.n	800255a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2220      	movs	r2, #32
 800254c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2203      	movs	r2, #3
 8002552:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e078      	b.n	800264c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1e8      	bne.n	800253a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	4b38      	ldr	r3, [pc, #224]	@ (8002654 <HAL_DMA_Init+0x158>)
 8002574:	4013      	ands	r3, r2
 8002576:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002586:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002592:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800259e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b0:	2b04      	cmp	r3, #4
 80025b2:	d107      	bne.n	80025c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025bc:	4313      	orrs	r3, r2
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	f023 0307 	bic.w	r3, r3, #7
 80025da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	d117      	bne.n	800261e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00e      	beq.n	800261e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 fa91 	bl	8002b28 <DMA_CheckFifoParam>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d008      	beq.n	800261e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2240      	movs	r2, #64	@ 0x40
 8002610:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800261a:	2301      	movs	r3, #1
 800261c:	e016      	b.n	800264c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 fa48 	bl	8002abc <DMA_CalcBaseAndBitshift>
 800262c:	4603      	mov	r3, r0
 800262e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002634:	223f      	movs	r2, #63	@ 0x3f
 8002636:	409a      	lsls	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2201      	movs	r2, #1
 8002646:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	f010803f 	.word	0xf010803f

08002658 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002676:	2b01      	cmp	r3, #1
 8002678:	d101      	bne.n	800267e <HAL_DMA_Start_IT+0x26>
 800267a:	2302      	movs	r3, #2
 800267c:	e040      	b.n	8002700 <HAL_DMA_Start_IT+0xa8>
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b01      	cmp	r3, #1
 8002690:	d12f      	bne.n	80026f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2202      	movs	r2, #2
 8002696:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f9da 	bl	8002a60 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b0:	223f      	movs	r2, #63	@ 0x3f
 80026b2:	409a      	lsls	r2, r3
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 0216 	orr.w	r2, r2, #22
 80026c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d007      	beq.n	80026e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f042 0208 	orr.w	r2, r2, #8
 80026de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0201 	orr.w	r2, r2, #1
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	e005      	b.n	80026fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80026fa:	2302      	movs	r3, #2
 80026fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80026fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3718      	adds	r7, #24
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d004      	beq.n	8002726 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2280      	movs	r2, #128	@ 0x80
 8002720:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e00c      	b.n	8002740 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2205      	movs	r2, #5
 800272a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f022 0201 	bic.w	r2, r2, #1
 800273c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002758:	4b8e      	ldr	r3, [pc, #568]	@ (8002994 <HAL_DMA_IRQHandler+0x248>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a8e      	ldr	r2, [pc, #568]	@ (8002998 <HAL_DMA_IRQHandler+0x24c>)
 800275e:	fba2 2303 	umull	r2, r3, r2, r3
 8002762:	0a9b      	lsrs	r3, r3, #10
 8002764:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800276a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002776:	2208      	movs	r2, #8
 8002778:	409a      	lsls	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4013      	ands	r3, r2
 800277e:	2b00      	cmp	r3, #0
 8002780:	d01a      	beq.n	80027b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0304 	and.w	r3, r3, #4
 800278c:	2b00      	cmp	r3, #0
 800278e:	d013      	beq.n	80027b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f022 0204 	bic.w	r2, r2, #4
 800279e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a4:	2208      	movs	r2, #8
 80027a6:	409a      	lsls	r2, r3
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b0:	f043 0201 	orr.w	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027bc:	2201      	movs	r2, #1
 80027be:	409a      	lsls	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d012      	beq.n	80027ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	695b      	ldr	r3, [r3, #20]
 80027ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00b      	beq.n	80027ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027da:	2201      	movs	r2, #1
 80027dc:	409a      	lsls	r2, r3
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e6:	f043 0202 	orr.w	r2, r3, #2
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f2:	2204      	movs	r2, #4
 80027f4:	409a      	lsls	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	4013      	ands	r3, r2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d012      	beq.n	8002824 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00b      	beq.n	8002824 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002810:	2204      	movs	r2, #4
 8002812:	409a      	lsls	r2, r3
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281c:	f043 0204 	orr.w	r2, r3, #4
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002828:	2210      	movs	r2, #16
 800282a:	409a      	lsls	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4013      	ands	r3, r2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d043      	beq.n	80028bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0308 	and.w	r3, r3, #8
 800283e:	2b00      	cmp	r3, #0
 8002840:	d03c      	beq.n	80028bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002846:	2210      	movs	r2, #16
 8002848:	409a      	lsls	r2, r3
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d018      	beq.n	800288e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d108      	bne.n	800287c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286e:	2b00      	cmp	r3, #0
 8002870:	d024      	beq.n	80028bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	4798      	blx	r3
 800287a:	e01f      	b.n	80028bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002880:	2b00      	cmp	r3, #0
 8002882:	d01b      	beq.n	80028bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	4798      	blx	r3
 800288c:	e016      	b.n	80028bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d107      	bne.n	80028ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 0208 	bic.w	r2, r2, #8
 80028aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d003      	beq.n	80028bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028c0:	2220      	movs	r2, #32
 80028c2:	409a      	lsls	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4013      	ands	r3, r2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 808f 	beq.w	80029ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0310 	and.w	r3, r3, #16
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f000 8087 	beq.w	80029ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e2:	2220      	movs	r2, #32
 80028e4:	409a      	lsls	r2, r3
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b05      	cmp	r3, #5
 80028f4:	d136      	bne.n	8002964 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0216 	bic.w	r2, r2, #22
 8002904:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	695a      	ldr	r2, [r3, #20]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002914:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291a:	2b00      	cmp	r3, #0
 800291c:	d103      	bne.n	8002926 <HAL_DMA_IRQHandler+0x1da>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002922:	2b00      	cmp	r3, #0
 8002924:	d007      	beq.n	8002936 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f022 0208 	bic.w	r2, r2, #8
 8002934:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293a:	223f      	movs	r2, #63	@ 0x3f
 800293c:	409a      	lsls	r2, r3
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002956:	2b00      	cmp	r3, #0
 8002958:	d07e      	beq.n	8002a58 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	4798      	blx	r3
        }
        return;
 8002962:	e079      	b.n	8002a58 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d01d      	beq.n	80029ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d10d      	bne.n	800299c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002984:	2b00      	cmp	r3, #0
 8002986:	d031      	beq.n	80029ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	4798      	blx	r3
 8002990:	e02c      	b.n	80029ec <HAL_DMA_IRQHandler+0x2a0>
 8002992:	bf00      	nop
 8002994:	20000000 	.word	0x20000000
 8002998:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d023      	beq.n	80029ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	4798      	blx	r3
 80029ac:	e01e      	b.n	80029ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d10f      	bne.n	80029dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0210 	bic.w	r2, r2, #16
 80029ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d032      	beq.n	8002a5a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d022      	beq.n	8002a46 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2205      	movs	r2, #5
 8002a04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0201 	bic.w	r2, r2, #1
 8002a16:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d307      	bcc.n	8002a34 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f2      	bne.n	8002a18 <HAL_DMA_IRQHandler+0x2cc>
 8002a32:	e000      	b.n	8002a36 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a34:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d005      	beq.n	8002a5a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	4798      	blx	r3
 8002a56:	e000      	b.n	8002a5a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a58:	bf00      	nop
    }
  }
}
 8002a5a:	3718      	adds	r7, #24
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
 8002a6c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a7c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	683a      	ldr	r2, [r7, #0]
 8002a84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	2b40      	cmp	r3, #64	@ 0x40
 8002a8c:	d108      	bne.n	8002aa0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68ba      	ldr	r2, [r7, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a9e:	e007      	b.n	8002ab0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	60da      	str	r2, [r3, #12]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	3b10      	subs	r3, #16
 8002acc:	4a14      	ldr	r2, [pc, #80]	@ (8002b20 <DMA_CalcBaseAndBitshift+0x64>)
 8002ace:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad2:	091b      	lsrs	r3, r3, #4
 8002ad4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ad6:	4a13      	ldr	r2, [pc, #76]	@ (8002b24 <DMA_CalcBaseAndBitshift+0x68>)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	4413      	add	r3, r2
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d909      	bls.n	8002afe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002af2:	f023 0303 	bic.w	r3, r3, #3
 8002af6:	1d1a      	adds	r2, r3, #4
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	659a      	str	r2, [r3, #88]	@ 0x58
 8002afc:	e007      	b.n	8002b0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b06:	f023 0303 	bic.w	r3, r3, #3
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	aaaaaaab 	.word	0xaaaaaaab
 8002b24:	0800cdc0 	.word	0x0800cdc0

08002b28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d11f      	bne.n	8002b82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d856      	bhi.n	8002bf6 <DMA_CheckFifoParam+0xce>
 8002b48:	a201      	add	r2, pc, #4	@ (adr r2, 8002b50 <DMA_CheckFifoParam+0x28>)
 8002b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b4e:	bf00      	nop
 8002b50:	08002b61 	.word	0x08002b61
 8002b54:	08002b73 	.word	0x08002b73
 8002b58:	08002b61 	.word	0x08002b61
 8002b5c:	08002bf7 	.word	0x08002bf7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d046      	beq.n	8002bfa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b70:	e043      	b.n	8002bfa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b76:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b7a:	d140      	bne.n	8002bfe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b80:	e03d      	b.n	8002bfe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b8a:	d121      	bne.n	8002bd0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b03      	cmp	r3, #3
 8002b90:	d837      	bhi.n	8002c02 <DMA_CheckFifoParam+0xda>
 8002b92:	a201      	add	r2, pc, #4	@ (adr r2, 8002b98 <DMA_CheckFifoParam+0x70>)
 8002b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b98:	08002ba9 	.word	0x08002ba9
 8002b9c:	08002baf 	.word	0x08002baf
 8002ba0:	08002ba9 	.word	0x08002ba9
 8002ba4:	08002bc1 	.word	0x08002bc1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	73fb      	strb	r3, [r7, #15]
      break;
 8002bac:	e030      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d025      	beq.n	8002c06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bbe:	e022      	b.n	8002c06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bc8:	d11f      	bne.n	8002c0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002bce:	e01c      	b.n	8002c0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d903      	bls.n	8002bde <DMA_CheckFifoParam+0xb6>
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d003      	beq.n	8002be4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bdc:	e018      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	73fb      	strb	r3, [r7, #15]
      break;
 8002be2:	e015      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00e      	beq.n	8002c0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	73fb      	strb	r3, [r7, #15]
      break;
 8002bf4:	e00b      	b.n	8002c0e <DMA_CheckFifoParam+0xe6>
      break;
 8002bf6:	bf00      	nop
 8002bf8:	e00a      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002bfa:	bf00      	nop
 8002bfc:	e008      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002bfe:	bf00      	nop
 8002c00:	e006      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002c02:	bf00      	nop
 8002c04:	e004      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002c06:	bf00      	nop
 8002c08:	e002      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c0a:	bf00      	nop
 8002c0c:	e000      	b.n	8002c10 <DMA_CheckFifoParam+0xe8>
      break;
 8002c0e:	bf00      	nop
    }
  } 
  
  return status; 
 8002c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop

08002c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b089      	sub	sp, #36	@ 0x24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c32:	2300      	movs	r3, #0
 8002c34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c36:	2300      	movs	r3, #0
 8002c38:	61fb      	str	r3, [r7, #28]
 8002c3a:	e16b      	b.n	8002f14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	f040 815a 	bne.w	8002f0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f003 0303 	and.w	r3, r3, #3
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d005      	beq.n	8002c72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d130      	bne.n	8002cd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	2203      	movs	r2, #3
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	43db      	mvns	r3, r3
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	4013      	ands	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	fa02 f303 	lsl.w	r3, r2, r3
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69ba      	ldr	r2, [r7, #24]
 8002ca0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ca8:	2201      	movs	r2, #1
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	091b      	lsrs	r3, r3, #4
 8002cbe:	f003 0201 	and.w	r2, r3, #1
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	69ba      	ldr	r2, [r7, #24]
 8002cd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	d017      	beq.n	8002d10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	2203      	movs	r2, #3
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	43db      	mvns	r3, r3
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d123      	bne.n	8002d64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	08da      	lsrs	r2, r3, #3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3208      	adds	r2, #8
 8002d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	220f      	movs	r2, #15
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	08da      	lsrs	r2, r3, #3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3208      	adds	r2, #8
 8002d5e:	69b9      	ldr	r1, [r7, #24]
 8002d60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	2203      	movs	r2, #3
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 0203 	and.w	r2, r3, #3
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 80b4 	beq.w	8002f0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	4b60      	ldr	r3, [pc, #384]	@ (8002f2c <HAL_GPIO_Init+0x30c>)
 8002dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dae:	4a5f      	ldr	r2, [pc, #380]	@ (8002f2c <HAL_GPIO_Init+0x30c>)
 8002db0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002db4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002db6:	4b5d      	ldr	r3, [pc, #372]	@ (8002f2c <HAL_GPIO_Init+0x30c>)
 8002db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dc2:	4a5b      	ldr	r2, [pc, #364]	@ (8002f30 <HAL_GPIO_Init+0x310>)
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	089b      	lsrs	r3, r3, #2
 8002dc8:	3302      	adds	r3, #2
 8002dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	f003 0303 	and.w	r3, r3, #3
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	220f      	movs	r2, #15
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43db      	mvns	r3, r3
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	4013      	ands	r3, r2
 8002de4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a52      	ldr	r2, [pc, #328]	@ (8002f34 <HAL_GPIO_Init+0x314>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d02b      	beq.n	8002e46 <HAL_GPIO_Init+0x226>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a51      	ldr	r2, [pc, #324]	@ (8002f38 <HAL_GPIO_Init+0x318>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d025      	beq.n	8002e42 <HAL_GPIO_Init+0x222>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a50      	ldr	r2, [pc, #320]	@ (8002f3c <HAL_GPIO_Init+0x31c>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d01f      	beq.n	8002e3e <HAL_GPIO_Init+0x21e>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a4f      	ldr	r2, [pc, #316]	@ (8002f40 <HAL_GPIO_Init+0x320>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d019      	beq.n	8002e3a <HAL_GPIO_Init+0x21a>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a4e      	ldr	r2, [pc, #312]	@ (8002f44 <HAL_GPIO_Init+0x324>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d013      	beq.n	8002e36 <HAL_GPIO_Init+0x216>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a4d      	ldr	r2, [pc, #308]	@ (8002f48 <HAL_GPIO_Init+0x328>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d00d      	beq.n	8002e32 <HAL_GPIO_Init+0x212>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a4c      	ldr	r2, [pc, #304]	@ (8002f4c <HAL_GPIO_Init+0x32c>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d007      	beq.n	8002e2e <HAL_GPIO_Init+0x20e>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a4b      	ldr	r2, [pc, #300]	@ (8002f50 <HAL_GPIO_Init+0x330>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d101      	bne.n	8002e2a <HAL_GPIO_Init+0x20a>
 8002e26:	2307      	movs	r3, #7
 8002e28:	e00e      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e2a:	2308      	movs	r3, #8
 8002e2c:	e00c      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e2e:	2306      	movs	r3, #6
 8002e30:	e00a      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e32:	2305      	movs	r3, #5
 8002e34:	e008      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e36:	2304      	movs	r3, #4
 8002e38:	e006      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e004      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e002      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e42:	2301      	movs	r3, #1
 8002e44:	e000      	b.n	8002e48 <HAL_GPIO_Init+0x228>
 8002e46:	2300      	movs	r3, #0
 8002e48:	69fa      	ldr	r2, [r7, #28]
 8002e4a:	f002 0203 	and.w	r2, r2, #3
 8002e4e:	0092      	lsls	r2, r2, #2
 8002e50:	4093      	lsls	r3, r2
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e58:	4935      	ldr	r1, [pc, #212]	@ (8002f30 <HAL_GPIO_Init+0x310>)
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	089b      	lsrs	r3, r3, #2
 8002e5e:	3302      	adds	r3, #2
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e66:	4b3b      	ldr	r3, [pc, #236]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	4013      	ands	r3, r2
 8002e74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e8a:	4a32      	ldr	r2, [pc, #200]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e90:	4b30      	ldr	r3, [pc, #192]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d003      	beq.n	8002eb4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002eb4:	4a27      	ldr	r2, [pc, #156]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002eba:	4b26      	ldr	r3, [pc, #152]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ede:	4a1d      	ldr	r2, [pc, #116]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d003      	beq.n	8002f08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f08:	4a12      	ldr	r2, [pc, #72]	@ (8002f54 <HAL_GPIO_Init+0x334>)
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	3301      	adds	r3, #1
 8002f12:	61fb      	str	r3, [r7, #28]
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	2b0f      	cmp	r3, #15
 8002f18:	f67f ae90 	bls.w	8002c3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f1c:	bf00      	nop
 8002f1e:	bf00      	nop
 8002f20:	3724      	adds	r7, #36	@ 0x24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	40013800 	.word	0x40013800
 8002f34:	40020000 	.word	0x40020000
 8002f38:	40020400 	.word	0x40020400
 8002f3c:	40020800 	.word	0x40020800
 8002f40:	40020c00 	.word	0x40020c00
 8002f44:	40021000 	.word	0x40021000
 8002f48:	40021400 	.word	0x40021400
 8002f4c:	40021800 	.word	0x40021800
 8002f50:	40021c00 	.word	0x40021c00
 8002f54:	40013c00 	.word	0x40013c00

08002f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	460b      	mov	r3, r1
 8002f62:	807b      	strh	r3, [r7, #2]
 8002f64:	4613      	mov	r3, r2
 8002f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f68:	787b      	ldrb	r3, [r7, #1]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f6e:	887a      	ldrh	r2, [r7, #2]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f74:	e003      	b.n	8002f7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f76:	887b      	ldrh	r3, [r7, #2]
 8002f78:	041a      	lsls	r2, r3, #16
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	619a      	str	r2, [r3, #24]
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b085      	sub	sp, #20
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	460b      	mov	r3, r1
 8002f94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f9c:	887a      	ldrh	r2, [r7, #2]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	041a      	lsls	r2, r3, #16
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	43d9      	mvns	r1, r3
 8002fa8:	887b      	ldrh	r3, [r7, #2]
 8002faa:	400b      	ands	r3, r1
 8002fac:	431a      	orrs	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	619a      	str	r2, [r3, #24]
}
 8002fb2:	bf00      	nop
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002fca:	4b08      	ldr	r3, [pc, #32]	@ (8002fec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fcc:	695a      	ldr	r2, [r3, #20]
 8002fce:	88fb      	ldrh	r3, [r7, #6]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d006      	beq.n	8002fe4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002fd6:	4a05      	ldr	r2, [pc, #20]	@ (8002fec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fd8:	88fb      	ldrh	r3, [r7, #6]
 8002fda:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fc9a 	bl	8001918 <HAL_GPIO_EXTI_Callback>
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40013c00 	.word	0x40013c00

08002ff0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af02      	add	r7, sp, #8
 8002ff6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e101      	b.n	8003206 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	d106      	bne.n	8003022 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f006 fb91 	bl	8009744 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2203      	movs	r2, #3
 8003026:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003030:	d102      	bne.n	8003038 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f002 ff78 	bl	8005f32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6818      	ldr	r0, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	7c1a      	ldrb	r2, [r3, #16]
 800304a:	f88d 2000 	strb.w	r2, [sp]
 800304e:	3304      	adds	r3, #4
 8003050:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003052:	f002 fe57 	bl	8005d04 <USB_CoreInit>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2202      	movs	r2, #2
 8003060:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e0ce      	b.n	8003206 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2100      	movs	r1, #0
 800306e:	4618      	mov	r0, r3
 8003070:	f002 ff70 	bl	8005f54 <USB_SetCurrentMode>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d005      	beq.n	8003086 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2202      	movs	r2, #2
 800307e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e0bf      	b.n	8003206 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003086:	2300      	movs	r3, #0
 8003088:	73fb      	strb	r3, [r7, #15]
 800308a:	e04a      	b.n	8003122 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800308c:	7bfa      	ldrb	r2, [r7, #15]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	4413      	add	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	3315      	adds	r3, #21
 800309c:	2201      	movs	r2, #1
 800309e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80030a0:	7bfa      	ldrb	r2, [r7, #15]
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	4613      	mov	r3, r2
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	3314      	adds	r3, #20
 80030b0:	7bfa      	ldrb	r2, [r7, #15]
 80030b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80030b4:	7bfa      	ldrb	r2, [r7, #15]
 80030b6:	7bfb      	ldrb	r3, [r7, #15]
 80030b8:	b298      	uxth	r0, r3
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	4613      	mov	r3, r2
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	4413      	add	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	440b      	add	r3, r1
 80030c6:	332e      	adds	r3, #46	@ 0x2e
 80030c8:	4602      	mov	r2, r0
 80030ca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80030cc:	7bfa      	ldrb	r2, [r7, #15]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	4413      	add	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	3318      	adds	r3, #24
 80030dc:	2200      	movs	r2, #0
 80030de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80030e0:	7bfa      	ldrb	r2, [r7, #15]
 80030e2:	6879      	ldr	r1, [r7, #4]
 80030e4:	4613      	mov	r3, r2
 80030e6:	00db      	lsls	r3, r3, #3
 80030e8:	4413      	add	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	440b      	add	r3, r1
 80030ee:	331c      	adds	r3, #28
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80030f4:	7bfa      	ldrb	r2, [r7, #15]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	4413      	add	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	3320      	adds	r3, #32
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003108:	7bfa      	ldrb	r2, [r7, #15]
 800310a:	6879      	ldr	r1, [r7, #4]
 800310c:	4613      	mov	r3, r2
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	4413      	add	r3, r2
 8003112:	009b      	lsls	r3, r3, #2
 8003114:	440b      	add	r3, r1
 8003116:	3324      	adds	r3, #36	@ 0x24
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	3301      	adds	r3, #1
 8003120:	73fb      	strb	r3, [r7, #15]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	791b      	ldrb	r3, [r3, #4]
 8003126:	7bfa      	ldrb	r2, [r7, #15]
 8003128:	429a      	cmp	r2, r3
 800312a:	d3af      	bcc.n	800308c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800312c:	2300      	movs	r3, #0
 800312e:	73fb      	strb	r3, [r7, #15]
 8003130:	e044      	b.n	80031bc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003132:	7bfa      	ldrb	r2, [r7, #15]
 8003134:	6879      	ldr	r1, [r7, #4]
 8003136:	4613      	mov	r3, r2
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	4413      	add	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	440b      	add	r3, r1
 8003140:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003148:	7bfa      	ldrb	r2, [r7, #15]
 800314a:	6879      	ldr	r1, [r7, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	4413      	add	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	440b      	add	r3, r1
 8003156:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800315a:	7bfa      	ldrb	r2, [r7, #15]
 800315c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800315e:	7bfa      	ldrb	r2, [r7, #15]
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	00db      	lsls	r3, r3, #3
 8003166:	4413      	add	r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	440b      	add	r3, r1
 800316c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003170:	2200      	movs	r2, #0
 8003172:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003174:	7bfa      	ldrb	r2, [r7, #15]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	4413      	add	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003186:	2200      	movs	r2, #0
 8003188:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800318a:	7bfa      	ldrb	r2, [r7, #15]
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	4613      	mov	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	4413      	add	r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	440b      	add	r3, r1
 8003198:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80031a0:	7bfa      	ldrb	r2, [r7, #15]
 80031a2:	6879      	ldr	r1, [r7, #4]
 80031a4:	4613      	mov	r3, r2
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	4413      	add	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	440b      	add	r3, r1
 80031ae:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80031b2:	2200      	movs	r2, #0
 80031b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031b6:	7bfb      	ldrb	r3, [r7, #15]
 80031b8:	3301      	adds	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	791b      	ldrb	r3, [r3, #4]
 80031c0:	7bfa      	ldrb	r2, [r7, #15]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d3b5      	bcc.n	8003132 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6818      	ldr	r0, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	7c1a      	ldrb	r2, [r3, #16]
 80031ce:	f88d 2000 	strb.w	r2, [sp]
 80031d2:	3304      	adds	r3, #4
 80031d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031d6:	f002 ff09 	bl	8005fec <USB_DevInit>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d005      	beq.n	80031ec <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2202      	movs	r2, #2
 80031e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e00c      	b.n	8003206 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f003 ff53 	bl	80070aa <USB_DevDisconnect>

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b084      	sub	sp, #16
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003222:	2b01      	cmp	r3, #1
 8003224:	d101      	bne.n	800322a <HAL_PCD_Start+0x1c>
 8003226:	2302      	movs	r3, #2
 8003228:	e022      	b.n	8003270 <HAL_PCD_Start+0x62>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2201      	movs	r2, #1
 800322e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800323a:	2b00      	cmp	r3, #0
 800323c:	d009      	beq.n	8003252 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003242:	2b01      	cmp	r3, #1
 8003244:	d105      	bne.n	8003252 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800324a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4618      	mov	r0, r3
 8003258:	f002 fe5a 	bl	8005f10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f003 ff01 	bl	8007068 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003278:	b590      	push	{r4, r7, lr}
 800327a:	b08d      	sub	sp, #52	@ 0x34
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003286:	6a3b      	ldr	r3, [r7, #32]
 8003288:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f003 ffbf 	bl	8007212 <USB_GetMode>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	f040 848c 	bne.w	8003bb4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f003 ff23 	bl	80070ec <USB_ReadInterrupts>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 8482 	beq.w	8003bb2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	0a1b      	lsrs	r3, r3, #8
 80032b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f003 ff10 	bl	80070ec <USB_ReadInterrupts>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d107      	bne.n	80032e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695a      	ldr	r2, [r3, #20]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f002 0202 	and.w	r2, r2, #2
 80032e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f003 fefe 	bl	80070ec <USB_ReadInterrupts>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f003 0310 	and.w	r3, r3, #16
 80032f6:	2b10      	cmp	r3, #16
 80032f8:	d161      	bne.n	80033be <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	699a      	ldr	r2, [r3, #24]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0210 	bic.w	r2, r2, #16
 8003308:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003310:	69bb      	ldr	r3, [r7, #24]
 8003312:	f003 020f 	and.w	r2, r3, #15
 8003316:	4613      	mov	r3, r2
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	4413      	add	r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	4413      	add	r3, r2
 8003326:	3304      	adds	r3, #4
 8003328:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	0c5b      	lsrs	r3, r3, #17
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	2b02      	cmp	r3, #2
 8003334:	d124      	bne.n	8003380 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800333c:	4013      	ands	r3, r2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d035      	beq.n	80033ae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	091b      	lsrs	r3, r3, #4
 800334a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800334c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003350:	b29b      	uxth	r3, r3
 8003352:	461a      	mov	r2, r3
 8003354:	6a38      	ldr	r0, [r7, #32]
 8003356:	f003 fd35 	bl	8006dc4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	091b      	lsrs	r3, r3, #4
 8003362:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003366:	441a      	add	r2, r3
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	695a      	ldr	r2, [r3, #20]
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	091b      	lsrs	r3, r3, #4
 8003374:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003378:	441a      	add	r2, r3
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	615a      	str	r2, [r3, #20]
 800337e:	e016      	b.n	80033ae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	0c5b      	lsrs	r3, r3, #17
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	2b06      	cmp	r3, #6
 800338a:	d110      	bne.n	80033ae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003392:	2208      	movs	r2, #8
 8003394:	4619      	mov	r1, r3
 8003396:	6a38      	ldr	r0, [r7, #32]
 8003398:	f003 fd14 	bl	8006dc4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	695a      	ldr	r2, [r3, #20]
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	091b      	lsrs	r3, r3, #4
 80033a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80033a8:	441a      	add	r2, r3
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	699a      	ldr	r2, [r3, #24]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f042 0210 	orr.w	r2, r2, #16
 80033bc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f003 fe92 	bl	80070ec <USB_ReadInterrupts>
 80033c8:	4603      	mov	r3, r0
 80033ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80033d2:	f040 80a7 	bne.w	8003524 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f003 fe97 	bl	8007112 <USB_ReadDevAllOutEpInterrupt>
 80033e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80033e6:	e099      	b.n	800351c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80033e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 808e 	beq.w	8003510 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	4611      	mov	r1, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f003 febb 	bl	800717a <USB_ReadDevOutEPInterrupt>
 8003404:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00c      	beq.n	800342a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003412:	015a      	lsls	r2, r3, #5
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	4413      	add	r3, r2
 8003418:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800341c:	461a      	mov	r2, r3
 800341e:	2301      	movs	r3, #1
 8003420:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003422:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f000 fea3 	bl	8004170 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00c      	beq.n	800344e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003436:	015a      	lsls	r2, r3, #5
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	4413      	add	r3, r2
 800343c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003440:	461a      	mov	r2, r3
 8003442:	2308      	movs	r3, #8
 8003444:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003446:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 ff79 	bl	8004340 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	f003 0310 	and.w	r3, r3, #16
 8003454:	2b00      	cmp	r3, #0
 8003456:	d008      	beq.n	800346a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	015a      	lsls	r2, r3, #5
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	4413      	add	r3, r2
 8003460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003464:	461a      	mov	r2, r3
 8003466:	2310      	movs	r3, #16
 8003468:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d030      	beq.n	80034d6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800347c:	2b80      	cmp	r3, #128	@ 0x80
 800347e:	d109      	bne.n	8003494 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	69fa      	ldr	r2, [r7, #28]
 800348a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800348e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003492:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003494:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003496:	4613      	mov	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	4413      	add	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	4413      	add	r3, r2
 80034a6:	3304      	adds	r3, #4
 80034a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	78db      	ldrb	r3, [r3, #3]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d108      	bne.n	80034c4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	2200      	movs	r2, #0
 80034b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80034b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	4619      	mov	r1, r3
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f006 fa46 	bl	8009950 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80034c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c6:	015a      	lsls	r2, r3, #5
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	4413      	add	r3, r2
 80034cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034d0:	461a      	mov	r2, r3
 80034d2:	2302      	movs	r3, #2
 80034d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	f003 0320 	and.w	r3, r3, #32
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d008      	beq.n	80034f2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	015a      	lsls	r2, r3, #5
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	4413      	add	r3, r2
 80034e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034ec:	461a      	mov	r2, r3
 80034ee:	2320      	movs	r3, #32
 80034f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d009      	beq.n	8003510 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80034fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fe:	015a      	lsls	r2, r3, #5
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	4413      	add	r3, r2
 8003504:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003508:	461a      	mov	r2, r3
 800350a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800350e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003512:	3301      	adds	r3, #1
 8003514:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003518:	085b      	lsrs	r3, r3, #1
 800351a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800351c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351e:	2b00      	cmp	r3, #0
 8003520:	f47f af62 	bne.w	80033e8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f003 fddf 	bl	80070ec <USB_ReadInterrupts>
 800352e:	4603      	mov	r3, r0
 8003530:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003534:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003538:	f040 80db 	bne.w	80036f2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f003 fe00 	bl	8007146 <USB_ReadDevAllInEpInterrupt>
 8003546:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800354c:	e0cd      	b.n	80036ea <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800354e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 80c2 	beq.w	80036de <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003560:	b2d2      	uxtb	r2, r2
 8003562:	4611      	mov	r1, r2
 8003564:	4618      	mov	r0, r3
 8003566:	f003 fe26 	bl	80071b6 <USB_ReadDevInEPInterrupt>
 800356a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f003 0301 	and.w	r3, r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	d057      	beq.n	8003626 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003578:	f003 030f 	and.w	r3, r3, #15
 800357c:	2201      	movs	r2, #1
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800358a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	43db      	mvns	r3, r3
 8003590:	69f9      	ldr	r1, [r7, #28]
 8003592:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003596:	4013      	ands	r3, r2
 8003598:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359c:	015a      	lsls	r2, r3, #5
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	4413      	add	r3, r2
 80035a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035a6:	461a      	mov	r2, r3
 80035a8:	2301      	movs	r3, #1
 80035aa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	799b      	ldrb	r3, [r3, #6]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d132      	bne.n	800361a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80035b4:	6879      	ldr	r1, [r7, #4]
 80035b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b8:	4613      	mov	r3, r2
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	4413      	add	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	3320      	adds	r3, #32
 80035c4:	6819      	ldr	r1, [r3, #0]
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ca:	4613      	mov	r3, r2
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	4413      	add	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	4403      	add	r3, r0
 80035d4:	331c      	adds	r3, #28
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4419      	add	r1, r3
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035de:	4613      	mov	r3, r2
 80035e0:	00db      	lsls	r3, r3, #3
 80035e2:	4413      	add	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4403      	add	r3, r0
 80035e8:	3320      	adds	r3, #32
 80035ea:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80035ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d113      	bne.n	800361a <HAL_PCD_IRQHandler+0x3a2>
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035f6:	4613      	mov	r3, r2
 80035f8:	00db      	lsls	r3, r3, #3
 80035fa:	4413      	add	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	440b      	add	r3, r1
 8003600:	3324      	adds	r3, #36	@ 0x24
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d108      	bne.n	800361a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6818      	ldr	r0, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003612:	461a      	mov	r2, r3
 8003614:	2101      	movs	r1, #1
 8003616:	f003 fe2d 	bl	8007274 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800361a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361c:	b2db      	uxtb	r3, r3
 800361e:	4619      	mov	r1, r3
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f006 f910 	bl	8009846 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d008      	beq.n	8003642 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003632:	015a      	lsls	r2, r3, #5
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	4413      	add	r3, r2
 8003638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800363c:	461a      	mov	r2, r3
 800363e:	2308      	movs	r3, #8
 8003640:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	f003 0310 	and.w	r3, r3, #16
 8003648:	2b00      	cmp	r3, #0
 800364a:	d008      	beq.n	800365e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800364c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364e:	015a      	lsls	r2, r3, #5
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	4413      	add	r3, r2
 8003654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003658:	461a      	mov	r2, r3
 800365a:	2310      	movs	r3, #16
 800365c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366a:	015a      	lsls	r2, r3, #5
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	4413      	add	r3, r2
 8003670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003674:	461a      	mov	r2, r3
 8003676:	2340      	movs	r3, #64	@ 0x40
 8003678:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	2b00      	cmp	r3, #0
 8003682:	d023      	beq.n	80036cc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003686:	6a38      	ldr	r0, [r7, #32]
 8003688:	f002 fe14 	bl	80062b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800368c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800368e:	4613      	mov	r3, r2
 8003690:	00db      	lsls	r3, r3, #3
 8003692:	4413      	add	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	3310      	adds	r3, #16
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	4413      	add	r3, r2
 800369c:	3304      	adds	r3, #4
 800369e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	78db      	ldrb	r3, [r3, #3]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d108      	bne.n	80036ba <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	2200      	movs	r2, #0
 80036ac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	4619      	mov	r1, r3
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f006 f95d 	bl	8009974 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	015a      	lsls	r2, r3, #5
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	4413      	add	r3, r2
 80036c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036c6:	461a      	mov	r2, r3
 80036c8:	2302      	movs	r3, #2
 80036ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80036d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 fcbd 	bl	8004058 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80036de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e0:	3301      	adds	r3, #1
 80036e2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80036e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036e6:	085b      	lsrs	r3, r3, #1
 80036e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80036ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f47f af2e 	bne.w	800354e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f003 fcf8 	bl	80070ec <USB_ReadInterrupts>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003702:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003706:	d122      	bne.n	800374e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	69fa      	ldr	r2, [r7, #28]
 8003712:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003716:	f023 0301 	bic.w	r3, r3, #1
 800371a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003722:	2b01      	cmp	r3, #1
 8003724:	d108      	bne.n	8003738 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800372e:	2100      	movs	r1, #0
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 fea3 	bl	800447c <HAL_PCDEx_LPM_Callback>
 8003736:	e002      	b.n	800373e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f006 f8fb 	bl	8009934 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695a      	ldr	r2, [r3, #20]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800374c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f003 fcca 	bl	80070ec <USB_ReadInterrupts>
 8003758:	4603      	mov	r3, r0
 800375a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800375e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003762:	d112      	bne.n	800378a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b01      	cmp	r3, #1
 8003772:	d102      	bne.n	800377a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f006 f8b7 	bl	80098e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	695a      	ldr	r2, [r3, #20]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003788:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f003 fcac 	bl	80070ec <USB_ReadInterrupts>
 8003794:	4603      	mov	r3, r0
 8003796:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800379a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800379e:	f040 80b7 	bne.w	8003910 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	69fa      	ldr	r2, [r7, #28]
 80037ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037b0:	f023 0301 	bic.w	r3, r3, #1
 80037b4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2110      	movs	r1, #16
 80037bc:	4618      	mov	r0, r3
 80037be:	f002 fd79 	bl	80062b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037c2:	2300      	movs	r3, #0
 80037c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037c6:	e046      	b.n	8003856 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80037c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ca:	015a      	lsls	r2, r3, #5
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	4413      	add	r3, r2
 80037d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037d4:	461a      	mov	r2, r3
 80037d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80037da:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80037dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037de:	015a      	lsls	r2, r3, #5
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	4413      	add	r3, r2
 80037e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037ec:	0151      	lsls	r1, r2, #5
 80037ee:	69fa      	ldr	r2, [r7, #28]
 80037f0:	440a      	add	r2, r1
 80037f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80037f6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80037fa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80037fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	4413      	add	r3, r2
 8003804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003808:	461a      	mov	r2, r3
 800380a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800380e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003812:	015a      	lsls	r2, r3, #5
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	4413      	add	r3, r2
 8003818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003820:	0151      	lsls	r1, r2, #5
 8003822:	69fa      	ldr	r2, [r7, #28]
 8003824:	440a      	add	r2, r1
 8003826:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800382a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800382e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003832:	015a      	lsls	r2, r3, #5
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	4413      	add	r3, r2
 8003838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003840:	0151      	lsls	r1, r2, #5
 8003842:	69fa      	ldr	r2, [r7, #28]
 8003844:	440a      	add	r2, r1
 8003846:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800384a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800384e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003852:	3301      	adds	r3, #1
 8003854:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	791b      	ldrb	r3, [r3, #4]
 800385a:	461a      	mov	r2, r3
 800385c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800385e:	4293      	cmp	r3, r2
 8003860:	d3b2      	bcc.n	80037c8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003868:	69db      	ldr	r3, [r3, #28]
 800386a:	69fa      	ldr	r2, [r7, #28]
 800386c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003870:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003874:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	7bdb      	ldrb	r3, [r3, #15]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d016      	beq.n	80038ac <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003884:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003888:	69fa      	ldr	r2, [r7, #28]
 800388a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800388e:	f043 030b 	orr.w	r3, r3, #11
 8003892:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800389c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389e:	69fa      	ldr	r2, [r7, #28]
 80038a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038a4:	f043 030b 	orr.w	r3, r3, #11
 80038a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80038aa:	e015      	b.n	80038d8 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	69fa      	ldr	r2, [r7, #28]
 80038b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80038be:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80038c2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	69fa      	ldr	r2, [r7, #28]
 80038ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038d2:	f043 030b 	orr.w	r3, r3, #11
 80038d6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	69fa      	ldr	r2, [r7, #28]
 80038e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038e6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80038ea:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6818      	ldr	r0, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80038fa:	461a      	mov	r2, r3
 80038fc:	f003 fcba 	bl	8007274 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695a      	ldr	r2, [r3, #20]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800390e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f003 fbe9 	bl	80070ec <USB_ReadInterrupts>
 800391a:	4603      	mov	r3, r0
 800391c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003920:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003924:	d123      	bne.n	800396e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4618      	mov	r0, r3
 800392c:	f003 fc7f 	bl	800722e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f002 fd36 	bl	80063a6 <USB_GetDevSpeed>
 800393a:	4603      	mov	r3, r0
 800393c:	461a      	mov	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681c      	ldr	r4, [r3, #0]
 8003946:	f001 fa07 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 800394a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003950:	461a      	mov	r2, r3
 8003952:	4620      	mov	r0, r4
 8003954:	f002 fa3a 	bl	8005dcc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f005 ff9c 	bl	8009896 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695a      	ldr	r2, [r3, #20]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800396c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f003 fbba 	bl	80070ec <USB_ReadInterrupts>
 8003978:	4603      	mov	r3, r0
 800397a:	f003 0308 	and.w	r3, r3, #8
 800397e:	2b08      	cmp	r3, #8
 8003980:	d10a      	bne.n	8003998 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f005 ff79 	bl	800987a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	695a      	ldr	r2, [r3, #20]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f002 0208 	and.w	r2, r2, #8
 8003996:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4618      	mov	r0, r3
 800399e:	f003 fba5 	bl	80070ec <USB_ReadInterrupts>
 80039a2:	4603      	mov	r3, r0
 80039a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039a8:	2b80      	cmp	r3, #128	@ 0x80
 80039aa:	d123      	bne.n	80039f4 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039b4:	6a3b      	ldr	r3, [r7, #32]
 80039b6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039b8:	2301      	movs	r3, #1
 80039ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80039bc:	e014      	b.n	80039e8 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80039be:	6879      	ldr	r1, [r7, #4]
 80039c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039c2:	4613      	mov	r3, r2
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	4413      	add	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	440b      	add	r3, r1
 80039cc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d105      	bne.n	80039e2 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80039d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	4619      	mov	r1, r3
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 fb0a 	bl	8003ff6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e4:	3301      	adds	r3, #1
 80039e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	791b      	ldrb	r3, [r3, #4]
 80039ec:	461a      	mov	r2, r3
 80039ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d3e4      	bcc.n	80039be <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f003 fb77 	bl	80070ec <USB_ReadInterrupts>
 80039fe:	4603      	mov	r3, r0
 8003a00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a08:	d13c      	bne.n	8003a84 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a0e:	e02b      	b.n	8003a68 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a12:	015a      	lsls	r2, r3, #5
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	4413      	add	r3, r2
 8003a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a20:	6879      	ldr	r1, [r7, #4]
 8003a22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a24:	4613      	mov	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	4413      	add	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	440b      	add	r3, r1
 8003a2e:	3318      	adds	r3, #24
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d115      	bne.n	8003a62 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003a36:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	da12      	bge.n	8003a62 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a40:	4613      	mov	r3, r2
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4413      	add	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	3317      	adds	r3, #23
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 faca 	bl	8003ff6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	3301      	adds	r3, #1
 8003a66:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	791b      	ldrb	r3, [r3, #4]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d3cd      	bcc.n	8003a10 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695a      	ldr	r2, [r3, #20]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003a82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f003 fb2f 	bl	80070ec <USB_ReadInterrupts>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a98:	d156      	bne.n	8003b48 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a9e:	e045      	b.n	8003b2c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa2:	015a      	lsls	r2, r3, #5
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	4413      	add	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d12e      	bne.n	8003b26 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ac8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	da2b      	bge.n	8003b26 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003ada:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d121      	bne.n	8003b26 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	00db      	lsls	r3, r3, #3
 8003aea:	4413      	add	r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	440b      	add	r3, r1
 8003af0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003af4:	2201      	movs	r2, #1
 8003af6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003af8:	6a3b      	ldr	r3, [r7, #32]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b00:	6a3b      	ldr	r3, [r7, #32]
 8003b02:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003b04:	6a3b      	ldr	r3, [r7, #32]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10a      	bne.n	8003b26 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	69fa      	ldr	r2, [r7, #28]
 8003b1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b22:	6053      	str	r3, [r2, #4]
            break;
 8003b24:	e008      	b.n	8003b38 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b28:	3301      	adds	r3, #1
 8003b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	791b      	ldrb	r3, [r3, #4]
 8003b30:	461a      	mov	r2, r3
 8003b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d3b3      	bcc.n	8003aa0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	695a      	ldr	r2, [r3, #20]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003b46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f003 facd 	bl	80070ec <USB_ReadInterrupts>
 8003b52:	4603      	mov	r3, r0
 8003b54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b5c:	d10a      	bne.n	8003b74 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f005 ff1a 	bl	8009998 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	695a      	ldr	r2, [r3, #20]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003b72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f003 fab7 	bl	80070ec <USB_ReadInterrupts>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	d115      	bne.n	8003bb4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	f003 0304 	and.w	r3, r3, #4
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d002      	beq.n	8003ba0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f005 ff0a 	bl	80099b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6859      	ldr	r1, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	430a      	orrs	r2, r1
 8003bae:	605a      	str	r2, [r3, #4]
 8003bb0:	e000      	b.n	8003bb4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003bb2:	bf00      	nop
    }
  }
}
 8003bb4:	3734      	adds	r7, #52	@ 0x34
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd90      	pop	{r4, r7, pc}

08003bba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b082      	sub	sp, #8
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_PCD_SetAddress+0x1a>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	e012      	b.n	8003bfa <HAL_PCD_SetAddress+0x40>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	78fa      	ldrb	r2, [r7, #3]
 8003be0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	78fa      	ldrb	r2, [r7, #3]
 8003be8:	4611      	mov	r1, r2
 8003bea:	4618      	mov	r0, r3
 8003bec:	f003 fa16 	bl	800701c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b084      	sub	sp, #16
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
 8003c0a:	4608      	mov	r0, r1
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	461a      	mov	r2, r3
 8003c10:	4603      	mov	r3, r0
 8003c12:	70fb      	strb	r3, [r7, #3]
 8003c14:	460b      	mov	r3, r1
 8003c16:	803b      	strh	r3, [r7, #0]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	da0f      	bge.n	8003c48 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c28:	78fb      	ldrb	r3, [r7, #3]
 8003c2a:	f003 020f 	and.w	r2, r3, #15
 8003c2e:	4613      	mov	r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	4413      	add	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	3310      	adds	r3, #16
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2201      	movs	r2, #1
 8003c44:	705a      	strb	r2, [r3, #1]
 8003c46:	e00f      	b.n	8003c68 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c48:	78fb      	ldrb	r3, [r7, #3]
 8003c4a:	f003 020f 	and.w	r2, r3, #15
 8003c4e:	4613      	mov	r3, r2
 8003c50:	00db      	lsls	r3, r3, #3
 8003c52:	4413      	add	r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	3304      	adds	r3, #4
 8003c60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003c68:	78fb      	ldrb	r3, [r7, #3]
 8003c6a:	f003 030f 	and.w	r3, r3, #15
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003c74:	883b      	ldrh	r3, [r7, #0]
 8003c76:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	78ba      	ldrb	r2, [r7, #2]
 8003c82:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	785b      	ldrb	r3, [r3, #1]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d004      	beq.n	8003c96 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	461a      	mov	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003c96:	78bb      	ldrb	r3, [r7, #2]
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d102      	bne.n	8003ca2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d101      	bne.n	8003cb0 <HAL_PCD_EP_Open+0xae>
 8003cac:	2302      	movs	r3, #2
 8003cae:	e00e      	b.n	8003cce <HAL_PCD_EP_Open+0xcc>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68f9      	ldr	r1, [r7, #12]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f002 fb96 	bl	80063f0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003ccc:	7afb      	ldrb	r3, [r7, #11]
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b084      	sub	sp, #16
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
 8003cde:	460b      	mov	r3, r1
 8003ce0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ce2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	da0f      	bge.n	8003d0a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003cea:	78fb      	ldrb	r3, [r7, #3]
 8003cec:	f003 020f 	and.w	r2, r3, #15
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	4413      	add	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	3310      	adds	r3, #16
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	3304      	adds	r3, #4
 8003d00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2201      	movs	r2, #1
 8003d06:	705a      	strb	r2, [r3, #1]
 8003d08:	e00f      	b.n	8003d2a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d0a:	78fb      	ldrb	r3, [r7, #3]
 8003d0c:	f003 020f 	and.w	r2, r3, #15
 8003d10:	4613      	mov	r3, r2
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	4413      	add	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	4413      	add	r3, r2
 8003d20:	3304      	adds	r3, #4
 8003d22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003d2a:	78fb      	ldrb	r3, [r7, #3]
 8003d2c:	f003 030f 	and.w	r3, r3, #15
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_PCD_EP_Close+0x6e>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e00e      	b.n	8003d62 <HAL_PCD_EP_Close+0x8c>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	68f9      	ldr	r1, [r7, #12]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f002 fbd4 	bl	8006500 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3710      	adds	r7, #16
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b086      	sub	sp, #24
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	60f8      	str	r0, [r7, #12]
 8003d72:	607a      	str	r2, [r7, #4]
 8003d74:	603b      	str	r3, [r7, #0]
 8003d76:	460b      	mov	r3, r1
 8003d78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d7a:	7afb      	ldrb	r3, [r7, #11]
 8003d7c:	f003 020f 	and.w	r2, r3, #15
 8003d80:	4613      	mov	r3, r2
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	4413      	add	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4413      	add	r3, r2
 8003d90:	3304      	adds	r3, #4
 8003d92:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2200      	movs	r2, #0
 8003da4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	2200      	movs	r2, #0
 8003daa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003dac:	7afb      	ldrb	r3, [r7, #11]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	799b      	ldrb	r3, [r3, #6]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d102      	bne.n	8003dc6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6818      	ldr	r0, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	799b      	ldrb	r3, [r3, #6]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	6979      	ldr	r1, [r7, #20]
 8003dd2:	f002 fc71 	bl	80066b8 <USB_EPStartXfer>

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3718      	adds	r7, #24
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	460b      	mov	r3, r1
 8003dea:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003dec:	78fb      	ldrb	r3, [r7, #3]
 8003dee:	f003 020f 	and.w	r2, r3, #15
 8003df2:	6879      	ldr	r1, [r7, #4]
 8003df4:	4613      	mov	r3, r2
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003e02:	681b      	ldr	r3, [r3, #0]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	607a      	str	r2, [r7, #4]
 8003e1a:	603b      	str	r3, [r7, #0]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e20:	7afb      	ldrb	r3, [r7, #11]
 8003e22:	f003 020f 	and.w	r2, r3, #15
 8003e26:	4613      	mov	r3, r2
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	4413      	add	r3, r2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	3310      	adds	r3, #16
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	4413      	add	r3, r2
 8003e34:	3304      	adds	r3, #4
 8003e36:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	2200      	movs	r2, #0
 8003e48:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e50:	7afb      	ldrb	r3, [r7, #11]
 8003e52:	f003 030f 	and.w	r3, r3, #15
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	799b      	ldrb	r3, [r3, #6]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d102      	bne.n	8003e6a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6818      	ldr	r0, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	799b      	ldrb	r3, [r3, #6]
 8003e72:	461a      	mov	r2, r3
 8003e74:	6979      	ldr	r1, [r7, #20]
 8003e76:	f002 fc1f 	bl	80066b8 <USB_EPStartXfer>

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003e90:	78fb      	ldrb	r3, [r7, #3]
 8003e92:	f003 030f 	and.w	r3, r3, #15
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	7912      	ldrb	r2, [r2, #4]
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e04f      	b.n	8003f42 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ea2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	da0f      	bge.n	8003eca <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003eaa:	78fb      	ldrb	r3, [r7, #3]
 8003eac:	f003 020f 	and.w	r2, r3, #15
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	3310      	adds	r3, #16
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	3304      	adds	r3, #4
 8003ec0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	705a      	strb	r2, [r3, #1]
 8003ec8:	e00d      	b.n	8003ee6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003eca:	78fa      	ldrb	r2, [r7, #3]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	4413      	add	r3, r2
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	4413      	add	r3, r2
 8003edc:	3304      	adds	r3, #4
 8003ede:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003eec:	78fb      	ldrb	r3, [r7, #3]
 8003eee:	f003 030f 	and.w	r3, r3, #15
 8003ef2:	b2da      	uxtb	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_PCD_EP_SetStall+0x82>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e01d      	b.n	8003f42 <HAL_PCD_EP_SetStall+0xbe>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68f9      	ldr	r1, [r7, #12]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f002 ffad 	bl	8006e74 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003f1a:	78fb      	ldrb	r3, [r7, #3]
 8003f1c:	f003 030f 	and.w	r3, r3, #15
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d109      	bne.n	8003f38 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6818      	ldr	r0, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	7999      	ldrb	r1, [r3, #6]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f32:	461a      	mov	r2, r3
 8003f34:	f003 f99e 	bl	8007274 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b084      	sub	sp, #16
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	6078      	str	r0, [r7, #4]
 8003f52:	460b      	mov	r3, r1
 8003f54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003f56:	78fb      	ldrb	r3, [r7, #3]
 8003f58:	f003 030f 	and.w	r3, r3, #15
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	7912      	ldrb	r2, [r2, #4]
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d901      	bls.n	8003f68 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e042      	b.n	8003fee <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003f68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	da0f      	bge.n	8003f90 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f70:	78fb      	ldrb	r3, [r7, #3]
 8003f72:	f003 020f 	and.w	r2, r3, #15
 8003f76:	4613      	mov	r3, r2
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	3310      	adds	r3, #16
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	4413      	add	r3, r2
 8003f84:	3304      	adds	r3, #4
 8003f86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	705a      	strb	r2, [r3, #1]
 8003f8e:	e00f      	b.n	8003fb0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f90:	78fb      	ldrb	r3, [r7, #3]
 8003f92:	f003 020f 	and.w	r2, r3, #15
 8003f96:	4613      	mov	r3, r2
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	4413      	add	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	3304      	adds	r3, #4
 8003fa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fb6:	78fb      	ldrb	r3, [r7, #3]
 8003fb8:	f003 030f 	and.w	r3, r3, #15
 8003fbc:	b2da      	uxtb	r2, r3
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_PCD_EP_ClrStall+0x86>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e00e      	b.n	8003fee <HAL_PCD_EP_ClrStall+0xa4>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68f9      	ldr	r1, [r7, #12]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f002 ffb6 	bl	8006f50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3710      	adds	r7, #16
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b084      	sub	sp, #16
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	6078      	str	r0, [r7, #4]
 8003ffe:	460b      	mov	r3, r1
 8004000:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004002:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004006:	2b00      	cmp	r3, #0
 8004008:	da0c      	bge.n	8004024 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	f003 020f 	and.w	r2, r3, #15
 8004010:	4613      	mov	r3, r2
 8004012:	00db      	lsls	r3, r3, #3
 8004014:	4413      	add	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	3310      	adds	r3, #16
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	4413      	add	r3, r2
 800401e:	3304      	adds	r3, #4
 8004020:	60fb      	str	r3, [r7, #12]
 8004022:	e00c      	b.n	800403e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004024:	78fb      	ldrb	r3, [r7, #3]
 8004026:	f003 020f 	and.w	r2, r3, #15
 800402a:	4613      	mov	r3, r2
 800402c:	00db      	lsls	r3, r3, #3
 800402e:	4413      	add	r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	4413      	add	r3, r2
 800403a:	3304      	adds	r3, #4
 800403c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68f9      	ldr	r1, [r7, #12]
 8004044:	4618      	mov	r0, r3
 8004046:	f002 fdd5 	bl	8006bf4 <USB_EPStopXfer>
 800404a:	4603      	mov	r3, r0
 800404c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800404e:	7afb      	ldrb	r3, [r7, #11]
}
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b08a      	sub	sp, #40	@ 0x28
 800405c:	af02      	add	r7, sp, #8
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	4613      	mov	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	4413      	add	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	3310      	adds	r3, #16
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	4413      	add	r3, r2
 800407c:	3304      	adds	r3, #4
 800407e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	695a      	ldr	r2, [r3, #20]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	691b      	ldr	r3, [r3, #16]
 8004088:	429a      	cmp	r2, r3
 800408a:	d901      	bls.n	8004090 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e06b      	b.n	8004168 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	691a      	ldr	r2, [r3, #16]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	69fa      	ldr	r2, [r7, #28]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d902      	bls.n	80040ac <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	3303      	adds	r3, #3
 80040b0:	089b      	lsrs	r3, r3, #2
 80040b2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80040b4:	e02a      	b.n	800410c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	691a      	ldr	r2, [r3, #16]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d902      	bls.n	80040d2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	3303      	adds	r3, #3
 80040d6:	089b      	lsrs	r3, r3, #2
 80040d8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	68d9      	ldr	r1, [r3, #12]
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	4603      	mov	r3, r0
 80040ee:	6978      	ldr	r0, [r7, #20]
 80040f0:	f002 fe2a 	bl	8006d48 <USB_WritePacket>

    ep->xfer_buff  += len;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	441a      	add	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	695a      	ldr	r2, [r3, #20]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	441a      	add	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	015a      	lsls	r2, r3, #5
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	4413      	add	r3, r2
 8004114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	429a      	cmp	r2, r3
 8004120:	d809      	bhi.n	8004136 <PCD_WriteEmptyTxFifo+0xde>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	695a      	ldr	r2, [r3, #20]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800412a:	429a      	cmp	r2, r3
 800412c:	d203      	bcs.n	8004136 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1bf      	bne.n	80040b6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	691a      	ldr	r2, [r3, #16]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	429a      	cmp	r2, r3
 8004140:	d811      	bhi.n	8004166 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	f003 030f 	and.w	r3, r3, #15
 8004148:	2201      	movs	r2, #1
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	43db      	mvns	r3, r3
 800415c:	6939      	ldr	r1, [r7, #16]
 800415e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004162:	4013      	ands	r3, r2
 8004164:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3720      	adds	r7, #32
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	333c      	adds	r3, #60	@ 0x3c
 8004188:	3304      	adds	r3, #4
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	799b      	ldrb	r3, [r3, #6]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d17b      	bne.n	800429e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f003 0308 	and.w	r3, r3, #8
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d015      	beq.n	80041dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	4a61      	ldr	r2, [pc, #388]	@ (8004338 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	f240 80b9 	bls.w	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 80b3 	beq.w	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041d2:	461a      	mov	r2, r3
 80041d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041d8:	6093      	str	r3, [r2, #8]
 80041da:	e0a7      	b.n	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f003 0320 	and.w	r3, r3, #32
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d009      	beq.n	80041fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	015a      	lsls	r2, r3, #5
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	4413      	add	r3, r2
 80041ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041f2:	461a      	mov	r2, r3
 80041f4:	2320      	movs	r3, #32
 80041f6:	6093      	str	r3, [r2, #8]
 80041f8:	e098      	b.n	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004200:	2b00      	cmp	r3, #0
 8004202:	f040 8093 	bne.w	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	4a4b      	ldr	r2, [pc, #300]	@ (8004338 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d90f      	bls.n	800422e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00a      	beq.n	800422e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	4413      	add	r3, r2
 8004220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004224:	461a      	mov	r2, r3
 8004226:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800422a:	6093      	str	r3, [r2, #8]
 800422c:	e07e      	b.n	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	4613      	mov	r3, r2
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	4413      	add	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	4413      	add	r3, r2
 8004240:	3304      	adds	r3, #4
 8004242:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6a1a      	ldr	r2, [r3, #32]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	0159      	lsls	r1, r3, #5
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	440b      	add	r3, r1
 8004250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800425a:	1ad2      	subs	r2, r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d114      	bne.n	8004290 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d109      	bne.n	8004282 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004278:	461a      	mov	r2, r3
 800427a:	2101      	movs	r1, #1
 800427c:	f002 fffa 	bl	8007274 <USB_EP0_OutStart>
 8004280:	e006      	b.n	8004290 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	68da      	ldr	r2, [r3, #12]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	441a      	add	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	b2db      	uxtb	r3, r3
 8004294:	4619      	mov	r1, r3
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f005 faba 	bl	8009810 <HAL_PCD_DataOutStageCallback>
 800429c:	e046      	b.n	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	4a26      	ldr	r2, [pc, #152]	@ (800433c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d124      	bne.n	80042f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00a      	beq.n	80042c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	015a      	lsls	r2, r3, #5
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	4413      	add	r3, r2
 80042b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042bc:	461a      	mov	r2, r3
 80042be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042c2:	6093      	str	r3, [r2, #8]
 80042c4:	e032      	b.n	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	f003 0320 	and.w	r3, r3, #32
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d008      	beq.n	80042e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	015a      	lsls	r2, r3, #5
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	4413      	add	r3, r2
 80042d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042dc:	461a      	mov	r2, r3
 80042de:	2320      	movs	r3, #32
 80042e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	4619      	mov	r1, r3
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f005 fa91 	bl	8009810 <HAL_PCD_DataOutStageCallback>
 80042ee:	e01d      	b.n	800432c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d114      	bne.n	8004320 <PCD_EP_OutXfrComplete_int+0x1b0>
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	4613      	mov	r3, r2
 80042fc:	00db      	lsls	r3, r3, #3
 80042fe:	4413      	add	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d108      	bne.n	8004320 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6818      	ldr	r0, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004318:	461a      	mov	r2, r3
 800431a:	2100      	movs	r1, #0
 800431c:	f002 ffaa 	bl	8007274 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	b2db      	uxtb	r3, r3
 8004324:	4619      	mov	r1, r3
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f005 fa72 	bl	8009810 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3720      	adds	r7, #32
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	4f54300a 	.word	0x4f54300a
 800433c:	4f54310a 	.word	0x4f54310a

08004340 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	333c      	adds	r3, #60	@ 0x3c
 8004358:	3304      	adds	r3, #4
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	015a      	lsls	r2, r3, #5
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	4413      	add	r3, r2
 8004366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	4a15      	ldr	r2, [pc, #84]	@ (80043c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d90e      	bls.n	8004394 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800437c:	2b00      	cmp	r3, #0
 800437e:	d009      	beq.n	8004394 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	4413      	add	r3, r2
 8004388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800438c:	461a      	mov	r2, r3
 800438e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004392:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f005 fa29 	bl	80097ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	4a0a      	ldr	r2, [pc, #40]	@ (80043c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d90c      	bls.n	80043bc <PCD_EP_OutSetupPacket_int+0x7c>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	799b      	ldrb	r3, [r3, #6]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d108      	bne.n	80043bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6818      	ldr	r0, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80043b4:	461a      	mov	r2, r3
 80043b6:	2101      	movs	r1, #1
 80043b8:	f002 ff5c 	bl	8007274 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	4f54300a 	.word	0x4f54300a

080043cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	460b      	mov	r3, r1
 80043d6:	70fb      	strb	r3, [r7, #3]
 80043d8:	4613      	mov	r3, r2
 80043da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d107      	bne.n	80043fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80043ea:	883b      	ldrh	r3, [r7, #0]
 80043ec:	0419      	lsls	r1, r3, #16
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	430a      	orrs	r2, r1
 80043f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80043f8:	e028      	b.n	800444c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004400:	0c1b      	lsrs	r3, r3, #16
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	4413      	add	r3, r2
 8004406:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004408:	2300      	movs	r3, #0
 800440a:	73fb      	strb	r3, [r7, #15]
 800440c:	e00d      	b.n	800442a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	7bfb      	ldrb	r3, [r7, #15]
 8004414:	3340      	adds	r3, #64	@ 0x40
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	0c1b      	lsrs	r3, r3, #16
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	4413      	add	r3, r2
 8004422:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	3301      	adds	r3, #1
 8004428:	73fb      	strb	r3, [r7, #15]
 800442a:	7bfa      	ldrb	r2, [r7, #15]
 800442c:	78fb      	ldrb	r3, [r7, #3]
 800442e:	3b01      	subs	r3, #1
 8004430:	429a      	cmp	r2, r3
 8004432:	d3ec      	bcc.n	800440e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004434:	883b      	ldrh	r3, [r7, #0]
 8004436:	0418      	lsls	r0, r3, #16
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6819      	ldr	r1, [r3, #0]
 800443c:	78fb      	ldrb	r3, [r7, #3]
 800443e:	3b01      	subs	r3, #1
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	4302      	orrs	r2, r0
 8004444:	3340      	adds	r3, #64	@ 0x40
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800445a:	b480      	push	{r7}
 800445c:	b083      	sub	sp, #12
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
 8004462:	460b      	mov	r3, r1
 8004464:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	887a      	ldrh	r2, [r7, #2]
 800446c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004488:	bf00      	nop
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e267      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d075      	beq.n	800459e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044b2:	4b88      	ldr	r3, [pc, #544]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 030c 	and.w	r3, r3, #12
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	d00c      	beq.n	80044d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044be:	4b85      	ldr	r3, [pc, #532]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d112      	bne.n	80044f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ca:	4b82      	ldr	r3, [pc, #520]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044d6:	d10b      	bne.n	80044f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d8:	4b7e      	ldr	r3, [pc, #504]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d05b      	beq.n	800459c <HAL_RCC_OscConfig+0x108>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d157      	bne.n	800459c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e242      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f8:	d106      	bne.n	8004508 <HAL_RCC_OscConfig+0x74>
 80044fa:	4b76      	ldr	r3, [pc, #472]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a75      	ldr	r2, [pc, #468]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	e01d      	b.n	8004544 <HAL_RCC_OscConfig+0xb0>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004510:	d10c      	bne.n	800452c <HAL_RCC_OscConfig+0x98>
 8004512:	4b70      	ldr	r3, [pc, #448]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a6f      	ldr	r2, [pc, #444]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004518:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800451c:	6013      	str	r3, [r2, #0]
 800451e:	4b6d      	ldr	r3, [pc, #436]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a6c      	ldr	r2, [pc, #432]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	e00b      	b.n	8004544 <HAL_RCC_OscConfig+0xb0>
 800452c:	4b69      	ldr	r3, [pc, #420]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a68      	ldr	r2, [pc, #416]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004532:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004536:	6013      	str	r3, [r2, #0]
 8004538:	4b66      	ldr	r3, [pc, #408]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a65      	ldr	r2, [pc, #404]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 800453e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004542:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d013      	beq.n	8004574 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454c:	f7fd fe94 	bl	8002278 <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004552:	e008      	b.n	8004566 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004554:	f7fd fe90 	bl	8002278 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b64      	cmp	r3, #100	@ 0x64
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e207      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004566:	4b5b      	ldr	r3, [pc, #364]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d0f0      	beq.n	8004554 <HAL_RCC_OscConfig+0xc0>
 8004572:	e014      	b.n	800459e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004574:	f7fd fe80 	bl	8002278 <HAL_GetTick>
 8004578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800457a:	e008      	b.n	800458e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800457c:	f7fd fe7c 	bl	8002278 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	2b64      	cmp	r3, #100	@ 0x64
 8004588:	d901      	bls.n	800458e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e1f3      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458e:	4b51      	ldr	r3, [pc, #324]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1f0      	bne.n	800457c <HAL_RCC_OscConfig+0xe8>
 800459a:	e000      	b.n	800459e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800459c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d063      	beq.n	8004672 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045aa:	4b4a      	ldr	r3, [pc, #296]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 030c 	and.w	r3, r3, #12
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00b      	beq.n	80045ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045b6:	4b47      	ldr	r3, [pc, #284]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045be:	2b08      	cmp	r3, #8
 80045c0:	d11c      	bne.n	80045fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045c2:	4b44      	ldr	r3, [pc, #272]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d116      	bne.n	80045fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ce:	4b41      	ldr	r3, [pc, #260]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d005      	beq.n	80045e6 <HAL_RCC_OscConfig+0x152>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d001      	beq.n	80045e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e1c7      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e6:	4b3b      	ldr	r3, [pc, #236]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	4937      	ldr	r1, [pc, #220]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045fa:	e03a      	b.n	8004672 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d020      	beq.n	8004646 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004604:	4b34      	ldr	r3, [pc, #208]	@ (80046d8 <HAL_RCC_OscConfig+0x244>)
 8004606:	2201      	movs	r2, #1
 8004608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800460a:	f7fd fe35 	bl	8002278 <HAL_GetTick>
 800460e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004610:	e008      	b.n	8004624 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004612:	f7fd fe31 	bl	8002278 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e1a8      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004624:	4b2b      	ldr	r3, [pc, #172]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0f0      	beq.n	8004612 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004630:	4b28      	ldr	r3, [pc, #160]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	4925      	ldr	r1, [pc, #148]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004640:	4313      	orrs	r3, r2
 8004642:	600b      	str	r3, [r1, #0]
 8004644:	e015      	b.n	8004672 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004646:	4b24      	ldr	r3, [pc, #144]	@ (80046d8 <HAL_RCC_OscConfig+0x244>)
 8004648:	2200      	movs	r2, #0
 800464a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464c:	f7fd fe14 	bl	8002278 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004654:	f7fd fe10 	bl	8002278 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e187      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004666:	4b1b      	ldr	r3, [pc, #108]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d036      	beq.n	80046ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d016      	beq.n	80046b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004686:	4b15      	ldr	r3, [pc, #84]	@ (80046dc <HAL_RCC_OscConfig+0x248>)
 8004688:	2201      	movs	r2, #1
 800468a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468c:	f7fd fdf4 	bl	8002278 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004694:	f7fd fdf0 	bl	8002278 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e167      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046a6:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <HAL_RCC_OscConfig+0x240>)
 80046a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0f0      	beq.n	8004694 <HAL_RCC_OscConfig+0x200>
 80046b2:	e01b      	b.n	80046ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b4:	4b09      	ldr	r3, [pc, #36]	@ (80046dc <HAL_RCC_OscConfig+0x248>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ba:	f7fd fddd 	bl	8002278 <HAL_GetTick>
 80046be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046c0:	e00e      	b.n	80046e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046c2:	f7fd fdd9 	bl	8002278 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d907      	bls.n	80046e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e150      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
 80046d4:	40023800 	.word	0x40023800
 80046d8:	42470000 	.word	0x42470000
 80046dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046e0:	4b88      	ldr	r3, [pc, #544]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80046e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e4:	f003 0302 	and.w	r3, r3, #2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1ea      	bne.n	80046c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 8097 	beq.w	8004828 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046fa:	2300      	movs	r3, #0
 80046fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046fe:	4b81      	ldr	r3, [pc, #516]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10f      	bne.n	800472a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800470a:	2300      	movs	r3, #0
 800470c:	60bb      	str	r3, [r7, #8]
 800470e:	4b7d      	ldr	r3, [pc, #500]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004712:	4a7c      	ldr	r2, [pc, #496]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004714:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004718:	6413      	str	r3, [r2, #64]	@ 0x40
 800471a:	4b7a      	ldr	r3, [pc, #488]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 800471c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004722:	60bb      	str	r3, [r7, #8]
 8004724:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004726:	2301      	movs	r3, #1
 8004728:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800472a:	4b77      	ldr	r3, [pc, #476]	@ (8004908 <HAL_RCC_OscConfig+0x474>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004732:	2b00      	cmp	r3, #0
 8004734:	d118      	bne.n	8004768 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004736:	4b74      	ldr	r3, [pc, #464]	@ (8004908 <HAL_RCC_OscConfig+0x474>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a73      	ldr	r2, [pc, #460]	@ (8004908 <HAL_RCC_OscConfig+0x474>)
 800473c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004740:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004742:	f7fd fd99 	bl	8002278 <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004748:	e008      	b.n	800475c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800474a:	f7fd fd95 	bl	8002278 <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	2b02      	cmp	r3, #2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e10c      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475c:	4b6a      	ldr	r3, [pc, #424]	@ (8004908 <HAL_RCC_OscConfig+0x474>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004764:	2b00      	cmp	r3, #0
 8004766:	d0f0      	beq.n	800474a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d106      	bne.n	800477e <HAL_RCC_OscConfig+0x2ea>
 8004770:	4b64      	ldr	r3, [pc, #400]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004774:	4a63      	ldr	r2, [pc, #396]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004776:	f043 0301 	orr.w	r3, r3, #1
 800477a:	6713      	str	r3, [r2, #112]	@ 0x70
 800477c:	e01c      	b.n	80047b8 <HAL_RCC_OscConfig+0x324>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	2b05      	cmp	r3, #5
 8004784:	d10c      	bne.n	80047a0 <HAL_RCC_OscConfig+0x30c>
 8004786:	4b5f      	ldr	r3, [pc, #380]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478a:	4a5e      	ldr	r2, [pc, #376]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 800478c:	f043 0304 	orr.w	r3, r3, #4
 8004790:	6713      	str	r3, [r2, #112]	@ 0x70
 8004792:	4b5c      	ldr	r3, [pc, #368]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004796:	4a5b      	ldr	r2, [pc, #364]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004798:	f043 0301 	orr.w	r3, r3, #1
 800479c:	6713      	str	r3, [r2, #112]	@ 0x70
 800479e:	e00b      	b.n	80047b8 <HAL_RCC_OscConfig+0x324>
 80047a0:	4b58      	ldr	r3, [pc, #352]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80047a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a4:	4a57      	ldr	r2, [pc, #348]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80047a6:	f023 0301 	bic.w	r3, r3, #1
 80047aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ac:	4b55      	ldr	r3, [pc, #340]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80047ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b0:	4a54      	ldr	r2, [pc, #336]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80047b2:	f023 0304 	bic.w	r3, r3, #4
 80047b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d015      	beq.n	80047ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c0:	f7fd fd5a 	bl	8002278 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c6:	e00a      	b.n	80047de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c8:	f7fd fd56 	bl	8002278 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e0cb      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047de:	4b49      	ldr	r3, [pc, #292]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80047e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0ee      	beq.n	80047c8 <HAL_RCC_OscConfig+0x334>
 80047ea:	e014      	b.n	8004816 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ec:	f7fd fd44 	bl	8002278 <HAL_GetTick>
 80047f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047f2:	e00a      	b.n	800480a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047f4:	f7fd fd40 	bl	8002278 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004802:	4293      	cmp	r3, r2
 8004804:	d901      	bls.n	800480a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e0b5      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800480a:	4b3e      	ldr	r3, [pc, #248]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 800480c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1ee      	bne.n	80047f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004816:	7dfb      	ldrb	r3, [r7, #23]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d105      	bne.n	8004828 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800481c:	4b39      	ldr	r3, [pc, #228]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 800481e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004820:	4a38      	ldr	r2, [pc, #224]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004822:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004826:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 80a1 	beq.w	8004974 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004832:	4b34      	ldr	r3, [pc, #208]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 030c 	and.w	r3, r3, #12
 800483a:	2b08      	cmp	r3, #8
 800483c:	d05c      	beq.n	80048f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d141      	bne.n	80048ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004846:	4b31      	ldr	r3, [pc, #196]	@ (800490c <HAL_RCC_OscConfig+0x478>)
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800484c:	f7fd fd14 	bl	8002278 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004854:	f7fd fd10 	bl	8002278 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e087      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004866:	4b27      	ldr	r3, [pc, #156]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1f0      	bne.n	8004854 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69da      	ldr	r2, [r3, #28]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	431a      	orrs	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004880:	019b      	lsls	r3, r3, #6
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004888:	085b      	lsrs	r3, r3, #1
 800488a:	3b01      	subs	r3, #1
 800488c:	041b      	lsls	r3, r3, #16
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004894:	061b      	lsls	r3, r3, #24
 8004896:	491b      	ldr	r1, [pc, #108]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 8004898:	4313      	orrs	r3, r2
 800489a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800489c:	4b1b      	ldr	r3, [pc, #108]	@ (800490c <HAL_RCC_OscConfig+0x478>)
 800489e:	2201      	movs	r2, #1
 80048a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a2:	f7fd fce9 	bl	8002278 <HAL_GetTick>
 80048a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a8:	e008      	b.n	80048bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048aa:	f7fd fce5 	bl	8002278 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e05c      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048bc:	4b11      	ldr	r3, [pc, #68]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0f0      	beq.n	80048aa <HAL_RCC_OscConfig+0x416>
 80048c8:	e054      	b.n	8004974 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ca:	4b10      	ldr	r3, [pc, #64]	@ (800490c <HAL_RCC_OscConfig+0x478>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d0:	f7fd fcd2 	bl	8002278 <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d8:	f7fd fcce 	bl	8002278 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e045      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ea:	4b06      	ldr	r3, [pc, #24]	@ (8004904 <HAL_RCC_OscConfig+0x470>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1f0      	bne.n	80048d8 <HAL_RCC_OscConfig+0x444>
 80048f6:	e03d      	b.n	8004974 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d107      	bne.n	8004910 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e038      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
 8004904:	40023800 	.word	0x40023800
 8004908:	40007000 	.word	0x40007000
 800490c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004910:	4b1b      	ldr	r3, [pc, #108]	@ (8004980 <HAL_RCC_OscConfig+0x4ec>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d028      	beq.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004928:	429a      	cmp	r2, r3
 800492a:	d121      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004936:	429a      	cmp	r2, r3
 8004938:	d11a      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004940:	4013      	ands	r3, r2
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004946:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004948:	4293      	cmp	r3, r2
 800494a:	d111      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004956:	085b      	lsrs	r3, r3, #1
 8004958:	3b01      	subs	r3, #1
 800495a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800495c:	429a      	cmp	r2, r3
 800495e:	d107      	bne.n	8004970 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800496c:	429a      	cmp	r2, r3
 800496e:	d001      	beq.n	8004974 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e000      	b.n	8004976 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3718      	adds	r7, #24
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	40023800 	.word	0x40023800

08004984 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e0cc      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004998:	4b68      	ldr	r3, [pc, #416]	@ (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d90c      	bls.n	80049c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a6:	4b65      	ldr	r3, [pc, #404]	@ (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ae:	4b63      	ldr	r3, [pc, #396]	@ (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	683a      	ldr	r2, [r7, #0]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d001      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e0b8      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d020      	beq.n	8004a0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d005      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049d8:	4b59      	ldr	r3, [pc, #356]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4a58      	ldr	r2, [pc, #352]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0308 	and.w	r3, r3, #8
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049f0:	4b53      	ldr	r3, [pc, #332]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	4a52      	ldr	r2, [pc, #328]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049fc:	4b50      	ldr	r3, [pc, #320]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	494d      	ldr	r1, [pc, #308]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d044      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d107      	bne.n	8004a32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a22:	4b47      	ldr	r3, [pc, #284]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d119      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e07f      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d003      	beq.n	8004a42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a3e:	2b03      	cmp	r3, #3
 8004a40:	d107      	bne.n	8004a52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a42:	4b3f      	ldr	r3, [pc, #252]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d109      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e06f      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a52:	4b3b      	ldr	r3, [pc, #236]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e067      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a62:	4b37      	ldr	r3, [pc, #220]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f023 0203 	bic.w	r2, r3, #3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4934      	ldr	r1, [pc, #208]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a74:	f7fd fc00 	bl	8002278 <HAL_GetTick>
 8004a78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7a:	e00a      	b.n	8004a92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a7c:	f7fd fbfc 	bl	8002278 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e04f      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	4b2b      	ldr	r3, [pc, #172]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 020c 	and.w	r2, r3, #12
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d1eb      	bne.n	8004a7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004aa4:	4b25      	ldr	r3, [pc, #148]	@ (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0307 	and.w	r3, r3, #7
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d20c      	bcs.n	8004acc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab2:	4b22      	ldr	r3, [pc, #136]	@ (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aba:	4b20      	ldr	r3, [pc, #128]	@ (8004b3c <HAL_RCC_ClockConfig+0x1b8>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0307 	and.w	r3, r3, #7
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d001      	beq.n	8004acc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e032      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ad8:	4b19      	ldr	r3, [pc, #100]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	4916      	ldr	r1, [pc, #88]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d009      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004af6:	4b12      	ldr	r3, [pc, #72]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	490e      	ldr	r1, [pc, #56]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b0a:	f000 f821 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	4b0b      	ldr	r3, [pc, #44]	@ (8004b40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	091b      	lsrs	r3, r3, #4
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	490a      	ldr	r1, [pc, #40]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c0>)
 8004b1c:	5ccb      	ldrb	r3, [r1, r3]
 8004b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b22:	4a09      	ldr	r2, [pc, #36]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b26:	4b09      	ldr	r3, [pc, #36]	@ (8004b4c <HAL_RCC_ClockConfig+0x1c8>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fd fb60 	bl	80021f0 <HAL_InitTick>

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	40023c00 	.word	0x40023c00
 8004b40:	40023800 	.word	0x40023800
 8004b44:	0800cdb0 	.word	0x0800cdb0
 8004b48:	20000000 	.word	0x20000000
 8004b4c:	20000004 	.word	0x20000004

08004b50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b54:	b094      	sub	sp, #80	@ 0x50
 8004b56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b68:	4b79      	ldr	r3, [pc, #484]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 030c 	and.w	r3, r3, #12
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d00d      	beq.n	8004b90 <HAL_RCC_GetSysClockFreq+0x40>
 8004b74:	2b08      	cmp	r3, #8
 8004b76:	f200 80e1 	bhi.w	8004d3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <HAL_RCC_GetSysClockFreq+0x34>
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	d003      	beq.n	8004b8a <HAL_RCC_GetSysClockFreq+0x3a>
 8004b82:	e0db      	b.n	8004d3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b84:	4b73      	ldr	r3, [pc, #460]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b86:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b88:	e0db      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b8a:	4b72      	ldr	r3, [pc, #456]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b8e:	e0d8      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b90:	4b6f      	ldr	r3, [pc, #444]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b98:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b9a:	4b6d      	ldr	r3, [pc, #436]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d063      	beq.n	8004c6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ba6:	4b6a      	ldr	r3, [pc, #424]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	099b      	lsrs	r3, r3, #6
 8004bac:	2200      	movs	r2, #0
 8004bae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bba:	2300      	movs	r3, #0
 8004bbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bc2:	4622      	mov	r2, r4
 8004bc4:	462b      	mov	r3, r5
 8004bc6:	f04f 0000 	mov.w	r0, #0
 8004bca:	f04f 0100 	mov.w	r1, #0
 8004bce:	0159      	lsls	r1, r3, #5
 8004bd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bd4:	0150      	lsls	r0, r2, #5
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	460b      	mov	r3, r1
 8004bda:	4621      	mov	r1, r4
 8004bdc:	1a51      	subs	r1, r2, r1
 8004bde:	6139      	str	r1, [r7, #16]
 8004be0:	4629      	mov	r1, r5
 8004be2:	eb63 0301 	sbc.w	r3, r3, r1
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	f04f 0200 	mov.w	r2, #0
 8004bec:	f04f 0300 	mov.w	r3, #0
 8004bf0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bf4:	4659      	mov	r1, fp
 8004bf6:	018b      	lsls	r3, r1, #6
 8004bf8:	4651      	mov	r1, sl
 8004bfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bfe:	4651      	mov	r1, sl
 8004c00:	018a      	lsls	r2, r1, #6
 8004c02:	4651      	mov	r1, sl
 8004c04:	ebb2 0801 	subs.w	r8, r2, r1
 8004c08:	4659      	mov	r1, fp
 8004c0a:	eb63 0901 	sbc.w	r9, r3, r1
 8004c0e:	f04f 0200 	mov.w	r2, #0
 8004c12:	f04f 0300 	mov.w	r3, #0
 8004c16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c22:	4690      	mov	r8, r2
 8004c24:	4699      	mov	r9, r3
 8004c26:	4623      	mov	r3, r4
 8004c28:	eb18 0303 	adds.w	r3, r8, r3
 8004c2c:	60bb      	str	r3, [r7, #8]
 8004c2e:	462b      	mov	r3, r5
 8004c30:	eb49 0303 	adc.w	r3, r9, r3
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	f04f 0200 	mov.w	r2, #0
 8004c3a:	f04f 0300 	mov.w	r3, #0
 8004c3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c42:	4629      	mov	r1, r5
 8004c44:	028b      	lsls	r3, r1, #10
 8004c46:	4621      	mov	r1, r4
 8004c48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c4c:	4621      	mov	r1, r4
 8004c4e:	028a      	lsls	r2, r1, #10
 8004c50:	4610      	mov	r0, r2
 8004c52:	4619      	mov	r1, r3
 8004c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c56:	2200      	movs	r2, #0
 8004c58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c60:	f7fb fff2 	bl	8000c48 <__aeabi_uldivmod>
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	4613      	mov	r3, r2
 8004c6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c6c:	e058      	b.n	8004d20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c6e:	4b38      	ldr	r3, [pc, #224]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	099b      	lsrs	r3, r3, #6
 8004c74:	2200      	movs	r2, #0
 8004c76:	4618      	mov	r0, r3
 8004c78:	4611      	mov	r1, r2
 8004c7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c7e:	623b      	str	r3, [r7, #32]
 8004c80:	2300      	movs	r3, #0
 8004c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c88:	4642      	mov	r2, r8
 8004c8a:	464b      	mov	r3, r9
 8004c8c:	f04f 0000 	mov.w	r0, #0
 8004c90:	f04f 0100 	mov.w	r1, #0
 8004c94:	0159      	lsls	r1, r3, #5
 8004c96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c9a:	0150      	lsls	r0, r2, #5
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	4641      	mov	r1, r8
 8004ca2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ca6:	4649      	mov	r1, r9
 8004ca8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004cac:	f04f 0200 	mov.w	r2, #0
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cb8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cbc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cc0:	ebb2 040a 	subs.w	r4, r2, sl
 8004cc4:	eb63 050b 	sbc.w	r5, r3, fp
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	00eb      	lsls	r3, r5, #3
 8004cd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cd6:	00e2      	lsls	r2, r4, #3
 8004cd8:	4614      	mov	r4, r2
 8004cda:	461d      	mov	r5, r3
 8004cdc:	4643      	mov	r3, r8
 8004cde:	18e3      	adds	r3, r4, r3
 8004ce0:	603b      	str	r3, [r7, #0]
 8004ce2:	464b      	mov	r3, r9
 8004ce4:	eb45 0303 	adc.w	r3, r5, r3
 8004ce8:	607b      	str	r3, [r7, #4]
 8004cea:	f04f 0200 	mov.w	r2, #0
 8004cee:	f04f 0300 	mov.w	r3, #0
 8004cf2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	028b      	lsls	r3, r1, #10
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d00:	4621      	mov	r1, r4
 8004d02:	028a      	lsls	r2, r1, #10
 8004d04:	4610      	mov	r0, r2
 8004d06:	4619      	mov	r1, r3
 8004d08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	61bb      	str	r3, [r7, #24]
 8004d0e:	61fa      	str	r2, [r7, #28]
 8004d10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d14:	f7fb ff98 	bl	8000c48 <__aeabi_uldivmod>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d20:	4b0b      	ldr	r3, [pc, #44]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	0c1b      	lsrs	r3, r3, #16
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d3a:	e002      	b.n	8004d42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d3c:	4b05      	ldr	r3, [pc, #20]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3750      	adds	r7, #80	@ 0x50
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d4e:	bf00      	nop
 8004d50:	40023800 	.word	0x40023800
 8004d54:	00f42400 	.word	0x00f42400

08004d58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d5c:	4b03      	ldr	r3, [pc, #12]	@ (8004d6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	20000000 	.word	0x20000000

08004d70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e07b      	b.n	8004e7a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d108      	bne.n	8004d9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d92:	d009      	beq.n	8004da8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	61da      	str	r2, [r3, #28]
 8004d9a:	e005      	b.n	8004da8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d106      	bne.n	8004dc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fc ffd4 	bl	8001d70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2202      	movs	r2, #2
 8004dcc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004df0:	431a      	orrs	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	431a      	orrs	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	695b      	ldr	r3, [r3, #20]
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e18:	431a      	orrs	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e22:	431a      	orrs	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e2c:	ea42 0103 	orr.w	r1, r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e34:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	0c1b      	lsrs	r3, r3, #16
 8004e46:	f003 0104 	and.w	r1, r3, #4
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4e:	f003 0210 	and.w	r2, r3, #16
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	69da      	ldr	r2, [r3, #28]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b088      	sub	sp, #32
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	60f8      	str	r0, [r7, #12]
 8004e8a:	60b9      	str	r1, [r7, #8]
 8004e8c:	603b      	str	r3, [r7, #0]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e92:	f7fd f9f1 	bl	8002278 <HAL_GetTick>
 8004e96:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004e98:	88fb      	ldrh	r3, [r7, #6]
 8004e9a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d001      	beq.n	8004eac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	e12a      	b.n	8005102 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d002      	beq.n	8004eb8 <HAL_SPI_Transmit+0x36>
 8004eb2:	88fb      	ldrh	r3, [r7, #6]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e122      	b.n	8005102 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d101      	bne.n	8004eca <HAL_SPI_Transmit+0x48>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	e11b      	b.n	8005102 <HAL_SPI_Transmit+0x280>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2203      	movs	r2, #3
 8004ed6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	88fa      	ldrh	r2, [r7, #6]
 8004eea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	88fa      	ldrh	r2, [r7, #6]
 8004ef0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f18:	d10f      	bne.n	8004f3a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f38:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f44:	2b40      	cmp	r3, #64	@ 0x40
 8004f46:	d007      	beq.n	8004f58 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f60:	d152      	bne.n	8005008 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d002      	beq.n	8004f70 <HAL_SPI_Transmit+0xee>
 8004f6a:	8b7b      	ldrh	r3, [r7, #26]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d145      	bne.n	8004ffc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f74:	881a      	ldrh	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f80:	1c9a      	adds	r2, r3, #2
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f94:	e032      	b.n	8004ffc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d112      	bne.n	8004fca <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa8:	881a      	ldrh	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb4:	1c9a      	adds	r2, r3, #2
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004fc8:	e018      	b.n	8004ffc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fca:	f7fd f955 	bl	8002278 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d803      	bhi.n	8004fe2 <HAL_SPI_Transmit+0x160>
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fe0:	d102      	bne.n	8004fe8 <HAL_SPI_Transmit+0x166>
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d109      	bne.n	8004ffc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e082      	b.n	8005102 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005000:	b29b      	uxth	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1c7      	bne.n	8004f96 <HAL_SPI_Transmit+0x114>
 8005006:	e053      	b.n	80050b0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <HAL_SPI_Transmit+0x194>
 8005010:	8b7b      	ldrh	r3, [r7, #26]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d147      	bne.n	80050a6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	330c      	adds	r3, #12
 8005020:	7812      	ldrb	r2, [r2, #0]
 8005022:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005028:	1c5a      	adds	r2, r3, #1
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800503c:	e033      	b.n	80050a6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f003 0302 	and.w	r3, r3, #2
 8005048:	2b02      	cmp	r3, #2
 800504a:	d113      	bne.n	8005074 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	330c      	adds	r3, #12
 8005056:	7812      	ldrb	r2, [r2, #0]
 8005058:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005068:	b29b      	uxth	r3, r3
 800506a:	3b01      	subs	r3, #1
 800506c:	b29a      	uxth	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005072:	e018      	b.n	80050a6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005074:	f7fd f900 	bl	8002278 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	683a      	ldr	r2, [r7, #0]
 8005080:	429a      	cmp	r2, r3
 8005082:	d803      	bhi.n	800508c <HAL_SPI_Transmit+0x20a>
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508a:	d102      	bne.n	8005092 <HAL_SPI_Transmit+0x210>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d109      	bne.n	80050a6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e02d      	b.n	8005102 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1c6      	bne.n	800503e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050b0:	69fa      	ldr	r2, [r7, #28]
 80050b2:	6839      	ldr	r1, [r7, #0]
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 fdd1 	bl	8005c5c <SPI_EndRxTxTransaction>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10a      	bne.n	80050e4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80050ce:	2300      	movs	r3, #0
 80050d0:	617b      	str	r3, [r7, #20]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	617b      	str	r3, [r7, #20]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	617b      	str	r3, [r7, #20]
 80050e2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d001      	beq.n	8005100 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e000      	b.n	8005102 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005100:	2300      	movs	r3, #0
  }
}
 8005102:	4618      	mov	r0, r3
 8005104:	3720      	adds	r7, #32
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b08a      	sub	sp, #40	@ 0x28
 800510e:	af00      	add	r7, sp, #0
 8005110:	60f8      	str	r0, [r7, #12]
 8005112:	60b9      	str	r1, [r7, #8]
 8005114:	607a      	str	r2, [r7, #4]
 8005116:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005118:	2301      	movs	r3, #1
 800511a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800511c:	f7fd f8ac 	bl	8002278 <HAL_GetTick>
 8005120:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005128:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005130:	887b      	ldrh	r3, [r7, #2]
 8005132:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005134:	7ffb      	ldrb	r3, [r7, #31]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d00c      	beq.n	8005154 <HAL_SPI_TransmitReceive+0x4a>
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005140:	d106      	bne.n	8005150 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d102      	bne.n	8005150 <HAL_SPI_TransmitReceive+0x46>
 800514a:	7ffb      	ldrb	r3, [r7, #31]
 800514c:	2b04      	cmp	r3, #4
 800514e:	d001      	beq.n	8005154 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005150:	2302      	movs	r3, #2
 8005152:	e17f      	b.n	8005454 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d005      	beq.n	8005166 <HAL_SPI_TransmitReceive+0x5c>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <HAL_SPI_TransmitReceive+0x5c>
 8005160:	887b      	ldrh	r3, [r7, #2]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e174      	b.n	8005454 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005170:	2b01      	cmp	r3, #1
 8005172:	d101      	bne.n	8005178 <HAL_SPI_TransmitReceive+0x6e>
 8005174:	2302      	movs	r3, #2
 8005176:	e16d      	b.n	8005454 <HAL_SPI_TransmitReceive+0x34a>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005186:	b2db      	uxtb	r3, r3
 8005188:	2b04      	cmp	r3, #4
 800518a:	d003      	beq.n	8005194 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2205      	movs	r2, #5
 8005190:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	887a      	ldrh	r2, [r7, #2]
 80051a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	887a      	ldrh	r2, [r7, #2]
 80051aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	887a      	ldrh	r2, [r7, #2]
 80051b6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	887a      	ldrh	r2, [r7, #2]
 80051bc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d4:	2b40      	cmp	r3, #64	@ 0x40
 80051d6:	d007      	beq.n	80051e8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051f0:	d17e      	bne.n	80052f0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d002      	beq.n	8005200 <HAL_SPI_TransmitReceive+0xf6>
 80051fa:	8afb      	ldrh	r3, [r7, #22]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d16c      	bne.n	80052da <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005204:	881a      	ldrh	r2, [r3, #0]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005210:	1c9a      	adds	r2, r3, #2
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800521a:	b29b      	uxth	r3, r3
 800521c:	3b01      	subs	r3, #1
 800521e:	b29a      	uxth	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005224:	e059      	b.n	80052da <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b02      	cmp	r3, #2
 8005232:	d11b      	bne.n	800526c <HAL_SPI_TransmitReceive+0x162>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005238:	b29b      	uxth	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d016      	beq.n	800526c <HAL_SPI_TransmitReceive+0x162>
 800523e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005240:	2b01      	cmp	r3, #1
 8005242:	d113      	bne.n	800526c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005248:	881a      	ldrh	r2, [r3, #0]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005254:	1c9a      	adds	r2, r3, #2
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800525e:	b29b      	uxth	r3, r3
 8005260:	3b01      	subs	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005268:	2300      	movs	r3, #0
 800526a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b01      	cmp	r3, #1
 8005278:	d119      	bne.n	80052ae <HAL_SPI_TransmitReceive+0x1a4>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800527e:	b29b      	uxth	r3, r3
 8005280:	2b00      	cmp	r3, #0
 8005282:	d014      	beq.n	80052ae <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68da      	ldr	r2, [r3, #12]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528e:	b292      	uxth	r2, r2
 8005290:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005296:	1c9a      	adds	r2, r3, #2
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	3b01      	subs	r3, #1
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052aa:	2301      	movs	r3, #1
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052ae:	f7fc ffe3 	bl	8002278 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d80d      	bhi.n	80052da <HAL_SPI_TransmitReceive+0x1d0>
 80052be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c4:	d009      	beq.n	80052da <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e0bc      	b.n	8005454 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052de:	b29b      	uxth	r3, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1a0      	bne.n	8005226 <HAL_SPI_TransmitReceive+0x11c>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d19b      	bne.n	8005226 <HAL_SPI_TransmitReceive+0x11c>
 80052ee:	e082      	b.n	80053f6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d002      	beq.n	80052fe <HAL_SPI_TransmitReceive+0x1f4>
 80052f8:	8afb      	ldrh	r3, [r7, #22]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d171      	bne.n	80053e2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	330c      	adds	r3, #12
 8005308:	7812      	ldrb	r2, [r2, #0]
 800530a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005310:	1c5a      	adds	r2, r3, #1
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800531a:	b29b      	uxth	r3, r3
 800531c:	3b01      	subs	r3, #1
 800531e:	b29a      	uxth	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005324:	e05d      	b.n	80053e2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f003 0302 	and.w	r3, r3, #2
 8005330:	2b02      	cmp	r3, #2
 8005332:	d11c      	bne.n	800536e <HAL_SPI_TransmitReceive+0x264>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d017      	beq.n	800536e <HAL_SPI_TransmitReceive+0x264>
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	2b01      	cmp	r3, #1
 8005342:	d114      	bne.n	800536e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	330c      	adds	r3, #12
 800534e:	7812      	ldrb	r2, [r2, #0]
 8005350:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005356:	1c5a      	adds	r2, r3, #1
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005360:	b29b      	uxth	r3, r3
 8005362:	3b01      	subs	r3, #1
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800536a:	2300      	movs	r3, #0
 800536c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b01      	cmp	r3, #1
 800537a:	d119      	bne.n	80053b0 <HAL_SPI_TransmitReceive+0x2a6>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d014      	beq.n	80053b0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68da      	ldr	r2, [r3, #12]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005390:	b2d2      	uxtb	r2, r2
 8005392:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005398:	1c5a      	adds	r2, r3, #1
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80053ac:	2301      	movs	r3, #1
 80053ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80053b0:	f7fc ff62 	bl	8002278 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053bc:	429a      	cmp	r2, r3
 80053be:	d803      	bhi.n	80053c8 <HAL_SPI_TransmitReceive+0x2be>
 80053c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c6:	d102      	bne.n	80053ce <HAL_SPI_TransmitReceive+0x2c4>
 80053c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d109      	bne.n	80053e2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e038      	b.n	8005454 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d19c      	bne.n	8005326 <HAL_SPI_TransmitReceive+0x21c>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d197      	bne.n	8005326 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053f6:	6a3a      	ldr	r2, [r7, #32]
 80053f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f000 fc2e 	bl	8005c5c <SPI_EndRxTxTransaction>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d008      	beq.n	8005418 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2220      	movs	r2, #32
 800540a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e01d      	b.n	8005454 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10a      	bne.n	8005436 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005420:	2300      	movs	r3, #0
 8005422:	613b      	str	r3, [r7, #16]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	613b      	str	r3, [r7, #16]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	613b      	str	r3, [r7, #16]
 8005434:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2201      	movs	r2, #1
 800543a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005452:	2300      	movs	r3, #0
  }
}
 8005454:	4618      	mov	r0, r3
 8005456:	3728      	adds	r7, #40	@ 0x28
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b086      	sub	sp, #24
 8005460:	af00      	add	r7, sp, #0
 8005462:	60f8      	str	r0, [r7, #12]
 8005464:	60b9      	str	r1, [r7, #8]
 8005466:	607a      	str	r2, [r7, #4]
 8005468:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005470:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005478:	7dfb      	ldrb	r3, [r7, #23]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d00c      	beq.n	8005498 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005484:	d106      	bne.n	8005494 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d102      	bne.n	8005494 <HAL_SPI_TransmitReceive_DMA+0x38>
 800548e:	7dfb      	ldrb	r3, [r7, #23]
 8005490:	2b04      	cmp	r3, #4
 8005492:	d001      	beq.n	8005498 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 8005494:	2302      	movs	r3, #2
 8005496:	e0cf      	b.n	8005638 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d005      	beq.n	80054aa <HAL_SPI_TransmitReceive_DMA+0x4e>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <HAL_SPI_TransmitReceive_DMA+0x4e>
 80054a4:	887b      	ldrh	r3, [r7, #2]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e0c4      	b.n	8005638 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d101      	bne.n	80054bc <HAL_SPI_TransmitReceive_DMA+0x60>
 80054b8:	2302      	movs	r3, #2
 80054ba:	e0bd      	b.n	8005638 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d003      	beq.n	80054d8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2205      	movs	r2, #5
 80054d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	887a      	ldrh	r2, [r7, #2]
 80054e8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	887a      	ldrh	r2, [r7, #2]
 80054ee:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	887a      	ldrh	r2, [r7, #2]
 80054fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	887a      	ldrh	r2, [r7, #2]
 8005500:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b04      	cmp	r3, #4
 8005518:	d108      	bne.n	800552c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551e:	4a48      	ldr	r2, [pc, #288]	@ (8005640 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005520:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005526:	4a47      	ldr	r2, [pc, #284]	@ (8005644 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005528:	63da      	str	r2, [r3, #60]	@ 0x3c
 800552a:	e007      	b.n	800553c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005530:	4a45      	ldr	r2, [pc, #276]	@ (8005648 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8005532:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005538:	4a44      	ldr	r2, [pc, #272]	@ (800564c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800553a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005540:	4a43      	ldr	r2, [pc, #268]	@ (8005650 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005542:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005548:	2200      	movs	r2, #0
 800554a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	330c      	adds	r3, #12
 8005556:	4619      	mov	r1, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005562:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005564:	f7fd f878 	bl	8002658 <HAL_DMA_Start_IT>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00b      	beq.n	8005586 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005572:	f043 0210 	orr.w	r2, r3, #16
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e058      	b.n	8005638 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685a      	ldr	r2, [r3, #4]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f042 0201 	orr.w	r2, r2, #1
 8005594:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800559a:	2200      	movs	r2, #0
 800559c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a2:	2200      	movs	r2, #0
 80055a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055aa:	2200      	movs	r2, #0
 80055ac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055b2:	2200      	movs	r2, #0
 80055b4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055be:	4619      	mov	r1, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	330c      	adds	r3, #12
 80055c6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055cc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80055ce:	f7fd f843 	bl	8002658 <HAL_DMA_Start_IT>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00b      	beq.n	80055f0 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055dc:	f043 0210 	orr.w	r2, r3, #16
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e023      	b.n	8005638 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055fa:	2b40      	cmp	r3, #64	@ 0x40
 80055fc:	d007      	beq.n	800560e <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800560c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f042 0220 	orr.w	r2, r2, #32
 8005624:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	685a      	ldr	r2, [r3, #4]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f042 0202 	orr.w	r2, r2, #2
 8005634:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	080059e1 	.word	0x080059e1
 8005644:	080058a9 	.word	0x080058a9
 8005648:	080059fd 	.word	0x080059fd
 800564c:	08005951 	.word	0x08005951
 8005650:	08005a19 	.word	0x08005a19

08005654 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b088      	sub	sp, #32
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10e      	bne.n	8005694 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800567c:	2b00      	cmp	r3, #0
 800567e:	d009      	beq.n	8005694 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005686:	2b00      	cmp	r3, #0
 8005688:	d004      	beq.n	8005694 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	4798      	blx	r3
    return;
 8005692:	e0ce      	b.n	8005832 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d009      	beq.n	80056b2 <HAL_SPI_IRQHandler+0x5e>
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d004      	beq.n	80056b2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	4798      	blx	r3
    return;
 80056b0:	e0bf      	b.n	8005832 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	f003 0320 	and.w	r3, r3, #32
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10a      	bne.n	80056d2 <HAL_SPI_IRQHandler+0x7e>
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d105      	bne.n	80056d2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 80b0 	beq.w	8005832 <HAL_SPI_IRQHandler+0x1de>
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f000 80aa 	beq.w	8005832 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80056de:	69bb      	ldr	r3, [r7, #24]
 80056e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d023      	beq.n	8005730 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b03      	cmp	r3, #3
 80056f2:	d011      	beq.n	8005718 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f8:	f043 0204 	orr.w	r2, r3, #4
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005700:	2300      	movs	r3, #0
 8005702:	617b      	str	r3, [r7, #20]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	617b      	str	r3, [r7, #20]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	617b      	str	r3, [r7, #20]
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	e00b      	b.n	8005730 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005718:	2300      	movs	r3, #0
 800571a:	613b      	str	r3, [r7, #16]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	613b      	str	r3, [r7, #16]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	613b      	str	r3, [r7, #16]
 800572c:	693b      	ldr	r3, [r7, #16]
        return;
 800572e:	e080      	b.n	8005832 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	f003 0320 	and.w	r3, r3, #32
 8005736:	2b00      	cmp	r3, #0
 8005738:	d014      	beq.n	8005764 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800573e:	f043 0201 	orr.w	r2, r3, #1
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005746:	2300      	movs	r3, #0
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	60fb      	str	r3, [r7, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00c      	beq.n	8005788 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005772:	f043 0208 	orr.w	r2, r3, #8
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800577a:	2300      	movs	r3, #0
 800577c:	60bb      	str	r3, [r7, #8]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	60bb      	str	r3, [r7, #8]
 8005786:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800578c:	2b00      	cmp	r3, #0
 800578e:	d04f      	beq.n	8005830 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685a      	ldr	r2, [r3, #4]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800579e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d104      	bne.n	80057bc <HAL_SPI_IRQHandler+0x168>
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d034      	beq.n	8005826 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 0203 	bic.w	r2, r2, #3
 80057ca:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d011      	beq.n	80057f8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057d8:	4a17      	ldr	r2, [pc, #92]	@ (8005838 <HAL_SPI_IRQHandler+0x1e4>)
 80057da:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7fc ff91 	bl	8002708 <HAL_DMA_Abort_IT>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d005      	beq.n	80057f8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d016      	beq.n	800582e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005804:	4a0c      	ldr	r2, [pc, #48]	@ (8005838 <HAL_SPI_IRQHandler+0x1e4>)
 8005806:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800580c:	4618      	mov	r0, r3
 800580e:	f7fc ff7b 	bl	8002708 <HAL_DMA_Abort_IT>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00a      	beq.n	800582e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800581c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005824:	e003      	b.n	800582e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f826 	bl	8005878 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800582c:	e000      	b.n	8005830 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800582e:	bf00      	nop
    return;
 8005830:	bf00      	nop
  }
}
 8005832:	3720      	adds	r7, #32
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	08005a59 	.word	0x08005a59

0800583c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800589a:	b2db      	uxtb	r3, r3
}
 800589c:	4618      	mov	r0, r3
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058b6:	f7fc fcdf 	bl	8002278 <HAL_GetTick>
 80058ba:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058ca:	d03b      	beq.n	8005944 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f022 0220 	bic.w	r2, r2, #32
 80058da:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10d      	bne.n	8005900 <SPI_DMAReceiveCplt+0x58>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058ec:	d108      	bne.n	8005900 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	685a      	ldr	r2, [r3, #4]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f022 0203 	bic.w	r2, r2, #3
 80058fc:	605a      	str	r2, [r3, #4]
 80058fe:	e007      	b.n	8005910 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0201 	bic.w	r2, r2, #1
 800590e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005910:	68ba      	ldr	r2, [r7, #8]
 8005912:	2164      	movs	r1, #100	@ 0x64
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f000 f93b 	bl	8005b90 <SPI_EndRxTransaction>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d002      	beq.n	8005926 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005938:	2b00      	cmp	r3, #0
 800593a:	d003      	beq.n	8005944 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f7ff ff9b 	bl	8005878 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005942:	e002      	b.n	800594a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f7ff ff79 	bl	800583c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800595e:	f7fc fc8b 	bl	8002278 <HAL_GetTick>
 8005962:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800596e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005972:	d02f      	beq.n	80059d4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0220 	bic.w	r2, r2, #32
 8005982:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005984:	68ba      	ldr	r2, [r7, #8]
 8005986:	2164      	movs	r1, #100	@ 0x64
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f000 f967 	bl	8005c5c <SPI_EndRxTxTransaction>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d005      	beq.n	80059a0 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005998:	f043 0220 	orr.w	r2, r3, #32
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	685a      	ldr	r2, [r3, #4]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0203 	bic.w	r2, r2, #3
 80059ae:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f7ff ff53 	bl	8005878 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80059d2:	e002      	b.n	80059da <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	f7fb ffb7 	bl	8001948 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ec:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80059ee:	68f8      	ldr	r0, [r7, #12]
 80059f0:	f7ff ff2e 	bl	8005850 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a08:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f7ff ff2a 	bl	8005864 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a10:	bf00      	nop
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a24:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685a      	ldr	r2, [r3, #4]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f022 0203 	bic.w	r2, r2, #3
 8005a34:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3a:	f043 0210 	orr.w	r2, r3, #16
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f7ff ff14 	bl	8005878 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a50:	bf00      	nop
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a64:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f7ff ff00 	bl	8005878 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a78:	bf00      	nop
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b088      	sub	sp, #32
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	603b      	str	r3, [r7, #0]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a90:	f7fc fbf2 	bl	8002278 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a98:	1a9b      	subs	r3, r3, r2
 8005a9a:	683a      	ldr	r2, [r7, #0]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005aa0:	f7fc fbea 	bl	8002278 <HAL_GetTick>
 8005aa4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aa6:	4b39      	ldr	r3, [pc, #228]	@ (8005b8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	015b      	lsls	r3, r3, #5
 8005aac:	0d1b      	lsrs	r3, r3, #20
 8005aae:	69fa      	ldr	r2, [r7, #28]
 8005ab0:	fb02 f303 	mul.w	r3, r2, r3
 8005ab4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ab6:	e054      	b.n	8005b62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abe:	d050      	beq.n	8005b62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ac0:	f7fc fbda 	bl	8002278 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	69fa      	ldr	r2, [r7, #28]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d902      	bls.n	8005ad6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d13d      	bne.n	8005b52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ae4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005aee:	d111      	bne.n	8005b14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005af8:	d004      	beq.n	8005b04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b02:	d107      	bne.n	8005b14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b1c:	d10f      	bne.n	8005b3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b2c:	601a      	str	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e017      	b.n	8005b82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d101      	bne.n	8005b5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	3b01      	subs	r3, #1
 8005b60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689a      	ldr	r2, [r3, #8]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	bf0c      	ite	eq
 8005b72:	2301      	moveq	r3, #1
 8005b74:	2300      	movne	r3, #0
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	461a      	mov	r2, r3
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d19b      	bne.n	8005ab8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3720      	adds	r7, #32
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	20000000 	.word	0x20000000

08005b90 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af02      	add	r7, sp, #8
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ba4:	d111      	bne.n	8005bca <SPI_EndRxTransaction+0x3a>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bae:	d004      	beq.n	8005bba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bb8:	d107      	bne.n	8005bca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bc8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bd2:	d12a      	bne.n	8005c2a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bdc:	d012      	beq.n	8005c04 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	2200      	movs	r2, #0
 8005be6:	2180      	movs	r1, #128	@ 0x80
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f7ff ff49 	bl	8005a80 <SPI_WaitFlagStateUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d02d      	beq.n	8005c50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bf8:	f043 0220 	orr.w	r2, r3, #32
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e026      	b.n	8005c52 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f7ff ff36 	bl	8005a80 <SPI_WaitFlagStateUntilTimeout>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d01a      	beq.n	8005c50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c1e:	f043 0220 	orr.w	r2, r3, #32
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e013      	b.n	8005c52 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	2200      	movs	r2, #0
 8005c32:	2101      	movs	r1, #1
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f7ff ff23 	bl	8005a80 <SPI_WaitFlagStateUntilTimeout>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d007      	beq.n	8005c50 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c44:	f043 0220 	orr.w	r2, r3, #32
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e000      	b.n	8005c52 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
	...

08005c5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b088      	sub	sp, #32
 8005c60:	af02      	add	r7, sp, #8
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	9300      	str	r3, [sp, #0]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	2102      	movs	r1, #2
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f7ff ff04 	bl	8005a80 <SPI_WaitFlagStateUntilTimeout>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d007      	beq.n	8005c8e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c82:	f043 0220 	orr.w	r2, r3, #32
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e032      	b.n	8005cf4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005cfc <SPI_EndRxTxTransaction+0xa0>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a1b      	ldr	r2, [pc, #108]	@ (8005d00 <SPI_EndRxTxTransaction+0xa4>)
 8005c94:	fba2 2303 	umull	r2, r3, r2, r3
 8005c98:	0d5b      	lsrs	r3, r3, #21
 8005c9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005c9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ca2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cac:	d112      	bne.n	8005cd4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	2180      	movs	r1, #128	@ 0x80
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f7ff fee1 	bl	8005a80 <SPI_WaitFlagStateUntilTimeout>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d016      	beq.n	8005cf2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc8:	f043 0220 	orr.w	r2, r3, #32
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e00f      	b.n	8005cf4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00a      	beq.n	8005cf0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cea:	2b80      	cmp	r3, #128	@ 0x80
 8005cec:	d0f2      	beq.n	8005cd4 <SPI_EndRxTxTransaction+0x78>
 8005cee:	e000      	b.n	8005cf2 <SPI_EndRxTxTransaction+0x96>
        break;
 8005cf0:	bf00      	nop
  }

  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3718      	adds	r7, #24
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	20000000 	.word	0x20000000
 8005d00:	165e9f81 	.word	0x165e9f81

08005d04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d04:	b084      	sub	sp, #16
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b084      	sub	sp, #16
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
 8005d0e:	f107 001c 	add.w	r0, r7, #28
 8005d12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d16:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d123      	bne.n	8005d66 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d22:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005d32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005d46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d105      	bne.n	8005d5a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f001 fae8 	bl	8007330 <USB_CoreReset>
 8005d60:	4603      	mov	r3, r0
 8005d62:	73fb      	strb	r3, [r7, #15]
 8005d64:	e01b      	b.n	8005d9e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f001 fadc 	bl	8007330 <USB_CoreReset>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005d7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d106      	bne.n	8005d92 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d90:	e005      	b.n	8005d9e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005d9e:	7fbb      	ldrb	r3, [r7, #30]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d10b      	bne.n	8005dbc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f043 0206 	orr.w	r2, r3, #6
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	f043 0220 	orr.w	r2, r3, #32
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3710      	adds	r7, #16
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005dc8:	b004      	add	sp, #16
 8005dca:	4770      	bx	lr

08005dcc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b087      	sub	sp, #28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005dda:	79fb      	ldrb	r3, [r7, #7]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d165      	bne.n	8005eac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	4a41      	ldr	r2, [pc, #260]	@ (8005ee8 <USB_SetTurnaroundTime+0x11c>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d906      	bls.n	8005df6 <USB_SetTurnaroundTime+0x2a>
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	4a40      	ldr	r2, [pc, #256]	@ (8005eec <USB_SetTurnaroundTime+0x120>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d202      	bcs.n	8005df6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005df0:	230f      	movs	r3, #15
 8005df2:	617b      	str	r3, [r7, #20]
 8005df4:	e062      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	4a3c      	ldr	r2, [pc, #240]	@ (8005eec <USB_SetTurnaroundTime+0x120>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d306      	bcc.n	8005e0c <USB_SetTurnaroundTime+0x40>
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	4a3b      	ldr	r2, [pc, #236]	@ (8005ef0 <USB_SetTurnaroundTime+0x124>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d202      	bcs.n	8005e0c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005e06:	230e      	movs	r3, #14
 8005e08:	617b      	str	r3, [r7, #20]
 8005e0a:	e057      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	4a38      	ldr	r2, [pc, #224]	@ (8005ef0 <USB_SetTurnaroundTime+0x124>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d306      	bcc.n	8005e22 <USB_SetTurnaroundTime+0x56>
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	4a37      	ldr	r2, [pc, #220]	@ (8005ef4 <USB_SetTurnaroundTime+0x128>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d202      	bcs.n	8005e22 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005e1c:	230d      	movs	r3, #13
 8005e1e:	617b      	str	r3, [r7, #20]
 8005e20:	e04c      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	4a33      	ldr	r2, [pc, #204]	@ (8005ef4 <USB_SetTurnaroundTime+0x128>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d306      	bcc.n	8005e38 <USB_SetTurnaroundTime+0x6c>
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	4a32      	ldr	r2, [pc, #200]	@ (8005ef8 <USB_SetTurnaroundTime+0x12c>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d802      	bhi.n	8005e38 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005e32:	230c      	movs	r3, #12
 8005e34:	617b      	str	r3, [r7, #20]
 8005e36:	e041      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8005ef8 <USB_SetTurnaroundTime+0x12c>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d906      	bls.n	8005e4e <USB_SetTurnaroundTime+0x82>
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	4a2e      	ldr	r2, [pc, #184]	@ (8005efc <USB_SetTurnaroundTime+0x130>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d802      	bhi.n	8005e4e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005e48:	230b      	movs	r3, #11
 8005e4a:	617b      	str	r3, [r7, #20]
 8005e4c:	e036      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	4a2a      	ldr	r2, [pc, #168]	@ (8005efc <USB_SetTurnaroundTime+0x130>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d906      	bls.n	8005e64 <USB_SetTurnaroundTime+0x98>
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	4a29      	ldr	r2, [pc, #164]	@ (8005f00 <USB_SetTurnaroundTime+0x134>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d802      	bhi.n	8005e64 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005e5e:	230a      	movs	r3, #10
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	e02b      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	4a26      	ldr	r2, [pc, #152]	@ (8005f00 <USB_SetTurnaroundTime+0x134>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d906      	bls.n	8005e7a <USB_SetTurnaroundTime+0xae>
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	4a25      	ldr	r2, [pc, #148]	@ (8005f04 <USB_SetTurnaroundTime+0x138>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d202      	bcs.n	8005e7a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005e74:	2309      	movs	r3, #9
 8005e76:	617b      	str	r3, [r7, #20]
 8005e78:	e020      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	4a21      	ldr	r2, [pc, #132]	@ (8005f04 <USB_SetTurnaroundTime+0x138>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d306      	bcc.n	8005e90 <USB_SetTurnaroundTime+0xc4>
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	4a20      	ldr	r2, [pc, #128]	@ (8005f08 <USB_SetTurnaroundTime+0x13c>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d802      	bhi.n	8005e90 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005e8a:	2308      	movs	r3, #8
 8005e8c:	617b      	str	r3, [r7, #20]
 8005e8e:	e015      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	4a1d      	ldr	r2, [pc, #116]	@ (8005f08 <USB_SetTurnaroundTime+0x13c>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d906      	bls.n	8005ea6 <USB_SetTurnaroundTime+0xda>
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	4a1c      	ldr	r2, [pc, #112]	@ (8005f0c <USB_SetTurnaroundTime+0x140>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d202      	bcs.n	8005ea6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005ea0:	2307      	movs	r3, #7
 8005ea2:	617b      	str	r3, [r7, #20]
 8005ea4:	e00a      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005ea6:	2306      	movs	r3, #6
 8005ea8:	617b      	str	r3, [r7, #20]
 8005eaa:	e007      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005eac:	79fb      	ldrb	r3, [r7, #7]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d102      	bne.n	8005eb8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005eb2:	2309      	movs	r3, #9
 8005eb4:	617b      	str	r3, [r7, #20]
 8005eb6:	e001      	b.n	8005ebc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005eb8:	2309      	movs	r3, #9
 8005eba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	68da      	ldr	r2, [r3, #12]
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	029b      	lsls	r3, r3, #10
 8005ed0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	371c      	adds	r7, #28
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	00d8acbf 	.word	0x00d8acbf
 8005eec:	00e4e1c0 	.word	0x00e4e1c0
 8005ef0:	00f42400 	.word	0x00f42400
 8005ef4:	01067380 	.word	0x01067380
 8005ef8:	011a499f 	.word	0x011a499f
 8005efc:	01312cff 	.word	0x01312cff
 8005f00:	014ca43f 	.word	0x014ca43f
 8005f04:	016e3600 	.word	0x016e3600
 8005f08:	01a6ab1f 	.word	0x01a6ab1f
 8005f0c:	01e84800 	.word	0x01e84800

08005f10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f043 0201 	orr.w	r2, r3, #1
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	f023 0201 	bic.w	r2, r3, #1
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d115      	bne.n	8005fa2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005f82:	200a      	movs	r0, #10
 8005f84:	f7fc f984 	bl	8002290 <HAL_Delay>
      ms += 10U;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	330a      	adds	r3, #10
 8005f8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f001 f93f 	bl	8007212 <USB_GetMode>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d01e      	beq.n	8005fd8 <USB_SetCurrentMode+0x84>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2bc7      	cmp	r3, #199	@ 0xc7
 8005f9e:	d9f0      	bls.n	8005f82 <USB_SetCurrentMode+0x2e>
 8005fa0:	e01a      	b.n	8005fd8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005fa2:	78fb      	ldrb	r3, [r7, #3]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d115      	bne.n	8005fd4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005fb4:	200a      	movs	r0, #10
 8005fb6:	f7fc f96b 	bl	8002290 <HAL_Delay>
      ms += 10U;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	330a      	adds	r3, #10
 8005fbe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f001 f926 	bl	8007212 <USB_GetMode>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d005      	beq.n	8005fd8 <USB_SetCurrentMode+0x84>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2bc7      	cmp	r3, #199	@ 0xc7
 8005fd0:	d9f0      	bls.n	8005fb4 <USB_SetCurrentMode+0x60>
 8005fd2:	e001      	b.n	8005fd8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e005      	b.n	8005fe4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2bc8      	cmp	r3, #200	@ 0xc8
 8005fdc:	d101      	bne.n	8005fe2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e000      	b.n	8005fe4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005fec:	b084      	sub	sp, #16
 8005fee:	b580      	push	{r7, lr}
 8005ff0:	b086      	sub	sp, #24
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
 8005ff6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005ffa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005ffe:	2300      	movs	r3, #0
 8006000:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006006:	2300      	movs	r3, #0
 8006008:	613b      	str	r3, [r7, #16]
 800600a:	e009      	b.n	8006020 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	3340      	adds	r3, #64	@ 0x40
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	2200      	movs	r2, #0
 8006018:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	3301      	adds	r3, #1
 800601e:	613b      	str	r3, [r7, #16]
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	2b0e      	cmp	r3, #14
 8006024:	d9f2      	bls.n	800600c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006026:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800602a:	2b00      	cmp	r3, #0
 800602c:	d11c      	bne.n	8006068 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800603c:	f043 0302 	orr.w	r3, r3, #2
 8006040:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006046:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006052:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800605e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	639a      	str	r2, [r3, #56]	@ 0x38
 8006066:	e00b      	b.n	8006080 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800606c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006078:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006086:	461a      	mov	r2, r3
 8006088:	2300      	movs	r3, #0
 800608a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800608c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006090:	2b01      	cmp	r3, #1
 8006092:	d10d      	bne.n	80060b0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006094:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006098:	2b00      	cmp	r3, #0
 800609a:	d104      	bne.n	80060a6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800609c:	2100      	movs	r1, #0
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f968 	bl	8006374 <USB_SetDevSpeed>
 80060a4:	e008      	b.n	80060b8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80060a6:	2101      	movs	r1, #1
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 f963 	bl	8006374 <USB_SetDevSpeed>
 80060ae:	e003      	b.n	80060b8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80060b0:	2103      	movs	r1, #3
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 f95e 	bl	8006374 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80060b8:	2110      	movs	r1, #16
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 f8fa 	bl	80062b4 <USB_FlushTxFifo>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 f924 	bl	8006318 <USB_FlushRxFifo>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060e0:	461a      	mov	r2, r3
 80060e2:	2300      	movs	r3, #0
 80060e4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060ec:	461a      	mov	r2, r3
 80060ee:	2300      	movs	r3, #0
 80060f0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060f8:	461a      	mov	r2, r3
 80060fa:	2300      	movs	r3, #0
 80060fc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060fe:	2300      	movs	r3, #0
 8006100:	613b      	str	r3, [r7, #16]
 8006102:	e043      	b.n	800618c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	4413      	add	r3, r2
 800610c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006116:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800611a:	d118      	bne.n	800614e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10a      	bne.n	8006138 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	015a      	lsls	r2, r3, #5
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4413      	add	r3, r2
 800612a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800612e:	461a      	mov	r2, r3
 8006130:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	e013      	b.n	8006160 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4413      	add	r3, r2
 8006140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006144:	461a      	mov	r2, r3
 8006146:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	e008      	b.n	8006160 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	015a      	lsls	r2, r3, #5
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	4413      	add	r3, r2
 8006156:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800615a:	461a      	mov	r2, r3
 800615c:	2300      	movs	r3, #0
 800615e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	015a      	lsls	r2, r3, #5
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	4413      	add	r3, r2
 8006168:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800616c:	461a      	mov	r2, r3
 800616e:	2300      	movs	r3, #0
 8006170:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	4413      	add	r3, r2
 800617a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800617e:	461a      	mov	r2, r3
 8006180:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006184:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	3301      	adds	r3, #1
 800618a:	613b      	str	r3, [r7, #16]
 800618c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006190:	461a      	mov	r2, r3
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	4293      	cmp	r3, r2
 8006196:	d3b5      	bcc.n	8006104 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006198:	2300      	movs	r3, #0
 800619a:	613b      	str	r3, [r7, #16]
 800619c:	e043      	b.n	8006226 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	015a      	lsls	r2, r3, #5
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	4413      	add	r3, r2
 80061a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061b4:	d118      	bne.n	80061e8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10a      	bne.n	80061d2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c8:	461a      	mov	r2, r3
 80061ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80061ce:	6013      	str	r3, [r2, #0]
 80061d0:	e013      	b.n	80061fa <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	015a      	lsls	r2, r3, #5
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4413      	add	r3, r2
 80061da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061de:	461a      	mov	r2, r3
 80061e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	e008      	b.n	80061fa <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061f4:	461a      	mov	r2, r3
 80061f6:	2300      	movs	r3, #0
 80061f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	015a      	lsls	r2, r3, #5
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	4413      	add	r3, r2
 8006202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006206:	461a      	mov	r2, r3
 8006208:	2300      	movs	r3, #0
 800620a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	015a      	lsls	r2, r3, #5
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	4413      	add	r3, r2
 8006214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006218:	461a      	mov	r2, r3
 800621a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800621e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	3301      	adds	r3, #1
 8006224:	613b      	str	r3, [r7, #16]
 8006226:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800622a:	461a      	mov	r2, r3
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	4293      	cmp	r3, r2
 8006230:	d3b5      	bcc.n	800619e <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006244:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006252:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006254:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006258:	2b00      	cmp	r3, #0
 800625a:	d105      	bne.n	8006268 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	699b      	ldr	r3, [r3, #24]
 8006260:	f043 0210 	orr.w	r2, r3, #16
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	699a      	ldr	r2, [r3, #24]
 800626c:	4b10      	ldr	r3, [pc, #64]	@ (80062b0 <USB_DevInit+0x2c4>)
 800626e:	4313      	orrs	r3, r2
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006274:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006278:	2b00      	cmp	r3, #0
 800627a:	d005      	beq.n	8006288 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	f043 0208 	orr.w	r2, r3, #8
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006288:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800628c:	2b01      	cmp	r3, #1
 800628e:	d107      	bne.n	80062a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006298:	f043 0304 	orr.w	r3, r3, #4
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80062a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3718      	adds	r7, #24
 80062a6:	46bd      	mov	sp, r7
 80062a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062ac:	b004      	add	sp, #16
 80062ae:	4770      	bx	lr
 80062b0:	803c3800 	.word	0x803c3800

080062b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b085      	sub	sp, #20
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80062be:	2300      	movs	r3, #0
 80062c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	3301      	adds	r3, #1
 80062c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062ce:	d901      	bls.n	80062d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80062d0:	2303      	movs	r3, #3
 80062d2:	e01b      	b.n	800630c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	daf2      	bge.n	80062c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80062dc:	2300      	movs	r3, #0
 80062de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	019b      	lsls	r3, r3, #6
 80062e4:	f043 0220 	orr.w	r2, r3, #32
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	3301      	adds	r3, #1
 80062f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80062f8:	d901      	bls.n	80062fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e006      	b.n	800630c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b20      	cmp	r3, #32
 8006308:	d0f0      	beq.n	80062ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006320:	2300      	movs	r3, #0
 8006322:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	3301      	adds	r3, #1
 8006328:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006330:	d901      	bls.n	8006336 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e018      	b.n	8006368 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	2b00      	cmp	r3, #0
 800633c:	daf2      	bge.n	8006324 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800633e:	2300      	movs	r3, #0
 8006340:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2210      	movs	r2, #16
 8006346:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3301      	adds	r3, #1
 800634c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006354:	d901      	bls.n	800635a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e006      	b.n	8006368 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	f003 0310 	and.w	r3, r3, #16
 8006362:	2b10      	cmp	r3, #16
 8006364:	d0f0      	beq.n	8006348 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	78fb      	ldrb	r3, [r7, #3]
 800638e:	68f9      	ldr	r1, [r7, #12]
 8006390:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006394:	4313      	orrs	r3, r2
 8006396:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3714      	adds	r7, #20
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b087      	sub	sp, #28
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 0306 	and.w	r3, r3, #6
 80063be:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d102      	bne.n	80063cc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80063c6:	2300      	movs	r3, #0
 80063c8:	75fb      	strb	r3, [r7, #23]
 80063ca:	e00a      	b.n	80063e2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d002      	beq.n	80063d8 <USB_GetDevSpeed+0x32>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2b06      	cmp	r3, #6
 80063d6:	d102      	bne.n	80063de <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80063d8:	2302      	movs	r3, #2
 80063da:	75fb      	strb	r3, [r7, #23]
 80063dc:	e001      	b.n	80063e2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80063de:	230f      	movs	r3, #15
 80063e0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80063e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	371c      	adds	r7, #28
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b085      	sub	sp, #20
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	785b      	ldrb	r3, [r3, #1]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d13a      	bne.n	8006482 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006412:	69da      	ldr	r2, [r3, #28]
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	2101      	movs	r1, #1
 800641e:	fa01 f303 	lsl.w	r3, r1, r3
 8006422:	b29b      	uxth	r3, r3
 8006424:	68f9      	ldr	r1, [r7, #12]
 8006426:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800642a:	4313      	orrs	r3, r2
 800642c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	015a      	lsls	r2, r3, #5
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	4413      	add	r3, r2
 8006436:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d155      	bne.n	80064f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	015a      	lsls	r2, r3, #5
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	4413      	add	r3, r2
 800644c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	791b      	ldrb	r3, [r3, #4]
 800645e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006460:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	059b      	lsls	r3, r3, #22
 8006466:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006468:	4313      	orrs	r3, r2
 800646a:	68ba      	ldr	r2, [r7, #8]
 800646c:	0151      	lsls	r1, r2, #5
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	440a      	add	r2, r1
 8006472:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800647a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800647e:	6013      	str	r3, [r2, #0]
 8006480:	e036      	b.n	80064f0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006488:	69da      	ldr	r2, [r3, #28]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	f003 030f 	and.w	r3, r3, #15
 8006492:	2101      	movs	r1, #1
 8006494:	fa01 f303 	lsl.w	r3, r1, r3
 8006498:	041b      	lsls	r3, r3, #16
 800649a:	68f9      	ldr	r1, [r7, #12]
 800649c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064a0:	4313      	orrs	r3, r2
 80064a2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d11a      	bne.n	80064f0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	015a      	lsls	r2, r3, #5
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	4413      	add	r3, r2
 80064c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	791b      	ldrb	r3, [r3, #4]
 80064d4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064d6:	430b      	orrs	r3, r1
 80064d8:	4313      	orrs	r3, r2
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	0151      	lsls	r1, r2, #5
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	440a      	add	r2, r1
 80064e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064ee:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
	...

08006500 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	785b      	ldrb	r3, [r3, #1]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d161      	bne.n	80065e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	015a      	lsls	r2, r3, #5
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800652e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006532:	d11f      	bne.n	8006574 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	015a      	lsls	r2, r3, #5
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	4413      	add	r3, r2
 800653c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68ba      	ldr	r2, [r7, #8]
 8006544:	0151      	lsls	r1, r2, #5
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	440a      	add	r2, r1
 800654a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800654e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006552:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	015a      	lsls	r2, r3, #5
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	4413      	add	r3, r2
 800655c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	0151      	lsls	r1, r2, #5
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	440a      	add	r2, r1
 800656a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800656e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006572:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800657a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	f003 030f 	and.w	r3, r3, #15
 8006584:	2101      	movs	r1, #1
 8006586:	fa01 f303 	lsl.w	r3, r1, r3
 800658a:	b29b      	uxth	r3, r3
 800658c:	43db      	mvns	r3, r3
 800658e:	68f9      	ldr	r1, [r7, #12]
 8006590:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006594:	4013      	ands	r3, r2
 8006596:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800659e:	69da      	ldr	r2, [r3, #28]
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	f003 030f 	and.w	r3, r3, #15
 80065a8:	2101      	movs	r1, #1
 80065aa:	fa01 f303 	lsl.w	r3, r1, r3
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	43db      	mvns	r3, r3
 80065b2:	68f9      	ldr	r1, [r7, #12]
 80065b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065b8:	4013      	ands	r3, r2
 80065ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	015a      	lsls	r2, r3, #5
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4413      	add	r3, r2
 80065c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	0159      	lsls	r1, r3, #5
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	440b      	add	r3, r1
 80065d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065d6:	4619      	mov	r1, r3
 80065d8:	4b35      	ldr	r3, [pc, #212]	@ (80066b0 <USB_DeactivateEndpoint+0x1b0>)
 80065da:	4013      	ands	r3, r2
 80065dc:	600b      	str	r3, [r1, #0]
 80065de:	e060      	b.n	80066a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065f6:	d11f      	bne.n	8006638 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	015a      	lsls	r2, r3, #5
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	4413      	add	r3, r2
 8006600:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68ba      	ldr	r2, [r7, #8]
 8006608:	0151      	lsls	r1, r2, #5
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	440a      	add	r2, r1
 800660e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006612:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006616:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	015a      	lsls	r2, r3, #5
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	4413      	add	r3, r2
 8006620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	0151      	lsls	r1, r2, #5
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	440a      	add	r2, r1
 800662e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006632:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006636:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800663e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	f003 030f 	and.w	r3, r3, #15
 8006648:	2101      	movs	r1, #1
 800664a:	fa01 f303 	lsl.w	r3, r1, r3
 800664e:	041b      	lsls	r3, r3, #16
 8006650:	43db      	mvns	r3, r3
 8006652:	68f9      	ldr	r1, [r7, #12]
 8006654:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006658:	4013      	ands	r3, r2
 800665a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006662:	69da      	ldr	r2, [r3, #28]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	f003 030f 	and.w	r3, r3, #15
 800666c:	2101      	movs	r1, #1
 800666e:	fa01 f303 	lsl.w	r3, r1, r3
 8006672:	041b      	lsls	r3, r3, #16
 8006674:	43db      	mvns	r3, r3
 8006676:	68f9      	ldr	r1, [r7, #12]
 8006678:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800667c:	4013      	ands	r3, r2
 800667e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	015a      	lsls	r2, r3, #5
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	4413      	add	r3, r2
 8006688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	0159      	lsls	r1, r3, #5
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	440b      	add	r3, r1
 8006696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800669a:	4619      	mov	r1, r3
 800669c:	4b05      	ldr	r3, [pc, #20]	@ (80066b4 <USB_DeactivateEndpoint+0x1b4>)
 800669e:	4013      	ands	r3, r2
 80066a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80066a2:	2300      	movs	r3, #0
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr
 80066b0:	ec337800 	.word	0xec337800
 80066b4:	eff37800 	.word	0xeff37800

080066b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b08a      	sub	sp, #40	@ 0x28
 80066bc:	af02      	add	r7, sp, #8
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	4613      	mov	r3, r2
 80066c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	785b      	ldrb	r3, [r3, #1]
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	f040 817f 	bne.w	80069d8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d132      	bne.n	8006748 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	015a      	lsls	r2, r3, #5
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	4413      	add	r3, r2
 80066ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	69ba      	ldr	r2, [r7, #24]
 80066f2:	0151      	lsls	r1, r2, #5
 80066f4:	69fa      	ldr	r2, [r7, #28]
 80066f6:	440a      	add	r2, r1
 80066f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066fc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006700:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006704:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	015a      	lsls	r2, r3, #5
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	4413      	add	r3, r2
 800670e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	69ba      	ldr	r2, [r7, #24]
 8006716:	0151      	lsls	r1, r2, #5
 8006718:	69fa      	ldr	r2, [r7, #28]
 800671a:	440a      	add	r2, r1
 800671c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006720:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006724:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	015a      	lsls	r2, r3, #5
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	4413      	add	r3, r2
 800672e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	69ba      	ldr	r2, [r7, #24]
 8006736:	0151      	lsls	r1, r2, #5
 8006738:	69fa      	ldr	r2, [r7, #28]
 800673a:	440a      	add	r2, r1
 800673c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006740:	0cdb      	lsrs	r3, r3, #19
 8006742:	04db      	lsls	r3, r3, #19
 8006744:	6113      	str	r3, [r2, #16]
 8006746:	e097      	b.n	8006878 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006748:	69bb      	ldr	r3, [r7, #24]
 800674a:	015a      	lsls	r2, r3, #5
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	4413      	add	r3, r2
 8006750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	69ba      	ldr	r2, [r7, #24]
 8006758:	0151      	lsls	r1, r2, #5
 800675a:	69fa      	ldr	r2, [r7, #28]
 800675c:	440a      	add	r2, r1
 800675e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006762:	0cdb      	lsrs	r3, r3, #19
 8006764:	04db      	lsls	r3, r3, #19
 8006766:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	015a      	lsls	r2, r3, #5
 800676c:	69fb      	ldr	r3, [r7, #28]
 800676e:	4413      	add	r3, r2
 8006770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	69ba      	ldr	r2, [r7, #24]
 8006778:	0151      	lsls	r1, r2, #5
 800677a:	69fa      	ldr	r2, [r7, #28]
 800677c:	440a      	add	r2, r1
 800677e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006782:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006786:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800678a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d11a      	bne.n	80067c8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	691a      	ldr	r2, [r3, #16]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	429a      	cmp	r2, r3
 800679c:	d903      	bls.n	80067a6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	689a      	ldr	r2, [r3, #8]
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	015a      	lsls	r2, r3, #5
 80067aa:	69fb      	ldr	r3, [r7, #28]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	69ba      	ldr	r2, [r7, #24]
 80067b6:	0151      	lsls	r1, r2, #5
 80067b8:	69fa      	ldr	r2, [r7, #28]
 80067ba:	440a      	add	r2, r1
 80067bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067c4:	6113      	str	r3, [r2, #16]
 80067c6:	e044      	b.n	8006852 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	691a      	ldr	r2, [r3, #16]
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	4413      	add	r3, r2
 80067d2:	1e5a      	subs	r2, r3, #1
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067dc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067ea:	691a      	ldr	r2, [r3, #16]
 80067ec:	8afb      	ldrh	r3, [r7, #22]
 80067ee:	04d9      	lsls	r1, r3, #19
 80067f0:	4ba4      	ldr	r3, [pc, #656]	@ (8006a84 <USB_EPStartXfer+0x3cc>)
 80067f2:	400b      	ands	r3, r1
 80067f4:	69b9      	ldr	r1, [r7, #24]
 80067f6:	0148      	lsls	r0, r1, #5
 80067f8:	69f9      	ldr	r1, [r7, #28]
 80067fa:	4401      	add	r1, r0
 80067fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006800:	4313      	orrs	r3, r2
 8006802:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	791b      	ldrb	r3, [r3, #4]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d122      	bne.n	8006852 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	69ba      	ldr	r2, [r7, #24]
 800681c:	0151      	lsls	r1, r2, #5
 800681e:	69fa      	ldr	r2, [r7, #28]
 8006820:	440a      	add	r2, r1
 8006822:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006826:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800682a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	015a      	lsls	r2, r3, #5
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	4413      	add	r3, r2
 8006834:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006838:	691a      	ldr	r2, [r3, #16]
 800683a:	8afb      	ldrh	r3, [r7, #22]
 800683c:	075b      	lsls	r3, r3, #29
 800683e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006842:	69b9      	ldr	r1, [r7, #24]
 8006844:	0148      	lsls	r0, r1, #5
 8006846:	69f9      	ldr	r1, [r7, #28]
 8006848:	4401      	add	r1, r0
 800684a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800684e:	4313      	orrs	r3, r2
 8006850:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	015a      	lsls	r2, r3, #5
 8006856:	69fb      	ldr	r3, [r7, #28]
 8006858:	4413      	add	r3, r2
 800685a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800685e:	691a      	ldr	r2, [r3, #16]
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	691b      	ldr	r3, [r3, #16]
 8006864:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006868:	69b9      	ldr	r1, [r7, #24]
 800686a:	0148      	lsls	r0, r1, #5
 800686c:	69f9      	ldr	r1, [r7, #28]
 800686e:	4401      	add	r1, r0
 8006870:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006874:	4313      	orrs	r3, r2
 8006876:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006878:	79fb      	ldrb	r3, [r7, #7]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d14b      	bne.n	8006916 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	69db      	ldr	r3, [r3, #28]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d009      	beq.n	800689a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	015a      	lsls	r2, r3, #5
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	4413      	add	r3, r2
 800688e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006892:	461a      	mov	r2, r3
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	69db      	ldr	r3, [r3, #28]
 8006898:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	791b      	ldrb	r3, [r3, #4]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d128      	bne.n	80068f4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d110      	bne.n	80068d4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	015a      	lsls	r2, r3, #5
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	4413      	add	r3, r2
 80068ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	69ba      	ldr	r2, [r7, #24]
 80068c2:	0151      	lsls	r1, r2, #5
 80068c4:	69fa      	ldr	r2, [r7, #28]
 80068c6:	440a      	add	r2, r1
 80068c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80068d0:	6013      	str	r3, [r2, #0]
 80068d2:	e00f      	b.n	80068f4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	015a      	lsls	r2, r3, #5
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	4413      	add	r3, r2
 80068dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	69ba      	ldr	r2, [r7, #24]
 80068e4:	0151      	lsls	r1, r2, #5
 80068e6:	69fa      	ldr	r2, [r7, #28]
 80068e8:	440a      	add	r2, r1
 80068ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068f2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69ba      	ldr	r2, [r7, #24]
 8006904:	0151      	lsls	r1, r2, #5
 8006906:	69fa      	ldr	r2, [r7, #28]
 8006908:	440a      	add	r2, r1
 800690a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800690e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006912:	6013      	str	r3, [r2, #0]
 8006914:	e166      	b.n	8006be4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	015a      	lsls	r2, r3, #5
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	4413      	add	r3, r2
 800691e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	69ba      	ldr	r2, [r7, #24]
 8006926:	0151      	lsls	r1, r2, #5
 8006928:	69fa      	ldr	r2, [r7, #28]
 800692a:	440a      	add	r2, r1
 800692c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006930:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006934:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	791b      	ldrb	r3, [r3, #4]
 800693a:	2b01      	cmp	r3, #1
 800693c:	d015      	beq.n	800696a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	2b00      	cmp	r3, #0
 8006944:	f000 814e 	beq.w	8006be4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800694e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	f003 030f 	and.w	r3, r3, #15
 8006958:	2101      	movs	r1, #1
 800695a:	fa01 f303 	lsl.w	r3, r1, r3
 800695e:	69f9      	ldr	r1, [r7, #28]
 8006960:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006964:	4313      	orrs	r3, r2
 8006966:	634b      	str	r3, [r1, #52]	@ 0x34
 8006968:	e13c      	b.n	8006be4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006976:	2b00      	cmp	r3, #0
 8006978:	d110      	bne.n	800699c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	015a      	lsls	r2, r3, #5
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	4413      	add	r3, r2
 8006982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	0151      	lsls	r1, r2, #5
 800698c:	69fa      	ldr	r2, [r7, #28]
 800698e:	440a      	add	r2, r1
 8006990:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006994:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	e00f      	b.n	80069bc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	015a      	lsls	r2, r3, #5
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	4413      	add	r3, r2
 80069a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	69ba      	ldr	r2, [r7, #24]
 80069ac:	0151      	lsls	r1, r2, #5
 80069ae:	69fa      	ldr	r2, [r7, #28]
 80069b0:	440a      	add	r2, r1
 80069b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	68d9      	ldr	r1, [r3, #12]
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	781a      	ldrb	r2, [r3, #0]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	b298      	uxth	r0, r3
 80069ca:	79fb      	ldrb	r3, [r7, #7]
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	4603      	mov	r3, r0
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f000 f9b9 	bl	8006d48 <USB_WritePacket>
 80069d6:	e105      	b.n	8006be4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e4:	691b      	ldr	r3, [r3, #16]
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	0151      	lsls	r1, r2, #5
 80069ea:	69fa      	ldr	r2, [r7, #28]
 80069ec:	440a      	add	r2, r1
 80069ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069f2:	0cdb      	lsrs	r3, r3, #19
 80069f4:	04db      	lsls	r3, r3, #19
 80069f6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	015a      	lsls	r2, r3, #5
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	4413      	add	r3, r2
 8006a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	69ba      	ldr	r2, [r7, #24]
 8006a08:	0151      	lsls	r1, r2, #5
 8006a0a:	69fa      	ldr	r2, [r7, #28]
 8006a0c:	440a      	add	r2, r1
 8006a0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a12:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006a16:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006a1a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d132      	bne.n	8006a88 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	689a      	ldr	r2, [r3, #8]
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	689a      	ldr	r2, [r3, #8]
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006a3a:	69bb      	ldr	r3, [r7, #24]
 8006a3c:	015a      	lsls	r2, r3, #5
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	4413      	add	r3, r2
 8006a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a46:	691a      	ldr	r2, [r3, #16]
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	6a1b      	ldr	r3, [r3, #32]
 8006a4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a50:	69b9      	ldr	r1, [r7, #24]
 8006a52:	0148      	lsls	r0, r1, #5
 8006a54:	69f9      	ldr	r1, [r7, #28]
 8006a56:	4401      	add	r1, r0
 8006a58:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	0151      	lsls	r1, r2, #5
 8006a72:	69fa      	ldr	r2, [r7, #28]
 8006a74:	440a      	add	r2, r1
 8006a76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a7e:	6113      	str	r3, [r2, #16]
 8006a80:	e062      	b.n	8006b48 <USB_EPStartXfer+0x490>
 8006a82:	bf00      	nop
 8006a84:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d123      	bne.n	8006ad8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	015a      	lsls	r2, r3, #5
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	4413      	add	r3, r2
 8006a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a9c:	691a      	ldr	r2, [r3, #16]
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006aa6:	69b9      	ldr	r1, [r7, #24]
 8006aa8:	0148      	lsls	r0, r1, #5
 8006aaa:	69f9      	ldr	r1, [r7, #28]
 8006aac:	4401      	add	r1, r0
 8006aae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	0151      	lsls	r1, r2, #5
 8006ac8:	69fa      	ldr	r2, [r7, #28]
 8006aca:	440a      	add	r2, r1
 8006acc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ad0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ad4:	6113      	str	r3, [r2, #16]
 8006ad6:	e037      	b.n	8006b48 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	691a      	ldr	r2, [r3, #16]
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	1e5a      	subs	r2, r3, #1
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aec:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	8afa      	ldrh	r2, [r7, #22]
 8006af4:	fb03 f202 	mul.w	r2, r3, r2
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	015a      	lsls	r2, r3, #5
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	4413      	add	r3, r2
 8006b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b08:	691a      	ldr	r2, [r3, #16]
 8006b0a:	8afb      	ldrh	r3, [r7, #22]
 8006b0c:	04d9      	lsls	r1, r3, #19
 8006b0e:	4b38      	ldr	r3, [pc, #224]	@ (8006bf0 <USB_EPStartXfer+0x538>)
 8006b10:	400b      	ands	r3, r1
 8006b12:	69b9      	ldr	r1, [r7, #24]
 8006b14:	0148      	lsls	r0, r1, #5
 8006b16:	69f9      	ldr	r1, [r7, #28]
 8006b18:	4401      	add	r1, r0
 8006b1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	015a      	lsls	r2, r3, #5
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b2e:	691a      	ldr	r2, [r3, #16]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	6a1b      	ldr	r3, [r3, #32]
 8006b34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b38:	69b9      	ldr	r1, [r7, #24]
 8006b3a:	0148      	lsls	r0, r1, #5
 8006b3c:	69f9      	ldr	r1, [r7, #28]
 8006b3e:	4401      	add	r1, r0
 8006b40:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006b44:	4313      	orrs	r3, r2
 8006b46:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006b48:	79fb      	ldrb	r3, [r7, #7]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d10d      	bne.n	8006b6a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d009      	beq.n	8006b6a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	68d9      	ldr	r1, [r3, #12]
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	015a      	lsls	r2, r3, #5
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	4413      	add	r3, r2
 8006b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b66:	460a      	mov	r2, r1
 8006b68:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	791b      	ldrb	r3, [r3, #4]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d128      	bne.n	8006bc4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d110      	bne.n	8006ba4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	69ba      	ldr	r2, [r7, #24]
 8006b92:	0151      	lsls	r1, r2, #5
 8006b94:	69fa      	ldr	r2, [r7, #28]
 8006b96:	440a      	add	r2, r1
 8006b98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b9c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ba0:	6013      	str	r3, [r2, #0]
 8006ba2:	e00f      	b.n	8006bc4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	015a      	lsls	r2, r3, #5
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	4413      	add	r3, r2
 8006bac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	69ba      	ldr	r2, [r7, #24]
 8006bb4:	0151      	lsls	r1, r2, #5
 8006bb6:	69fa      	ldr	r2, [r7, #28]
 8006bb8:	440a      	add	r2, r1
 8006bba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bc2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	015a      	lsls	r2, r3, #5
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	4413      	add	r3, r2
 8006bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	69ba      	ldr	r2, [r7, #24]
 8006bd4:	0151      	lsls	r1, r2, #5
 8006bd6:	69fa      	ldr	r2, [r7, #28]
 8006bd8:	440a      	add	r2, r1
 8006bda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006bde:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006be2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3720      	adds	r7, #32
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	1ff80000 	.word	0x1ff80000

08006bf4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006c02:	2300      	movs	r3, #0
 8006c04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	785b      	ldrb	r3, [r3, #1]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d14a      	bne.n	8006ca8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	015a      	lsls	r2, r3, #5
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c2a:	f040 8086 	bne.w	8006d3a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	015a      	lsls	r2, r3, #5
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	4413      	add	r3, r2
 8006c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	7812      	ldrb	r2, [r2, #0]
 8006c42:	0151      	lsls	r1, r2, #5
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	440a      	add	r2, r1
 8006c48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006c50:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	015a      	lsls	r2, r3, #5
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	683a      	ldr	r2, [r7, #0]
 8006c64:	7812      	ldrb	r2, [r2, #0]
 8006c66:	0151      	lsls	r1, r2, #5
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	440a      	add	r2, r1
 8006c6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c74:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3301      	adds	r3, #1
 8006c7a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d902      	bls.n	8006c8c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	75fb      	strb	r3, [r7, #23]
          break;
 8006c8a:	e056      	b.n	8006d3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	693b      	ldr	r3, [r7, #16]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ca0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ca4:	d0e7      	beq.n	8006c76 <USB_EPStopXfer+0x82>
 8006ca6:	e048      	b.n	8006d3a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	015a      	lsls	r2, r3, #5
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006cbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006cc0:	d13b      	bne.n	8006d3a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	015a      	lsls	r2, r3, #5
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	4413      	add	r3, r2
 8006ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	683a      	ldr	r2, [r7, #0]
 8006cd4:	7812      	ldrb	r2, [r2, #0]
 8006cd6:	0151      	lsls	r1, r2, #5
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	440a      	add	r2, r1
 8006cdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ce0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006ce4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	781b      	ldrb	r3, [r3, #0]
 8006cea:	015a      	lsls	r2, r3, #5
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	4413      	add	r3, r2
 8006cf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	683a      	ldr	r2, [r7, #0]
 8006cf8:	7812      	ldrb	r2, [r2, #0]
 8006cfa:	0151      	lsls	r1, r2, #5
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	440a      	add	r2, r1
 8006d00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d08:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d902      	bls.n	8006d20 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	75fb      	strb	r3, [r7, #23]
          break;
 8006d1e:	e00c      	b.n	8006d3a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	781b      	ldrb	r3, [r3, #0]
 8006d24:	015a      	lsls	r2, r3, #5
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	4413      	add	r3, r2
 8006d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d38:	d0e7      	beq.n	8006d0a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	371c      	adds	r7, #28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b089      	sub	sp, #36	@ 0x24
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	4611      	mov	r1, r2
 8006d54:	461a      	mov	r2, r3
 8006d56:	460b      	mov	r3, r1
 8006d58:	71fb      	strb	r3, [r7, #7]
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006d66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d123      	bne.n	8006db6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006d6e:	88bb      	ldrh	r3, [r7, #4]
 8006d70:	3303      	adds	r3, #3
 8006d72:	089b      	lsrs	r3, r3, #2
 8006d74:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006d76:	2300      	movs	r3, #0
 8006d78:	61bb      	str	r3, [r7, #24]
 8006d7a:	e018      	b.n	8006dae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006d7c:	79fb      	ldrb	r3, [r7, #7]
 8006d7e:	031a      	lsls	r2, r3, #12
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d88:	461a      	mov	r2, r3
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	3301      	adds	r3, #1
 8006d94:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	3301      	adds	r3, #1
 8006d9a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	3301      	adds	r3, #1
 8006da6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	3301      	adds	r3, #1
 8006dac:	61bb      	str	r3, [r7, #24]
 8006dae:	69ba      	ldr	r2, [r7, #24]
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d3e2      	bcc.n	8006d7c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3724      	adds	r7, #36	@ 0x24
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b08b      	sub	sp, #44	@ 0x2c
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006dda:	88fb      	ldrh	r3, [r7, #6]
 8006ddc:	089b      	lsrs	r3, r3, #2
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006de2:	88fb      	ldrh	r3, [r7, #6]
 8006de4:	f003 0303 	and.w	r3, r3, #3
 8006de8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006dea:	2300      	movs	r3, #0
 8006dec:	623b      	str	r3, [r7, #32]
 8006dee:	e014      	b.n	8006e1a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfa:	601a      	str	r2, [r3, #0]
    pDest++;
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfe:	3301      	adds	r3, #1
 8006e00:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	3301      	adds	r3, #1
 8006e06:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e10:	3301      	adds	r3, #1
 8006e12:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	3301      	adds	r3, #1
 8006e18:	623b      	str	r3, [r7, #32]
 8006e1a:	6a3a      	ldr	r2, [r7, #32]
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d3e6      	bcc.n	8006df0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006e22:	8bfb      	ldrh	r3, [r7, #30]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d01e      	beq.n	8006e66 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e32:	461a      	mov	r2, r3
 8006e34:	f107 0310 	add.w	r3, r7, #16
 8006e38:	6812      	ldr	r2, [r2, #0]
 8006e3a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	00db      	lsls	r3, r3, #3
 8006e44:	fa22 f303 	lsr.w	r3, r2, r3
 8006e48:	b2da      	uxtb	r2, r3
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4c:	701a      	strb	r2, [r3, #0]
      i++;
 8006e4e:	6a3b      	ldr	r3, [r7, #32]
 8006e50:	3301      	adds	r3, #1
 8006e52:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	3301      	adds	r3, #1
 8006e58:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006e5a:	8bfb      	ldrh	r3, [r7, #30]
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006e60:	8bfb      	ldrh	r3, [r7, #30]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1ea      	bne.n	8006e3c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	372c      	adds	r7, #44	@ 0x2c
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	785b      	ldrb	r3, [r3, #1]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d12c      	bne.n	8006eea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	015a      	lsls	r2, r3, #5
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	4413      	add	r3, r2
 8006e98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	db12      	blt.n	8006ec8 <USB_EPSetStall+0x54>
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00f      	beq.n	8006ec8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	015a      	lsls	r2, r3, #5
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	4413      	add	r3, r2
 8006eb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68ba      	ldr	r2, [r7, #8]
 8006eb8:	0151      	lsls	r1, r2, #5
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	440a      	add	r2, r1
 8006ebe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ec2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ec6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	015a      	lsls	r2, r3, #5
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	4413      	add	r3, r2
 8006ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68ba      	ldr	r2, [r7, #8]
 8006ed8:	0151      	lsls	r1, r2, #5
 8006eda:	68fa      	ldr	r2, [r7, #12]
 8006edc:	440a      	add	r2, r1
 8006ede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ee2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ee6:	6013      	str	r3, [r2, #0]
 8006ee8:	e02b      	b.n	8006f42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	015a      	lsls	r2, r3, #5
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	db12      	blt.n	8006f22 <USB_EPSetStall+0xae>
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00f      	beq.n	8006f22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	015a      	lsls	r2, r3, #5
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	4413      	add	r3, r2
 8006f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68ba      	ldr	r2, [r7, #8]
 8006f12:	0151      	lsls	r1, r2, #5
 8006f14:	68fa      	ldr	r2, [r7, #12]
 8006f16:	440a      	add	r2, r1
 8006f18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	015a      	lsls	r2, r3, #5
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	4413      	add	r3, r2
 8006f2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	0151      	lsls	r1, r2, #5
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	440a      	add	r2, r1
 8006f38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006f40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	781b      	ldrb	r3, [r3, #0]
 8006f62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	785b      	ldrb	r3, [r3, #1]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d128      	bne.n	8006fbe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	0151      	lsls	r1, r2, #5
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	440a      	add	r2, r1
 8006f82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	791b      	ldrb	r3, [r3, #4]
 8006f90:	2b03      	cmp	r3, #3
 8006f92:	d003      	beq.n	8006f9c <USB_EPClearStall+0x4c>
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	791b      	ldrb	r3, [r3, #4]
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d138      	bne.n	800700e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	015a      	lsls	r2, r3, #5
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68ba      	ldr	r2, [r7, #8]
 8006fac:	0151      	lsls	r1, r2, #5
 8006fae:	68fa      	ldr	r2, [r7, #12]
 8006fb0:	440a      	add	r2, r1
 8006fb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fba:	6013      	str	r3, [r2, #0]
 8006fbc:	e027      	b.n	800700e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	015a      	lsls	r2, r3, #5
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	0151      	lsls	r1, r2, #5
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	440a      	add	r2, r1
 8006fd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fd8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006fdc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	791b      	ldrb	r3, [r3, #4]
 8006fe2:	2b03      	cmp	r3, #3
 8006fe4:	d003      	beq.n	8006fee <USB_EPClearStall+0x9e>
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	791b      	ldrb	r3, [r3, #4]
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d10f      	bne.n	800700e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	015a      	lsls	r2, r3, #5
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68ba      	ldr	r2, [r7, #8]
 8006ffe:	0151      	lsls	r1, r2, #5
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	440a      	add	r2, r1
 8007004:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800700c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800701c:	b480      	push	{r7}
 800701e:	b085      	sub	sp, #20
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	460b      	mov	r3, r1
 8007026:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68fa      	ldr	r2, [r7, #12]
 8007036:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800703a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800703e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	78fb      	ldrb	r3, [r7, #3]
 800704a:	011b      	lsls	r3, r3, #4
 800704c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007050:	68f9      	ldr	r1, [r7, #12]
 8007052:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007056:	4313      	orrs	r3, r2
 8007058:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800705a:	2300      	movs	r3, #0
}
 800705c:	4618      	mov	r0, r3
 800705e:	3714      	adds	r7, #20
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007068:	b480      	push	{r7}
 800706a:	b085      	sub	sp, #20
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007082:	f023 0303 	bic.w	r3, r3, #3
 8007086:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	68fa      	ldr	r2, [r7, #12]
 8007092:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007096:	f023 0302 	bic.w	r3, r3, #2
 800709a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr

080070aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80070aa:	b480      	push	{r7}
 80070ac:	b085      	sub	sp, #20
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80070c4:	f023 0303 	bic.w	r3, r3, #3
 80070c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	68fa      	ldr	r2, [r7, #12]
 80070d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070d8:	f043 0302 	orr.w	r3, r3, #2
 80070dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	695b      	ldr	r3, [r3, #20]
 80070f8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	68fa      	ldr	r2, [r7, #12]
 8007100:	4013      	ands	r3, r2
 8007102:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007104:	68fb      	ldr	r3, [r7, #12]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3714      	adds	r7, #20
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr

08007112 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007112:	b480      	push	{r7}
 8007114:	b085      	sub	sp, #20
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800712e:	69db      	ldr	r3, [r3, #28]
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	4013      	ands	r3, r2
 8007134:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	0c1b      	lsrs	r3, r3, #16
}
 800713a:	4618      	mov	r0, r3
 800713c:	3714      	adds	r7, #20
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007146:	b480      	push	{r7}
 8007148:	b085      	sub	sp, #20
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007158:	699b      	ldr	r3, [r3, #24]
 800715a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007162:	69db      	ldr	r3, [r3, #28]
 8007164:	68ba      	ldr	r2, [r7, #8]
 8007166:	4013      	ands	r3, r2
 8007168:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	b29b      	uxth	r3, r3
}
 800716e:	4618      	mov	r0, r3
 8007170:	3714      	adds	r7, #20
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800717a:	b480      	push	{r7}
 800717c:	b085      	sub	sp, #20
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	460b      	mov	r3, r1
 8007184:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800718a:	78fb      	ldrb	r3, [r7, #3]
 800718c:	015a      	lsls	r2, r3, #5
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	4413      	add	r3, r2
 8007192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071a0:	695b      	ldr	r3, [r3, #20]
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	4013      	ands	r3, r2
 80071a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80071a8:	68bb      	ldr	r3, [r7, #8]
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3714      	adds	r7, #20
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr

080071b6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80071b6:	b480      	push	{r7}
 80071b8:	b087      	sub	sp, #28
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
 80071be:	460b      	mov	r3, r1
 80071c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071d8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80071da:	78fb      	ldrb	r3, [r7, #3]
 80071dc:	f003 030f 	and.w	r3, r3, #15
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	fa22 f303 	lsr.w	r3, r2, r3
 80071e6:	01db      	lsls	r3, r3, #7
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	693a      	ldr	r2, [r7, #16]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80071f0:	78fb      	ldrb	r3, [r7, #3]
 80071f2:	015a      	lsls	r2, r3, #5
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	4413      	add	r3, r2
 80071f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	4013      	ands	r3, r2
 8007202:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007204:	68bb      	ldr	r3, [r7, #8]
}
 8007206:	4618      	mov	r0, r3
 8007208:	371c      	adds	r7, #28
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007212:	b480      	push	{r7}
 8007214:	b083      	sub	sp, #12
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	f003 0301 	and.w	r3, r3, #1
}
 8007222:	4618      	mov	r0, r3
 8007224:	370c      	adds	r7, #12
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr

0800722e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800722e:	b480      	push	{r7}
 8007230:	b085      	sub	sp, #20
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007248:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800724c:	f023 0307 	bic.w	r3, r3, #7
 8007250:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007264:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3714      	adds	r7, #20
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007274:	b480      	push	{r7}
 8007276:	b087      	sub	sp, #28
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	460b      	mov	r3, r1
 800727e:	607a      	str	r2, [r7, #4]
 8007280:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	333c      	adds	r3, #60	@ 0x3c
 800728a:	3304      	adds	r3, #4
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	4a26      	ldr	r2, [pc, #152]	@ (800732c <USB_EP0_OutStart+0xb8>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d90a      	bls.n	80072ae <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072a8:	d101      	bne.n	80072ae <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80072aa:	2300      	movs	r3, #0
 80072ac:	e037      	b.n	800731e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072b4:	461a      	mov	r2, r3
 80072b6:	2300      	movs	r3, #0
 80072b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072c0:	691b      	ldr	r3, [r3, #16]
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80072cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	697a      	ldr	r2, [r7, #20]
 80072d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072dc:	f043 0318 	orr.w	r3, r3, #24
 80072e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072f0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80072f4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80072f6:	7afb      	ldrb	r3, [r7, #11]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d10f      	bne.n	800731c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007302:	461a      	mov	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007316:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800731a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	371c      	adds	r7, #28
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	4f54300a 	.word	0x4f54300a

08007330 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007338:	2300      	movs	r3, #0
 800733a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	3301      	adds	r3, #1
 8007340:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007348:	d901      	bls.n	800734e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e01b      	b.n	8007386 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	691b      	ldr	r3, [r3, #16]
 8007352:	2b00      	cmp	r3, #0
 8007354:	daf2      	bge.n	800733c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007356:	2300      	movs	r3, #0
 8007358:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	f043 0201 	orr.w	r2, r3, #1
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	3301      	adds	r3, #1
 800736a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007372:	d901      	bls.n	8007378 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007374:	2303      	movs	r3, #3
 8007376:	e006      	b.n	8007386 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	2b01      	cmp	r3, #1
 8007382:	d0f0      	beq.n	8007366 <USB_CoreReset+0x36>

  return HAL_OK;
 8007384:	2300      	movs	r3, #0
}
 8007386:	4618      	mov	r0, r3
 8007388:	3714      	adds	r7, #20
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr
	...

08007394 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	460b      	mov	r3, r1
 800739e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80073a0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80073a4:	f002 fc9e 	bl	8009ce4 <USBD_static_malloc>
 80073a8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d109      	bne.n	80073c4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	32b0      	adds	r2, #176	@ 0xb0
 80073ba:	2100      	movs	r1, #0
 80073bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80073c0:	2302      	movs	r3, #2
 80073c2:	e0d4      	b.n	800756e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80073c4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80073c8:	2100      	movs	r1, #0
 80073ca:	68f8      	ldr	r0, [r7, #12]
 80073cc:	f003 fa4b 	bl	800a866 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	32b0      	adds	r2, #176	@ 0xb0
 80073da:	68f9      	ldr	r1, [r7, #12]
 80073dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	32b0      	adds	r2, #176	@ 0xb0
 80073ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	7c1b      	ldrb	r3, [r3, #16]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d138      	bne.n	800746e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80073fc:	4b5e      	ldr	r3, [pc, #376]	@ (8007578 <USBD_CDC_Init+0x1e4>)
 80073fe:	7819      	ldrb	r1, [r3, #0]
 8007400:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007404:	2202      	movs	r2, #2
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f002 fb49 	bl	8009a9e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800740c:	4b5a      	ldr	r3, [pc, #360]	@ (8007578 <USBD_CDC_Init+0x1e4>)
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	f003 020f 	and.w	r2, r3, #15
 8007414:	6879      	ldr	r1, [r7, #4]
 8007416:	4613      	mov	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	4413      	add	r3, r2
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	440b      	add	r3, r1
 8007420:	3324      	adds	r3, #36	@ 0x24
 8007422:	2201      	movs	r2, #1
 8007424:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007426:	4b55      	ldr	r3, [pc, #340]	@ (800757c <USBD_CDC_Init+0x1e8>)
 8007428:	7819      	ldrb	r1, [r3, #0]
 800742a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800742e:	2202      	movs	r2, #2
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f002 fb34 	bl	8009a9e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007436:	4b51      	ldr	r3, [pc, #324]	@ (800757c <USBD_CDC_Init+0x1e8>)
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	f003 020f 	and.w	r2, r3, #15
 800743e:	6879      	ldr	r1, [r7, #4]
 8007440:	4613      	mov	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4413      	add	r3, r2
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	440b      	add	r3, r1
 800744a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800744e:	2201      	movs	r2, #1
 8007450:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007452:	4b4b      	ldr	r3, [pc, #300]	@ (8007580 <USBD_CDC_Init+0x1ec>)
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	f003 020f 	and.w	r2, r3, #15
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	4613      	mov	r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	4413      	add	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	440b      	add	r3, r1
 8007466:	3326      	adds	r3, #38	@ 0x26
 8007468:	2210      	movs	r2, #16
 800746a:	801a      	strh	r2, [r3, #0]
 800746c:	e035      	b.n	80074da <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800746e:	4b42      	ldr	r3, [pc, #264]	@ (8007578 <USBD_CDC_Init+0x1e4>)
 8007470:	7819      	ldrb	r1, [r3, #0]
 8007472:	2340      	movs	r3, #64	@ 0x40
 8007474:	2202      	movs	r2, #2
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f002 fb11 	bl	8009a9e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800747c:	4b3e      	ldr	r3, [pc, #248]	@ (8007578 <USBD_CDC_Init+0x1e4>)
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	f003 020f 	and.w	r2, r3, #15
 8007484:	6879      	ldr	r1, [r7, #4]
 8007486:	4613      	mov	r3, r2
 8007488:	009b      	lsls	r3, r3, #2
 800748a:	4413      	add	r3, r2
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	440b      	add	r3, r1
 8007490:	3324      	adds	r3, #36	@ 0x24
 8007492:	2201      	movs	r2, #1
 8007494:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007496:	4b39      	ldr	r3, [pc, #228]	@ (800757c <USBD_CDC_Init+0x1e8>)
 8007498:	7819      	ldrb	r1, [r3, #0]
 800749a:	2340      	movs	r3, #64	@ 0x40
 800749c:	2202      	movs	r2, #2
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f002 fafd 	bl	8009a9e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80074a4:	4b35      	ldr	r3, [pc, #212]	@ (800757c <USBD_CDC_Init+0x1e8>)
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	f003 020f 	and.w	r2, r3, #15
 80074ac:	6879      	ldr	r1, [r7, #4]
 80074ae:	4613      	mov	r3, r2
 80074b0:	009b      	lsls	r3, r3, #2
 80074b2:	4413      	add	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	440b      	add	r3, r1
 80074b8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80074bc:	2201      	movs	r2, #1
 80074be:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80074c0:	4b2f      	ldr	r3, [pc, #188]	@ (8007580 <USBD_CDC_Init+0x1ec>)
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	f003 020f 	and.w	r2, r3, #15
 80074c8:	6879      	ldr	r1, [r7, #4]
 80074ca:	4613      	mov	r3, r2
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	4413      	add	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	440b      	add	r3, r1
 80074d4:	3326      	adds	r3, #38	@ 0x26
 80074d6:	2210      	movs	r2, #16
 80074d8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80074da:	4b29      	ldr	r3, [pc, #164]	@ (8007580 <USBD_CDC_Init+0x1ec>)
 80074dc:	7819      	ldrb	r1, [r3, #0]
 80074de:	2308      	movs	r3, #8
 80074e0:	2203      	movs	r2, #3
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f002 fadb 	bl	8009a9e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80074e8:	4b25      	ldr	r3, [pc, #148]	@ (8007580 <USBD_CDC_Init+0x1ec>)
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	f003 020f 	and.w	r2, r3, #15
 80074f0:	6879      	ldr	r1, [r7, #4]
 80074f2:	4613      	mov	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	4413      	add	r3, r2
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	440b      	add	r3, r1
 80074fc:	3324      	adds	r3, #36	@ 0x24
 80074fe:	2201      	movs	r2, #1
 8007500:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2200      	movs	r2, #0
 8007506:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	33b0      	adds	r3, #176	@ 0xb0
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	4413      	add	r3, r2
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	2200      	movs	r2, #0
 8007522:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007534:	2b00      	cmp	r3, #0
 8007536:	d101      	bne.n	800753c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007538:	2302      	movs	r3, #2
 800753a:	e018      	b.n	800756e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	7c1b      	ldrb	r3, [r3, #16]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10a      	bne.n	800755a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007544:	4b0d      	ldr	r3, [pc, #52]	@ (800757c <USBD_CDC_Init+0x1e8>)
 8007546:	7819      	ldrb	r1, [r3, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800754e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f002 fb92 	bl	8009c7c <USBD_LL_PrepareReceive>
 8007558:	e008      	b.n	800756c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800755a:	4b08      	ldr	r3, [pc, #32]	@ (800757c <USBD_CDC_Init+0x1e8>)
 800755c:	7819      	ldrb	r1, [r3, #0]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007564:	2340      	movs	r3, #64	@ 0x40
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f002 fb88 	bl	8009c7c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	20000093 	.word	0x20000093
 800757c:	20000094 	.word	0x20000094
 8007580:	20000095 	.word	0x20000095

08007584 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b082      	sub	sp, #8
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	460b      	mov	r3, r1
 800758e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007590:	4b3a      	ldr	r3, [pc, #232]	@ (800767c <USBD_CDC_DeInit+0xf8>)
 8007592:	781b      	ldrb	r3, [r3, #0]
 8007594:	4619      	mov	r1, r3
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f002 faa7 	bl	8009aea <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800759c:	4b37      	ldr	r3, [pc, #220]	@ (800767c <USBD_CDC_DeInit+0xf8>)
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	f003 020f 	and.w	r2, r3, #15
 80075a4:	6879      	ldr	r1, [r7, #4]
 80075a6:	4613      	mov	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	4413      	add	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	440b      	add	r3, r1
 80075b0:	3324      	adds	r3, #36	@ 0x24
 80075b2:	2200      	movs	r2, #0
 80075b4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80075b6:	4b32      	ldr	r3, [pc, #200]	@ (8007680 <USBD_CDC_DeInit+0xfc>)
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	4619      	mov	r1, r3
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f002 fa94 	bl	8009aea <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80075c2:	4b2f      	ldr	r3, [pc, #188]	@ (8007680 <USBD_CDC_DeInit+0xfc>)
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	f003 020f 	and.w	r2, r3, #15
 80075ca:	6879      	ldr	r1, [r7, #4]
 80075cc:	4613      	mov	r3, r2
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	4413      	add	r3, r2
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	440b      	add	r3, r1
 80075d6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80075da:	2200      	movs	r2, #0
 80075dc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80075de:	4b29      	ldr	r3, [pc, #164]	@ (8007684 <USBD_CDC_DeInit+0x100>)
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	4619      	mov	r1, r3
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f002 fa80 	bl	8009aea <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80075ea:	4b26      	ldr	r3, [pc, #152]	@ (8007684 <USBD_CDC_DeInit+0x100>)
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	f003 020f 	and.w	r2, r3, #15
 80075f2:	6879      	ldr	r1, [r7, #4]
 80075f4:	4613      	mov	r3, r2
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	4413      	add	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	440b      	add	r3, r1
 80075fe:	3324      	adds	r3, #36	@ 0x24
 8007600:	2200      	movs	r2, #0
 8007602:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007604:	4b1f      	ldr	r3, [pc, #124]	@ (8007684 <USBD_CDC_DeInit+0x100>)
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	f003 020f 	and.w	r2, r3, #15
 800760c:	6879      	ldr	r1, [r7, #4]
 800760e:	4613      	mov	r3, r2
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4413      	add	r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	440b      	add	r3, r1
 8007618:	3326      	adds	r3, #38	@ 0x26
 800761a:	2200      	movs	r2, #0
 800761c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	32b0      	adds	r2, #176	@ 0xb0
 8007628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d01f      	beq.n	8007670 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	33b0      	adds	r3, #176	@ 0xb0
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	4413      	add	r3, r2
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	32b0      	adds	r2, #176	@ 0xb0
 800764e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007652:	4618      	mov	r0, r3
 8007654:	f002 fb54 	bl	8009d00 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	32b0      	adds	r2, #176	@ 0xb0
 8007662:	2100      	movs	r1, #0
 8007664:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3708      	adds	r7, #8
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	20000093 	.word	0x20000093
 8007680:	20000094 	.word	0x20000094
 8007684:	20000095 	.word	0x20000095

08007688 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b086      	sub	sp, #24
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	32b0      	adds	r2, #176	@ 0xb0
 800769c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80076a2:	2300      	movs	r3, #0
 80076a4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80076a6:	2300      	movs	r3, #0
 80076a8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80076aa:	2300      	movs	r3, #0
 80076ac:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d101      	bne.n	80076b8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80076b4:	2303      	movs	r3, #3
 80076b6:	e0bf      	b.n	8007838 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d050      	beq.n	8007766 <USBD_CDC_Setup+0xde>
 80076c4:	2b20      	cmp	r3, #32
 80076c6:	f040 80af 	bne.w	8007828 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	88db      	ldrh	r3, [r3, #6]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d03a      	beq.n	8007748 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	b25b      	sxtb	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	da1b      	bge.n	8007714 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	33b0      	adds	r3, #176	@ 0xb0
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	4413      	add	r3, r2
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	683a      	ldr	r2, [r7, #0]
 80076f0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80076f2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80076f4:	683a      	ldr	r2, [r7, #0]
 80076f6:	88d2      	ldrh	r2, [r2, #6]
 80076f8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	88db      	ldrh	r3, [r3, #6]
 80076fe:	2b07      	cmp	r3, #7
 8007700:	bf28      	it	cs
 8007702:	2307      	movcs	r3, #7
 8007704:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	89fa      	ldrh	r2, [r7, #14]
 800770a:	4619      	mov	r1, r3
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f001 fd93 	bl	8009238 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007712:	e090      	b.n	8007836 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	785a      	ldrb	r2, [r3, #1]
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	88db      	ldrh	r3, [r3, #6]
 8007722:	2b3f      	cmp	r3, #63	@ 0x3f
 8007724:	d803      	bhi.n	800772e <USBD_CDC_Setup+0xa6>
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	88db      	ldrh	r3, [r3, #6]
 800772a:	b2da      	uxtb	r2, r3
 800772c:	e000      	b.n	8007730 <USBD_CDC_Setup+0xa8>
 800772e:	2240      	movs	r2, #64	@ 0x40
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007736:	6939      	ldr	r1, [r7, #16]
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800773e:	461a      	mov	r2, r3
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f001 fda5 	bl	8009290 <USBD_CtlPrepareRx>
      break;
 8007746:	e076      	b.n	8007836 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	33b0      	adds	r3, #176	@ 0xb0
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	4413      	add	r3, r2
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	683a      	ldr	r2, [r7, #0]
 800775c:	7850      	ldrb	r0, [r2, #1]
 800775e:	2200      	movs	r2, #0
 8007760:	6839      	ldr	r1, [r7, #0]
 8007762:	4798      	blx	r3
      break;
 8007764:	e067      	b.n	8007836 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	785b      	ldrb	r3, [r3, #1]
 800776a:	2b0b      	cmp	r3, #11
 800776c:	d851      	bhi.n	8007812 <USBD_CDC_Setup+0x18a>
 800776e:	a201      	add	r2, pc, #4	@ (adr r2, 8007774 <USBD_CDC_Setup+0xec>)
 8007770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007774:	080077a5 	.word	0x080077a5
 8007778:	08007821 	.word	0x08007821
 800777c:	08007813 	.word	0x08007813
 8007780:	08007813 	.word	0x08007813
 8007784:	08007813 	.word	0x08007813
 8007788:	08007813 	.word	0x08007813
 800778c:	08007813 	.word	0x08007813
 8007790:	08007813 	.word	0x08007813
 8007794:	08007813 	.word	0x08007813
 8007798:	08007813 	.word	0x08007813
 800779c:	080077cf 	.word	0x080077cf
 80077a0:	080077f9 	.word	0x080077f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b03      	cmp	r3, #3
 80077ae:	d107      	bne.n	80077c0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80077b0:	f107 030a 	add.w	r3, r7, #10
 80077b4:	2202      	movs	r2, #2
 80077b6:	4619      	mov	r1, r3
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f001 fd3d 	bl	8009238 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80077be:	e032      	b.n	8007826 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80077c0:	6839      	ldr	r1, [r7, #0]
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f001 fcbb 	bl	800913e <USBD_CtlError>
            ret = USBD_FAIL;
 80077c8:	2303      	movs	r3, #3
 80077ca:	75fb      	strb	r3, [r7, #23]
          break;
 80077cc:	e02b      	b.n	8007826 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b03      	cmp	r3, #3
 80077d8:	d107      	bne.n	80077ea <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80077da:	f107 030d 	add.w	r3, r7, #13
 80077de:	2201      	movs	r2, #1
 80077e0:	4619      	mov	r1, r3
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f001 fd28 	bl	8009238 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80077e8:	e01d      	b.n	8007826 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80077ea:	6839      	ldr	r1, [r7, #0]
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f001 fca6 	bl	800913e <USBD_CtlError>
            ret = USBD_FAIL;
 80077f2:	2303      	movs	r3, #3
 80077f4:	75fb      	strb	r3, [r7, #23]
          break;
 80077f6:	e016      	b.n	8007826 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	2b03      	cmp	r3, #3
 8007802:	d00f      	beq.n	8007824 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007804:	6839      	ldr	r1, [r7, #0]
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f001 fc99 	bl	800913e <USBD_CtlError>
            ret = USBD_FAIL;
 800780c:	2303      	movs	r3, #3
 800780e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007810:	e008      	b.n	8007824 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007812:	6839      	ldr	r1, [r7, #0]
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f001 fc92 	bl	800913e <USBD_CtlError>
          ret = USBD_FAIL;
 800781a:	2303      	movs	r3, #3
 800781c:	75fb      	strb	r3, [r7, #23]
          break;
 800781e:	e002      	b.n	8007826 <USBD_CDC_Setup+0x19e>
          break;
 8007820:	bf00      	nop
 8007822:	e008      	b.n	8007836 <USBD_CDC_Setup+0x1ae>
          break;
 8007824:	bf00      	nop
      }
      break;
 8007826:	e006      	b.n	8007836 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007828:	6839      	ldr	r1, [r7, #0]
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f001 fc87 	bl	800913e <USBD_CtlError>
      ret = USBD_FAIL;
 8007830:	2303      	movs	r3, #3
 8007832:	75fb      	strb	r3, [r7, #23]
      break;
 8007834:	bf00      	nop
  }

  return (uint8_t)ret;
 8007836:	7dfb      	ldrb	r3, [r7, #23]
}
 8007838:	4618      	mov	r0, r3
 800783a:	3718      	adds	r7, #24
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	460b      	mov	r3, r1
 800784a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007852:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	32b0      	adds	r2, #176	@ 0xb0
 800785e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d101      	bne.n	800786a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007866:	2303      	movs	r3, #3
 8007868:	e065      	b.n	8007936 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	32b0      	adds	r2, #176	@ 0xb0
 8007874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007878:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800787a:	78fb      	ldrb	r3, [r7, #3]
 800787c:	f003 020f 	and.w	r2, r3, #15
 8007880:	6879      	ldr	r1, [r7, #4]
 8007882:	4613      	mov	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	4413      	add	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	440b      	add	r3, r1
 800788c:	3318      	adds	r3, #24
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d02f      	beq.n	80078f4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007894:	78fb      	ldrb	r3, [r7, #3]
 8007896:	f003 020f 	and.w	r2, r3, #15
 800789a:	6879      	ldr	r1, [r7, #4]
 800789c:	4613      	mov	r3, r2
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	440b      	add	r3, r1
 80078a6:	3318      	adds	r3, #24
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	78fb      	ldrb	r3, [r7, #3]
 80078ac:	f003 010f 	and.w	r1, r3, #15
 80078b0:	68f8      	ldr	r0, [r7, #12]
 80078b2:	460b      	mov	r3, r1
 80078b4:	00db      	lsls	r3, r3, #3
 80078b6:	440b      	add	r3, r1
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	4403      	add	r3, r0
 80078bc:	331c      	adds	r3, #28
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	fbb2 f1f3 	udiv	r1, r2, r3
 80078c4:	fb01 f303 	mul.w	r3, r1, r3
 80078c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d112      	bne.n	80078f4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80078ce:	78fb      	ldrb	r3, [r7, #3]
 80078d0:	f003 020f 	and.w	r2, r3, #15
 80078d4:	6879      	ldr	r1, [r7, #4]
 80078d6:	4613      	mov	r3, r2
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	4413      	add	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	440b      	add	r3, r1
 80078e0:	3318      	adds	r3, #24
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80078e6:	78f9      	ldrb	r1, [r7, #3]
 80078e8:	2300      	movs	r3, #0
 80078ea:	2200      	movs	r2, #0
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f002 f9a4 	bl	8009c3a <USBD_LL_Transmit>
 80078f2:	e01f      	b.n	8007934 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	33b0      	adds	r3, #176	@ 0xb0
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	4413      	add	r3, r2
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d010      	beq.n	8007934 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	33b0      	adds	r3, #176	@ 0xb0
 800791c:	009b      	lsls	r3, r3, #2
 800791e:	4413      	add	r3, r2
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	691b      	ldr	r3, [r3, #16]
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007930:	78fa      	ldrb	r2, [r7, #3]
 8007932:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
 8007946:	460b      	mov	r3, r1
 8007948:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	32b0      	adds	r2, #176	@ 0xb0
 8007954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007958:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	32b0      	adds	r2, #176	@ 0xb0
 8007964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d101      	bne.n	8007970 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800796c:	2303      	movs	r3, #3
 800796e:	e01a      	b.n	80079a6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007970:	78fb      	ldrb	r3, [r7, #3]
 8007972:	4619      	mov	r1, r3
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f002 f9a2 	bl	8009cbe <USBD_LL_GetRxDataSize>
 800797a:	4602      	mov	r2, r0
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	33b0      	adds	r3, #176	@ 0xb0
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	68fa      	ldr	r2, [r7, #12]
 8007996:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800799a:	68fa      	ldr	r2, [r7, #12]
 800799c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80079a0:	4611      	mov	r1, r2
 80079a2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}

080079ae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b084      	sub	sp, #16
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	32b0      	adds	r2, #176	@ 0xb0
 80079c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d101      	bne.n	80079d0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80079cc:	2303      	movs	r3, #3
 80079ce:	e024      	b.n	8007a1a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	33b0      	adds	r3, #176	@ 0xb0
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	4413      	add	r3, r2
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d019      	beq.n	8007a18 <USBD_CDC_EP0_RxReady+0x6a>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80079ea:	2bff      	cmp	r3, #255	@ 0xff
 80079ec:	d014      	beq.n	8007a18 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	33b0      	adds	r3, #176	@ 0xb0
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007a06:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007a0e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	22ff      	movs	r2, #255	@ 0xff
 8007a14:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007a18:	2300      	movs	r3, #0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3710      	adds	r7, #16
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
	...

08007a24 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b086      	sub	sp, #24
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007a2c:	2182      	movs	r1, #130	@ 0x82
 8007a2e:	4818      	ldr	r0, [pc, #96]	@ (8007a90 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007a30:	f000 fd4f 	bl	80084d2 <USBD_GetEpDesc>
 8007a34:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007a36:	2101      	movs	r1, #1
 8007a38:	4815      	ldr	r0, [pc, #84]	@ (8007a90 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007a3a:	f000 fd4a 	bl	80084d2 <USBD_GetEpDesc>
 8007a3e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007a40:	2181      	movs	r1, #129	@ 0x81
 8007a42:	4813      	ldr	r0, [pc, #76]	@ (8007a90 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007a44:	f000 fd45 	bl	80084d2 <USBD_GetEpDesc>
 8007a48:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d002      	beq.n	8007a56 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	2210      	movs	r2, #16
 8007a54:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d006      	beq.n	8007a6a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a64:	711a      	strb	r2, [r3, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d006      	beq.n	8007a7e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a78:	711a      	strb	r2, [r3, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2243      	movs	r2, #67	@ 0x43
 8007a82:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007a84:	4b02      	ldr	r3, [pc, #8]	@ (8007a90 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3718      	adds	r7, #24
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	20000050 	.word	0x20000050

08007a94 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b086      	sub	sp, #24
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007a9c:	2182      	movs	r1, #130	@ 0x82
 8007a9e:	4818      	ldr	r0, [pc, #96]	@ (8007b00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007aa0:	f000 fd17 	bl	80084d2 <USBD_GetEpDesc>
 8007aa4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007aa6:	2101      	movs	r1, #1
 8007aa8:	4815      	ldr	r0, [pc, #84]	@ (8007b00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007aaa:	f000 fd12 	bl	80084d2 <USBD_GetEpDesc>
 8007aae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007ab0:	2181      	movs	r1, #129	@ 0x81
 8007ab2:	4813      	ldr	r0, [pc, #76]	@ (8007b00 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007ab4:	f000 fd0d 	bl	80084d2 <USBD_GetEpDesc>
 8007ab8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d002      	beq.n	8007ac6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	2210      	movs	r2, #16
 8007ac4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d006      	beq.n	8007ada <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	711a      	strb	r2, [r3, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f042 0202 	orr.w	r2, r2, #2
 8007ad8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d006      	beq.n	8007aee <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	711a      	strb	r2, [r3, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f042 0202 	orr.w	r2, r2, #2
 8007aec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2243      	movs	r2, #67	@ 0x43
 8007af2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007af4:	4b02      	ldr	r3, [pc, #8]	@ (8007b00 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3718      	adds	r7, #24
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	20000050 	.word	0x20000050

08007b04 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007b0c:	2182      	movs	r1, #130	@ 0x82
 8007b0e:	4818      	ldr	r0, [pc, #96]	@ (8007b70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007b10:	f000 fcdf 	bl	80084d2 <USBD_GetEpDesc>
 8007b14:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007b16:	2101      	movs	r1, #1
 8007b18:	4815      	ldr	r0, [pc, #84]	@ (8007b70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007b1a:	f000 fcda 	bl	80084d2 <USBD_GetEpDesc>
 8007b1e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007b20:	2181      	movs	r1, #129	@ 0x81
 8007b22:	4813      	ldr	r0, [pc, #76]	@ (8007b70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007b24:	f000 fcd5 	bl	80084d2 <USBD_GetEpDesc>
 8007b28:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	2210      	movs	r2, #16
 8007b34:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d006      	beq.n	8007b4a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b44:	711a      	strb	r2, [r3, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d006      	beq.n	8007b5e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b58:	711a      	strb	r2, [r3, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2243      	movs	r2, #67	@ 0x43
 8007b62:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007b64:	4b02      	ldr	r3, [pc, #8]	@ (8007b70 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	20000050 	.word	0x20000050

08007b74 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	220a      	movs	r2, #10
 8007b80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007b82:	4b03      	ldr	r3, [pc, #12]	@ (8007b90 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	2000000c 	.word	0x2000000c

08007b94 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d101      	bne.n	8007ba8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e009      	b.n	8007bbc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	33b0      	adds	r3, #176	@ 0xb0
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	683a      	ldr	r2, [r7, #0]
 8007bb8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b087      	sub	sp, #28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	32b0      	adds	r2, #176	@ 0xb0
 8007bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d101      	bne.n	8007bee <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007bea:	2303      	movs	r3, #3
 8007bec:	e008      	b.n	8007c00 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	68ba      	ldr	r2, [r7, #8]
 8007bf2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007bfe:	2300      	movs	r3, #0
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	371c      	adds	r7, #28
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	32b0      	adds	r2, #176	@ 0xb0
 8007c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d101      	bne.n	8007c30 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e004      	b.n	8007c3a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	683a      	ldr	r2, [r7, #0]
 8007c34:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3714      	adds	r7, #20
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr
	...

08007c48 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	32b0      	adds	r2, #176	@ 0xb0
 8007c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c5e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007c60:	2301      	movs	r3, #1
 8007c62:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d101      	bne.n	8007c6e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007c6a:	2303      	movs	r3, #3
 8007c6c:	e025      	b.n	8007cba <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d11f      	bne.n	8007cb8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007c80:	4b10      	ldr	r3, [pc, #64]	@ (8007cc4 <USBD_CDC_TransmitPacket+0x7c>)
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	f003 020f 	and.w	r2, r3, #15
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	4613      	mov	r3, r2
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	4413      	add	r3, r2
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4403      	add	r3, r0
 8007c9a:	3318      	adds	r3, #24
 8007c9c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007c9e:	4b09      	ldr	r3, [pc, #36]	@ (8007cc4 <USBD_CDC_TransmitPacket+0x7c>)
 8007ca0:	7819      	ldrb	r1, [r3, #0]
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f001 ffc3 	bl	8009c3a <USBD_LL_Transmit>

    ret = USBD_OK;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	20000093 	.word	0x20000093

08007cc8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	32b0      	adds	r2, #176	@ 0xb0
 8007cda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cde:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	32b0      	adds	r2, #176	@ 0xb0
 8007cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d101      	bne.n	8007cf6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007cf2:	2303      	movs	r3, #3
 8007cf4:	e018      	b.n	8007d28 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	7c1b      	ldrb	r3, [r3, #16]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10a      	bne.n	8007d14 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8007d30 <USBD_CDC_ReceivePacket+0x68>)
 8007d00:	7819      	ldrb	r1, [r3, #0]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007d08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f001 ffb5 	bl	8009c7c <USBD_LL_PrepareReceive>
 8007d12:	e008      	b.n	8007d26 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007d14:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <USBD_CDC_ReceivePacket+0x68>)
 8007d16:	7819      	ldrb	r1, [r3, #0]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007d1e:	2340      	movs	r3, #64	@ 0x40
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f001 ffab 	bl	8009c7c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	20000094 	.word	0x20000094

08007d34 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b086      	sub	sp, #24
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	4613      	mov	r3, r2
 8007d40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d101      	bne.n	8007d4c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007d48:	2303      	movs	r3, #3
 8007d4a:	e01f      	b.n	8007d8c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d003      	beq.n	8007d72 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	68ba      	ldr	r2, [r7, #8]
 8007d6e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	79fa      	ldrb	r2, [r7, #7]
 8007d7e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007d80:	68f8      	ldr	r0, [r7, #12]
 8007d82:	f001 fe25 	bl	80099d0 <USBD_LL_Init>
 8007d86:	4603      	mov	r3, r0
 8007d88:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d101      	bne.n	8007dac <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e025      	b.n	8007df8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	32ae      	adds	r2, #174	@ 0xae
 8007dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d00f      	beq.n	8007de8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	32ae      	adds	r2, #174	@ 0xae
 8007dd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd8:	f107 020e 	add.w	r2, r7, #14
 8007ddc:	4610      	mov	r0, r2
 8007dde:	4798      	blx	r3
 8007de0:	4602      	mov	r2, r0
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007dee:	1c5a      	adds	r2, r3, #1
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007df6:	2300      	movs	r3, #0
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3710      	adds	r7, #16
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b082      	sub	sp, #8
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f001 fe2d 	bl	8009a68 <USBD_LL_Start>
 8007e0e:	4603      	mov	r3, r0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007e20:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	370c      	adds	r7, #12
 8007e26:	46bd      	mov	sp, r7
 8007e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2c:	4770      	bx	lr

08007e2e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e2e:	b580      	push	{r7, lr}
 8007e30:	b084      	sub	sp, #16
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	6078      	str	r0, [r7, #4]
 8007e36:	460b      	mov	r3, r1
 8007e38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d009      	beq.n	8007e5c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	78fa      	ldrb	r2, [r7, #3]
 8007e52:	4611      	mov	r1, r2
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	4798      	blx	r3
 8007e58:	4603      	mov	r3, r0
 8007e5a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e66:	b580      	push	{r7, lr}
 8007e68:	b084      	sub	sp, #16
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
 8007e6e:	460b      	mov	r3, r1
 8007e70:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e72:	2300      	movs	r3, #0
 8007e74:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	78fa      	ldrb	r2, [r7, #3]
 8007e80:	4611      	mov	r1, r2
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	4798      	blx	r3
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d001      	beq.n	8007e90 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3710      	adds	r7, #16
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}

08007e9a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b084      	sub	sp, #16
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
 8007ea2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007eaa:	6839      	ldr	r1, [r7, #0]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f001 f90c 	bl	80090ca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007ec0:	461a      	mov	r2, r3
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007ece:	f003 031f 	and.w	r3, r3, #31
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d01a      	beq.n	8007f0c <USBD_LL_SetupStage+0x72>
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d822      	bhi.n	8007f20 <USBD_LL_SetupStage+0x86>
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d002      	beq.n	8007ee4 <USBD_LL_SetupStage+0x4a>
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d00a      	beq.n	8007ef8 <USBD_LL_SetupStage+0x5e>
 8007ee2:	e01d      	b.n	8007f20 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007eea:	4619      	mov	r1, r3
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f000 fb63 	bl	80085b8 <USBD_StdDevReq>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	73fb      	strb	r3, [r7, #15]
      break;
 8007ef6:	e020      	b.n	8007f3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007efe:	4619      	mov	r1, r3
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f000 fbcb 	bl	800869c <USBD_StdItfReq>
 8007f06:	4603      	mov	r3, r0
 8007f08:	73fb      	strb	r3, [r7, #15]
      break;
 8007f0a:	e016      	b.n	8007f3a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007f12:	4619      	mov	r1, r3
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 fc2d 	bl	8008774 <USBD_StdEPReq>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	73fb      	strb	r3, [r7, #15]
      break;
 8007f1e:	e00c      	b.n	8007f3a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007f26:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f001 fdfa 	bl	8009b28 <USBD_LL_StallEP>
 8007f34:	4603      	mov	r3, r0
 8007f36:	73fb      	strb	r3, [r7, #15]
      break;
 8007f38:	bf00      	nop
  }

  return ret;
 8007f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3710      	adds	r7, #16
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}

08007f44 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	607a      	str	r2, [r7, #4]
 8007f50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007f52:	2300      	movs	r3, #0
 8007f54:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007f56:	7afb      	ldrb	r3, [r7, #11]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d16e      	bne.n	800803a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007f62:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007f6a:	2b03      	cmp	r3, #3
 8007f6c:	f040 8098 	bne.w	80080a0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	689a      	ldr	r2, [r3, #8]
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d913      	bls.n	8007fa4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	689a      	ldr	r2, [r3, #8]
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	1ad2      	subs	r2, r2, r3
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	68da      	ldr	r2, [r3, #12]
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	4293      	cmp	r3, r2
 8007f94:	bf28      	it	cs
 8007f96:	4613      	movcs	r3, r2
 8007f98:	461a      	mov	r2, r3
 8007f9a:	6879      	ldr	r1, [r7, #4]
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f001 f994 	bl	80092ca <USBD_CtlContinueRx>
 8007fa2:	e07d      	b.n	80080a0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007faa:	f003 031f 	and.w	r3, r3, #31
 8007fae:	2b02      	cmp	r3, #2
 8007fb0:	d014      	beq.n	8007fdc <USBD_LL_DataOutStage+0x98>
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d81d      	bhi.n	8007ff2 <USBD_LL_DataOutStage+0xae>
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d002      	beq.n	8007fc0 <USBD_LL_DataOutStage+0x7c>
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d003      	beq.n	8007fc6 <USBD_LL_DataOutStage+0x82>
 8007fbe:	e018      	b.n	8007ff2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	75bb      	strb	r3, [r7, #22]
            break;
 8007fc4:	e018      	b.n	8007ff8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	4619      	mov	r1, r3
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 fa64 	bl	800849e <USBD_CoreFindIF>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	75bb      	strb	r3, [r7, #22]
            break;
 8007fda:	e00d      	b.n	8007ff8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f000 fa66 	bl	80084b8 <USBD_CoreFindEP>
 8007fec:	4603      	mov	r3, r0
 8007fee:	75bb      	strb	r3, [r7, #22]
            break;
 8007ff0:	e002      	b.n	8007ff8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	75bb      	strb	r3, [r7, #22]
            break;
 8007ff6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007ff8:	7dbb      	ldrb	r3, [r7, #22]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d119      	bne.n	8008032 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b03      	cmp	r3, #3
 8008008:	d113      	bne.n	8008032 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800800a:	7dba      	ldrb	r2, [r7, #22]
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	32ae      	adds	r2, #174	@ 0xae
 8008010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800801a:	7dba      	ldrb	r2, [r7, #22]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008022:	7dba      	ldrb	r2, [r7, #22]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	32ae      	adds	r2, #174	@ 0xae
 8008028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800802c:	691b      	ldr	r3, [r3, #16]
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f001 f95a 	bl	80092ec <USBD_CtlSendStatus>
 8008038:	e032      	b.n	80080a0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800803a:	7afb      	ldrb	r3, [r7, #11]
 800803c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008040:	b2db      	uxtb	r3, r3
 8008042:	4619      	mov	r1, r3
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f000 fa37 	bl	80084b8 <USBD_CoreFindEP>
 800804a:	4603      	mov	r3, r0
 800804c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800804e:	7dbb      	ldrb	r3, [r7, #22]
 8008050:	2bff      	cmp	r3, #255	@ 0xff
 8008052:	d025      	beq.n	80080a0 <USBD_LL_DataOutStage+0x15c>
 8008054:	7dbb      	ldrb	r3, [r7, #22]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d122      	bne.n	80080a0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b03      	cmp	r3, #3
 8008064:	d117      	bne.n	8008096 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008066:	7dba      	ldrb	r2, [r7, #22]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	32ae      	adds	r2, #174	@ 0xae
 800806c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008070:	699b      	ldr	r3, [r3, #24]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00f      	beq.n	8008096 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008076:	7dba      	ldrb	r2, [r7, #22]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800807e:	7dba      	ldrb	r2, [r7, #22]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	32ae      	adds	r2, #174	@ 0xae
 8008084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	7afa      	ldrb	r2, [r7, #11]
 800808c:	4611      	mov	r1, r2
 800808e:	68f8      	ldr	r0, [r7, #12]
 8008090:	4798      	blx	r3
 8008092:	4603      	mov	r3, r0
 8008094:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008096:	7dfb      	ldrb	r3, [r7, #23]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d001      	beq.n	80080a0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800809c:	7dfb      	ldrb	r3, [r7, #23]
 800809e:	e000      	b.n	80080a2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80080a0:	2300      	movs	r3, #0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3718      	adds	r7, #24
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b086      	sub	sp, #24
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	60f8      	str	r0, [r7, #12]
 80080b2:	460b      	mov	r3, r1
 80080b4:	607a      	str	r2, [r7, #4]
 80080b6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80080b8:	7afb      	ldrb	r3, [r7, #11]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d16f      	bne.n	800819e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	3314      	adds	r3, #20
 80080c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d15a      	bne.n	8008184 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	689a      	ldr	r2, [r3, #8]
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d914      	bls.n	8008104 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	689a      	ldr	r2, [r3, #8]
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	1ad2      	subs	r2, r2, r3
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	461a      	mov	r2, r3
 80080ee:	6879      	ldr	r1, [r7, #4]
 80080f0:	68f8      	ldr	r0, [r7, #12]
 80080f2:	f001 f8bc 	bl	800926e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80080f6:	2300      	movs	r3, #0
 80080f8:	2200      	movs	r2, #0
 80080fa:	2100      	movs	r1, #0
 80080fc:	68f8      	ldr	r0, [r7, #12]
 80080fe:	f001 fdbd 	bl	8009c7c <USBD_LL_PrepareReceive>
 8008102:	e03f      	b.n	8008184 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008104:	693b      	ldr	r3, [r7, #16]
 8008106:	68da      	ldr	r2, [r3, #12]
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	429a      	cmp	r2, r3
 800810e:	d11c      	bne.n	800814a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	685a      	ldr	r2, [r3, #4]
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008118:	429a      	cmp	r2, r3
 800811a:	d316      	bcc.n	800814a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008126:	429a      	cmp	r2, r3
 8008128:	d20f      	bcs.n	800814a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800812a:	2200      	movs	r2, #0
 800812c:	2100      	movs	r1, #0
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f001 f89d 	bl	800926e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2200      	movs	r2, #0
 8008138:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800813c:	2300      	movs	r3, #0
 800813e:	2200      	movs	r2, #0
 8008140:	2100      	movs	r1, #0
 8008142:	68f8      	ldr	r0, [r7, #12]
 8008144:	f001 fd9a 	bl	8009c7c <USBD_LL_PrepareReceive>
 8008148:	e01c      	b.n	8008184 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008150:	b2db      	uxtb	r3, r3
 8008152:	2b03      	cmp	r3, #3
 8008154:	d10f      	bne.n	8008176 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d009      	beq.n	8008176 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008176:	2180      	movs	r1, #128	@ 0x80
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f001 fcd5 	bl	8009b28 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f001 f8c7 	bl	8009312 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d03a      	beq.n	8008204 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f7ff fe42 	bl	8007e18 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800819c:	e032      	b.n	8008204 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800819e:	7afb      	ldrb	r3, [r7, #11]
 80081a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	4619      	mov	r1, r3
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 f985 	bl	80084b8 <USBD_CoreFindEP>
 80081ae:	4603      	mov	r3, r0
 80081b0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80081b2:	7dfb      	ldrb	r3, [r7, #23]
 80081b4:	2bff      	cmp	r3, #255	@ 0xff
 80081b6:	d025      	beq.n	8008204 <USBD_LL_DataInStage+0x15a>
 80081b8:	7dfb      	ldrb	r3, [r7, #23]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d122      	bne.n	8008204 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	2b03      	cmp	r3, #3
 80081c8:	d11c      	bne.n	8008204 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80081ca:	7dfa      	ldrb	r2, [r7, #23]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	32ae      	adds	r2, #174	@ 0xae
 80081d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d014      	beq.n	8008204 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80081da:	7dfa      	ldrb	r2, [r7, #23]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80081e2:	7dfa      	ldrb	r2, [r7, #23]
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	32ae      	adds	r2, #174	@ 0xae
 80081e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	7afa      	ldrb	r2, [r7, #11]
 80081f0:	4611      	mov	r1, r2
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	4798      	blx	r3
 80081f6:	4603      	mov	r3, r0
 80081f8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80081fa:	7dbb      	ldrb	r3, [r7, #22]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d001      	beq.n	8008204 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008200:	7dbb      	ldrb	r3, [r7, #22]
 8008202:	e000      	b.n	8008206 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3718      	adds	r7, #24
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008246:	2b00      	cmp	r3, #0
 8008248:	d014      	beq.n	8008274 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00e      	beq.n	8008274 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	6852      	ldr	r2, [r2, #4]
 8008262:	b2d2      	uxtb	r2, r2
 8008264:	4611      	mov	r1, r2
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	4798      	blx	r3
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d001      	beq.n	8008274 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008270:	2303      	movs	r3, #3
 8008272:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008274:	2340      	movs	r3, #64	@ 0x40
 8008276:	2200      	movs	r2, #0
 8008278:	2100      	movs	r1, #0
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f001 fc0f 	bl	8009a9e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2240      	movs	r2, #64	@ 0x40
 800828c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008290:	2340      	movs	r3, #64	@ 0x40
 8008292:	2200      	movs	r2, #0
 8008294:	2180      	movs	r1, #128	@ 0x80
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f001 fc01 	bl	8009a9e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2240      	movs	r2, #64	@ 0x40
 80082a6:	621a      	str	r2, [r3, #32]

  return ret;
 80082a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3710      	adds	r7, #16
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}

080082b2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80082b2:	b480      	push	{r7}
 80082b4:	b083      	sub	sp, #12
 80082b6:	af00      	add	r7, sp, #0
 80082b8:	6078      	str	r0, [r7, #4]
 80082ba:	460b      	mov	r3, r1
 80082bc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	78fa      	ldrb	r2, [r7, #3]
 80082c2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	370c      	adds	r7, #12
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80082d2:	b480      	push	{r7}
 80082d4:	b083      	sub	sp, #12
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	2b04      	cmp	r3, #4
 80082e4:	d006      	beq.n	80082f4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082ec:	b2da      	uxtb	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2204      	movs	r2, #4
 80082f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80082fc:	2300      	movs	r3, #0
}
 80082fe:	4618      	mov	r0, r3
 8008300:	370c      	adds	r7, #12
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr

0800830a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800830a:	b480      	push	{r7}
 800830c:	b083      	sub	sp, #12
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b04      	cmp	r3, #4
 800831c:	d106      	bne.n	800832c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008324:	b2da      	uxtb	r2, r3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	370c      	adds	r7, #12
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr

0800833a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b082      	sub	sp, #8
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008348:	b2db      	uxtb	r3, r3
 800834a:	2b03      	cmp	r3, #3
 800834c:	d110      	bne.n	8008370 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008354:	2b00      	cmp	r3, #0
 8008356:	d00b      	beq.n	8008370 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800835e:	69db      	ldr	r3, [r3, #28]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d005      	beq.n	8008370 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800836a:	69db      	ldr	r3, [r3, #28]
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}

0800837a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800837a:	b580      	push	{r7, lr}
 800837c:	b082      	sub	sp, #8
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
 8008382:	460b      	mov	r3, r1
 8008384:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	32ae      	adds	r2, #174	@ 0xae
 8008390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d101      	bne.n	800839c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008398:	2303      	movs	r3, #3
 800839a:	e01c      	b.n	80083d6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	2b03      	cmp	r3, #3
 80083a6:	d115      	bne.n	80083d4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	32ae      	adds	r2, #174	@ 0xae
 80083b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b6:	6a1b      	ldr	r3, [r3, #32]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d00b      	beq.n	80083d4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	32ae      	adds	r2, #174	@ 0xae
 80083c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083ca:	6a1b      	ldr	r3, [r3, #32]
 80083cc:	78fa      	ldrb	r2, [r7, #3]
 80083ce:	4611      	mov	r1, r2
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3708      	adds	r7, #8
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}

080083de <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b082      	sub	sp, #8
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
 80083e6:	460b      	mov	r3, r1
 80083e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	32ae      	adds	r2, #174	@ 0xae
 80083f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d101      	bne.n	8008400 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80083fc:	2303      	movs	r3, #3
 80083fe:	e01c      	b.n	800843a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008406:	b2db      	uxtb	r3, r3
 8008408:	2b03      	cmp	r3, #3
 800840a:	d115      	bne.n	8008438 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	32ae      	adds	r2, #174	@ 0xae
 8008416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800841a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00b      	beq.n	8008438 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	32ae      	adds	r2, #174	@ 0xae
 800842a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800842e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008430:	78fa      	ldrb	r2, [r7, #3]
 8008432:	4611      	mov	r1, r2
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008438:	2300      	movs	r3, #0
}
 800843a:	4618      	mov	r0, r3
 800843c:	3708      	adds	r7, #8
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008442:	b480      	push	{r7}
 8008444:	b083      	sub	sp, #12
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008460:	2300      	movs	r3, #0
 8008462:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008472:	2b00      	cmp	r3, #0
 8008474:	d00e      	beq.n	8008494 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	6852      	ldr	r2, [r2, #4]
 8008482:	b2d2      	uxtb	r2, r2
 8008484:	4611      	mov	r1, r2
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	4798      	blx	r3
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d001      	beq.n	8008494 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008490:	2303      	movs	r3, #3
 8008492:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008494:	7bfb      	ldrb	r3, [r7, #15]
}
 8008496:	4618      	mov	r0, r3
 8008498:	3710      	adds	r7, #16
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800849e:	b480      	push	{r7}
 80084a0:	b083      	sub	sp, #12
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
 80084a6:	460b      	mov	r3, r1
 80084a8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80084aa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	370c      	adds	r7, #12
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	460b      	mov	r3, r1
 80084c2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80084c4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80084c6:	4618      	mov	r0, r3
 80084c8:	370c      	adds	r7, #12
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr

080084d2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b086      	sub	sp, #24
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
 80084da:	460b      	mov	r3, r1
 80084dc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80084e6:	2300      	movs	r3, #0
 80084e8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	885b      	ldrh	r3, [r3, #2]
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	68fa      	ldr	r2, [r7, #12]
 80084f2:	7812      	ldrb	r2, [r2, #0]
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d91f      	bls.n	8008538 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80084fe:	e013      	b.n	8008528 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008500:	f107 030a 	add.w	r3, r7, #10
 8008504:	4619      	mov	r1, r3
 8008506:	6978      	ldr	r0, [r7, #20]
 8008508:	f000 f81b 	bl	8008542 <USBD_GetNextDesc>
 800850c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	785b      	ldrb	r3, [r3, #1]
 8008512:	2b05      	cmp	r3, #5
 8008514:	d108      	bne.n	8008528 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	789b      	ldrb	r3, [r3, #2]
 800851e:	78fa      	ldrb	r2, [r7, #3]
 8008520:	429a      	cmp	r2, r3
 8008522:	d008      	beq.n	8008536 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008524:	2300      	movs	r3, #0
 8008526:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	885b      	ldrh	r3, [r3, #2]
 800852c:	b29a      	uxth	r2, r3
 800852e:	897b      	ldrh	r3, [r7, #10]
 8008530:	429a      	cmp	r2, r3
 8008532:	d8e5      	bhi.n	8008500 <USBD_GetEpDesc+0x2e>
 8008534:	e000      	b.n	8008538 <USBD_GetEpDesc+0x66>
          break;
 8008536:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008538:	693b      	ldr	r3, [r7, #16]
}
 800853a:	4618      	mov	r0, r3
 800853c:	3718      	adds	r7, #24
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008542:	b480      	push	{r7}
 8008544:	b085      	sub	sp, #20
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
 800854a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	881b      	ldrh	r3, [r3, #0]
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	7812      	ldrb	r2, [r2, #0]
 8008558:	4413      	add	r3, r2
 800855a:	b29a      	uxth	r2, r3
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	781b      	ldrb	r3, [r3, #0]
 8008564:	461a      	mov	r2, r3
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4413      	add	r3, r2
 800856a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800856c:	68fb      	ldr	r3, [r7, #12]
}
 800856e:	4618      	mov	r0, r3
 8008570:	3714      	adds	r7, #20
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr

0800857a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800857a:	b480      	push	{r7}
 800857c:	b087      	sub	sp, #28
 800857e:	af00      	add	r7, sp, #0
 8008580:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	3301      	adds	r3, #1
 8008590:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	781b      	ldrb	r3, [r3, #0]
 8008596:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008598:	8a3b      	ldrh	r3, [r7, #16]
 800859a:	021b      	lsls	r3, r3, #8
 800859c:	b21a      	sxth	r2, r3
 800859e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	b21b      	sxth	r3, r3
 80085a6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80085a8:	89fb      	ldrh	r3, [r7, #14]
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	371c      	adds	r7, #28
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr
	...

080085b8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085c2:	2300      	movs	r3, #0
 80085c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085ce:	2b40      	cmp	r3, #64	@ 0x40
 80085d0:	d005      	beq.n	80085de <USBD_StdDevReq+0x26>
 80085d2:	2b40      	cmp	r3, #64	@ 0x40
 80085d4:	d857      	bhi.n	8008686 <USBD_StdDevReq+0xce>
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d00f      	beq.n	80085fa <USBD_StdDevReq+0x42>
 80085da:	2b20      	cmp	r3, #32
 80085dc:	d153      	bne.n	8008686 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	32ae      	adds	r2, #174	@ 0xae
 80085e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	6839      	ldr	r1, [r7, #0]
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	4798      	blx	r3
 80085f4:	4603      	mov	r3, r0
 80085f6:	73fb      	strb	r3, [r7, #15]
      break;
 80085f8:	e04a      	b.n	8008690 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	785b      	ldrb	r3, [r3, #1]
 80085fe:	2b09      	cmp	r3, #9
 8008600:	d83b      	bhi.n	800867a <USBD_StdDevReq+0xc2>
 8008602:	a201      	add	r2, pc, #4	@ (adr r2, 8008608 <USBD_StdDevReq+0x50>)
 8008604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008608:	0800865d 	.word	0x0800865d
 800860c:	08008671 	.word	0x08008671
 8008610:	0800867b 	.word	0x0800867b
 8008614:	08008667 	.word	0x08008667
 8008618:	0800867b 	.word	0x0800867b
 800861c:	0800863b 	.word	0x0800863b
 8008620:	08008631 	.word	0x08008631
 8008624:	0800867b 	.word	0x0800867b
 8008628:	08008653 	.word	0x08008653
 800862c:	08008645 	.word	0x08008645
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008630:	6839      	ldr	r1, [r7, #0]
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 fa3c 	bl	8008ab0 <USBD_GetDescriptor>
          break;
 8008638:	e024      	b.n	8008684 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800863a:	6839      	ldr	r1, [r7, #0]
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fba1 	bl	8008d84 <USBD_SetAddress>
          break;
 8008642:	e01f      	b.n	8008684 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008644:	6839      	ldr	r1, [r7, #0]
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 fbe0 	bl	8008e0c <USBD_SetConfig>
 800864c:	4603      	mov	r3, r0
 800864e:	73fb      	strb	r3, [r7, #15]
          break;
 8008650:	e018      	b.n	8008684 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008652:	6839      	ldr	r1, [r7, #0]
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 fc83 	bl	8008f60 <USBD_GetConfig>
          break;
 800865a:	e013      	b.n	8008684 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800865c:	6839      	ldr	r1, [r7, #0]
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fcb4 	bl	8008fcc <USBD_GetStatus>
          break;
 8008664:	e00e      	b.n	8008684 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008666:	6839      	ldr	r1, [r7, #0]
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 fce3 	bl	8009034 <USBD_SetFeature>
          break;
 800866e:	e009      	b.n	8008684 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008670:	6839      	ldr	r1, [r7, #0]
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fd07 	bl	8009086 <USBD_ClrFeature>
          break;
 8008678:	e004      	b.n	8008684 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800867a:	6839      	ldr	r1, [r7, #0]
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f000 fd5e 	bl	800913e <USBD_CtlError>
          break;
 8008682:	bf00      	nop
      }
      break;
 8008684:	e004      	b.n	8008690 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008686:	6839      	ldr	r1, [r7, #0]
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f000 fd58 	bl	800913e <USBD_CtlError>
      break;
 800868e:	bf00      	nop
  }

  return ret;
 8008690:	7bfb      	ldrb	r3, [r7, #15]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop

0800869c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80086a6:	2300      	movs	r3, #0
 80086a8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	781b      	ldrb	r3, [r3, #0]
 80086ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80086b2:	2b40      	cmp	r3, #64	@ 0x40
 80086b4:	d005      	beq.n	80086c2 <USBD_StdItfReq+0x26>
 80086b6:	2b40      	cmp	r3, #64	@ 0x40
 80086b8:	d852      	bhi.n	8008760 <USBD_StdItfReq+0xc4>
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d001      	beq.n	80086c2 <USBD_StdItfReq+0x26>
 80086be:	2b20      	cmp	r3, #32
 80086c0:	d14e      	bne.n	8008760 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	3b01      	subs	r3, #1
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d840      	bhi.n	8008752 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	889b      	ldrh	r3, [r3, #4]
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d836      	bhi.n	8008748 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	889b      	ldrh	r3, [r3, #4]
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	4619      	mov	r1, r3
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f7ff fedb 	bl	800849e <USBD_CoreFindIF>
 80086e8:	4603      	mov	r3, r0
 80086ea:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80086ec:	7bbb      	ldrb	r3, [r7, #14]
 80086ee:	2bff      	cmp	r3, #255	@ 0xff
 80086f0:	d01d      	beq.n	800872e <USBD_StdItfReq+0x92>
 80086f2:	7bbb      	ldrb	r3, [r7, #14]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d11a      	bne.n	800872e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80086f8:	7bba      	ldrb	r2, [r7, #14]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	32ae      	adds	r2, #174	@ 0xae
 80086fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d00f      	beq.n	8008728 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008708:	7bba      	ldrb	r2, [r7, #14]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008710:	7bba      	ldrb	r2, [r7, #14]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	32ae      	adds	r2, #174	@ 0xae
 8008716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	6839      	ldr	r1, [r7, #0]
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	4798      	blx	r3
 8008722:	4603      	mov	r3, r0
 8008724:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008726:	e004      	b.n	8008732 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008728:	2303      	movs	r3, #3
 800872a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800872c:	e001      	b.n	8008732 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800872e:	2303      	movs	r3, #3
 8008730:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	88db      	ldrh	r3, [r3, #6]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d110      	bne.n	800875c <USBD_StdItfReq+0xc0>
 800873a:	7bfb      	ldrb	r3, [r7, #15]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10d      	bne.n	800875c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 fdd3 	bl	80092ec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008746:	e009      	b.n	800875c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008748:	6839      	ldr	r1, [r7, #0]
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 fcf7 	bl	800913e <USBD_CtlError>
          break;
 8008750:	e004      	b.n	800875c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008752:	6839      	ldr	r1, [r7, #0]
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 fcf2 	bl	800913e <USBD_CtlError>
          break;
 800875a:	e000      	b.n	800875e <USBD_StdItfReq+0xc2>
          break;
 800875c:	bf00      	nop
      }
      break;
 800875e:	e004      	b.n	800876a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008760:	6839      	ldr	r1, [r7, #0]
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 fceb 	bl	800913e <USBD_CtlError>
      break;
 8008768:	bf00      	nop
  }

  return ret;
 800876a:	7bfb      	ldrb	r3, [r7, #15]
}
 800876c:	4618      	mov	r0, r3
 800876e:	3710      	adds	r7, #16
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}

08008774 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b084      	sub	sp, #16
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800877e:	2300      	movs	r3, #0
 8008780:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	889b      	ldrh	r3, [r3, #4]
 8008786:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008790:	2b40      	cmp	r3, #64	@ 0x40
 8008792:	d007      	beq.n	80087a4 <USBD_StdEPReq+0x30>
 8008794:	2b40      	cmp	r3, #64	@ 0x40
 8008796:	f200 817f 	bhi.w	8008a98 <USBD_StdEPReq+0x324>
 800879a:	2b00      	cmp	r3, #0
 800879c:	d02a      	beq.n	80087f4 <USBD_StdEPReq+0x80>
 800879e:	2b20      	cmp	r3, #32
 80087a0:	f040 817a 	bne.w	8008a98 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80087a4:	7bbb      	ldrb	r3, [r7, #14]
 80087a6:	4619      	mov	r1, r3
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f7ff fe85 	bl	80084b8 <USBD_CoreFindEP>
 80087ae:	4603      	mov	r3, r0
 80087b0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80087b2:	7b7b      	ldrb	r3, [r7, #13]
 80087b4:	2bff      	cmp	r3, #255	@ 0xff
 80087b6:	f000 8174 	beq.w	8008aa2 <USBD_StdEPReq+0x32e>
 80087ba:	7b7b      	ldrb	r3, [r7, #13]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f040 8170 	bne.w	8008aa2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80087c2:	7b7a      	ldrb	r2, [r7, #13]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80087ca:	7b7a      	ldrb	r2, [r7, #13]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	32ae      	adds	r2, #174	@ 0xae
 80087d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	f000 8163 	beq.w	8008aa2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80087dc:	7b7a      	ldrb	r2, [r7, #13]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	32ae      	adds	r2, #174	@ 0xae
 80087e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	4798      	blx	r3
 80087ee:	4603      	mov	r3, r0
 80087f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80087f2:	e156      	b.n	8008aa2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	785b      	ldrb	r3, [r3, #1]
 80087f8:	2b03      	cmp	r3, #3
 80087fa:	d008      	beq.n	800880e <USBD_StdEPReq+0x9a>
 80087fc:	2b03      	cmp	r3, #3
 80087fe:	f300 8145 	bgt.w	8008a8c <USBD_StdEPReq+0x318>
 8008802:	2b00      	cmp	r3, #0
 8008804:	f000 809b 	beq.w	800893e <USBD_StdEPReq+0x1ca>
 8008808:	2b01      	cmp	r3, #1
 800880a:	d03c      	beq.n	8008886 <USBD_StdEPReq+0x112>
 800880c:	e13e      	b.n	8008a8c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008814:	b2db      	uxtb	r3, r3
 8008816:	2b02      	cmp	r3, #2
 8008818:	d002      	beq.n	8008820 <USBD_StdEPReq+0xac>
 800881a:	2b03      	cmp	r3, #3
 800881c:	d016      	beq.n	800884c <USBD_StdEPReq+0xd8>
 800881e:	e02c      	b.n	800887a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008820:	7bbb      	ldrb	r3, [r7, #14]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00d      	beq.n	8008842 <USBD_StdEPReq+0xce>
 8008826:	7bbb      	ldrb	r3, [r7, #14]
 8008828:	2b80      	cmp	r3, #128	@ 0x80
 800882a:	d00a      	beq.n	8008842 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800882c:	7bbb      	ldrb	r3, [r7, #14]
 800882e:	4619      	mov	r1, r3
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f001 f979 	bl	8009b28 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008836:	2180      	movs	r1, #128	@ 0x80
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f001 f975 	bl	8009b28 <USBD_LL_StallEP>
 800883e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008840:	e020      	b.n	8008884 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008842:	6839      	ldr	r1, [r7, #0]
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 fc7a 	bl	800913e <USBD_CtlError>
              break;
 800884a:	e01b      	b.n	8008884 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	885b      	ldrh	r3, [r3, #2]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d10e      	bne.n	8008872 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008854:	7bbb      	ldrb	r3, [r7, #14]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00b      	beq.n	8008872 <USBD_StdEPReq+0xfe>
 800885a:	7bbb      	ldrb	r3, [r7, #14]
 800885c:	2b80      	cmp	r3, #128	@ 0x80
 800885e:	d008      	beq.n	8008872 <USBD_StdEPReq+0xfe>
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	88db      	ldrh	r3, [r3, #6]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d104      	bne.n	8008872 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008868:	7bbb      	ldrb	r3, [r7, #14]
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f001 f95b 	bl	8009b28 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 fd3a 	bl	80092ec <USBD_CtlSendStatus>

              break;
 8008878:	e004      	b.n	8008884 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800887a:	6839      	ldr	r1, [r7, #0]
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 fc5e 	bl	800913e <USBD_CtlError>
              break;
 8008882:	bf00      	nop
          }
          break;
 8008884:	e107      	b.n	8008a96 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b02      	cmp	r3, #2
 8008890:	d002      	beq.n	8008898 <USBD_StdEPReq+0x124>
 8008892:	2b03      	cmp	r3, #3
 8008894:	d016      	beq.n	80088c4 <USBD_StdEPReq+0x150>
 8008896:	e04b      	b.n	8008930 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008898:	7bbb      	ldrb	r3, [r7, #14]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00d      	beq.n	80088ba <USBD_StdEPReq+0x146>
 800889e:	7bbb      	ldrb	r3, [r7, #14]
 80088a0:	2b80      	cmp	r3, #128	@ 0x80
 80088a2:	d00a      	beq.n	80088ba <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80088a4:	7bbb      	ldrb	r3, [r7, #14]
 80088a6:	4619      	mov	r1, r3
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f001 f93d 	bl	8009b28 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80088ae:	2180      	movs	r1, #128	@ 0x80
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f001 f939 	bl	8009b28 <USBD_LL_StallEP>
 80088b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80088b8:	e040      	b.n	800893c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80088ba:	6839      	ldr	r1, [r7, #0]
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 fc3e 	bl	800913e <USBD_CtlError>
              break;
 80088c2:	e03b      	b.n	800893c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	885b      	ldrh	r3, [r3, #2]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d136      	bne.n	800893a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80088cc:	7bbb      	ldrb	r3, [r7, #14]
 80088ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d004      	beq.n	80088e0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80088d6:	7bbb      	ldrb	r3, [r7, #14]
 80088d8:	4619      	mov	r1, r3
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f001 f943 	bl	8009b66 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 fd03 	bl	80092ec <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80088e6:	7bbb      	ldrb	r3, [r7, #14]
 80088e8:	4619      	mov	r1, r3
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f7ff fde4 	bl	80084b8 <USBD_CoreFindEP>
 80088f0:	4603      	mov	r3, r0
 80088f2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088f4:	7b7b      	ldrb	r3, [r7, #13]
 80088f6:	2bff      	cmp	r3, #255	@ 0xff
 80088f8:	d01f      	beq.n	800893a <USBD_StdEPReq+0x1c6>
 80088fa:	7b7b      	ldrb	r3, [r7, #13]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d11c      	bne.n	800893a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008900:	7b7a      	ldrb	r2, [r7, #13]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008908:	7b7a      	ldrb	r2, [r7, #13]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	32ae      	adds	r2, #174	@ 0xae
 800890e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d010      	beq.n	800893a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008918:	7b7a      	ldrb	r2, [r7, #13]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	32ae      	adds	r2, #174	@ 0xae
 800891e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	4798      	blx	r3
 800892a:	4603      	mov	r3, r0
 800892c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800892e:	e004      	b.n	800893a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008930:	6839      	ldr	r1, [r7, #0]
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 fc03 	bl	800913e <USBD_CtlError>
              break;
 8008938:	e000      	b.n	800893c <USBD_StdEPReq+0x1c8>
              break;
 800893a:	bf00      	nop
          }
          break;
 800893c:	e0ab      	b.n	8008a96 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b02      	cmp	r3, #2
 8008948:	d002      	beq.n	8008950 <USBD_StdEPReq+0x1dc>
 800894a:	2b03      	cmp	r3, #3
 800894c:	d032      	beq.n	80089b4 <USBD_StdEPReq+0x240>
 800894e:	e097      	b.n	8008a80 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008950:	7bbb      	ldrb	r3, [r7, #14]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d007      	beq.n	8008966 <USBD_StdEPReq+0x1f2>
 8008956:	7bbb      	ldrb	r3, [r7, #14]
 8008958:	2b80      	cmp	r3, #128	@ 0x80
 800895a:	d004      	beq.n	8008966 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800895c:	6839      	ldr	r1, [r7, #0]
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 fbed 	bl	800913e <USBD_CtlError>
                break;
 8008964:	e091      	b.n	8008a8a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008966:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800896a:	2b00      	cmp	r3, #0
 800896c:	da0b      	bge.n	8008986 <USBD_StdEPReq+0x212>
 800896e:	7bbb      	ldrb	r3, [r7, #14]
 8008970:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008974:	4613      	mov	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	4413      	add	r3, r2
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	3310      	adds	r3, #16
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	4413      	add	r3, r2
 8008982:	3304      	adds	r3, #4
 8008984:	e00b      	b.n	800899e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008986:	7bbb      	ldrb	r3, [r7, #14]
 8008988:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800898c:	4613      	mov	r3, r2
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	4413      	add	r3, r2
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	4413      	add	r3, r2
 800899c:	3304      	adds	r3, #4
 800899e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	2200      	movs	r2, #0
 80089a4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	2202      	movs	r2, #2
 80089aa:	4619      	mov	r1, r3
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f000 fc43 	bl	8009238 <USBD_CtlSendData>
              break;
 80089b2:	e06a      	b.n	8008a8a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80089b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	da11      	bge.n	80089e0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80089bc:	7bbb      	ldrb	r3, [r7, #14]
 80089be:	f003 020f 	and.w	r2, r3, #15
 80089c2:	6879      	ldr	r1, [r7, #4]
 80089c4:	4613      	mov	r3, r2
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	4413      	add	r3, r2
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	440b      	add	r3, r1
 80089ce:	3324      	adds	r3, #36	@ 0x24
 80089d0:	881b      	ldrh	r3, [r3, #0]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d117      	bne.n	8008a06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 fbb0 	bl	800913e <USBD_CtlError>
                  break;
 80089de:	e054      	b.n	8008a8a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80089e0:	7bbb      	ldrb	r3, [r7, #14]
 80089e2:	f003 020f 	and.w	r2, r3, #15
 80089e6:	6879      	ldr	r1, [r7, #4]
 80089e8:	4613      	mov	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	4413      	add	r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	440b      	add	r3, r1
 80089f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80089f6:	881b      	ldrh	r3, [r3, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d104      	bne.n	8008a06 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80089fc:	6839      	ldr	r1, [r7, #0]
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 fb9d 	bl	800913e <USBD_CtlError>
                  break;
 8008a04:	e041      	b.n	8008a8a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	da0b      	bge.n	8008a26 <USBD_StdEPReq+0x2b2>
 8008a0e:	7bbb      	ldrb	r3, [r7, #14]
 8008a10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a14:	4613      	mov	r3, r2
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	4413      	add	r3, r2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	3310      	adds	r3, #16
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	4413      	add	r3, r2
 8008a22:	3304      	adds	r3, #4
 8008a24:	e00b      	b.n	8008a3e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008a26:	7bbb      	ldrb	r3, [r7, #14]
 8008a28:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	4413      	add	r3, r2
 8008a32:	009b      	lsls	r3, r3, #2
 8008a34:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	3304      	adds	r3, #4
 8008a3e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a40:	7bbb      	ldrb	r3, [r7, #14]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d002      	beq.n	8008a4c <USBD_StdEPReq+0x2d8>
 8008a46:	7bbb      	ldrb	r3, [r7, #14]
 8008a48:	2b80      	cmp	r3, #128	@ 0x80
 8008a4a:	d103      	bne.n	8008a54 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	601a      	str	r2, [r3, #0]
 8008a52:	e00e      	b.n	8008a72 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008a54:	7bbb      	ldrb	r3, [r7, #14]
 8008a56:	4619      	mov	r1, r3
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f001 f8a3 	bl	8009ba4 <USBD_LL_IsStallEP>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d003      	beq.n	8008a6c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2201      	movs	r2, #1
 8008a68:	601a      	str	r2, [r3, #0]
 8008a6a:	e002      	b.n	8008a72 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	2202      	movs	r2, #2
 8008a76:	4619      	mov	r1, r3
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 fbdd 	bl	8009238 <USBD_CtlSendData>
              break;
 8008a7e:	e004      	b.n	8008a8a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008a80:	6839      	ldr	r1, [r7, #0]
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 fb5b 	bl	800913e <USBD_CtlError>
              break;
 8008a88:	bf00      	nop
          }
          break;
 8008a8a:	e004      	b.n	8008a96 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008a8c:	6839      	ldr	r1, [r7, #0]
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 fb55 	bl	800913e <USBD_CtlError>
          break;
 8008a94:	bf00      	nop
      }
      break;
 8008a96:	e005      	b.n	8008aa4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008a98:	6839      	ldr	r1, [r7, #0]
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 fb4f 	bl	800913e <USBD_CtlError>
      break;
 8008aa0:	e000      	b.n	8008aa4 <USBD_StdEPReq+0x330>
      break;
 8008aa2:	bf00      	nop
  }

  return ret;
 8008aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3710      	adds	r7, #16
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
	...

08008ab0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b084      	sub	sp, #16
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008aba:	2300      	movs	r3, #0
 8008abc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	885b      	ldrh	r3, [r3, #2]
 8008aca:	0a1b      	lsrs	r3, r3, #8
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	2b06      	cmp	r3, #6
 8008ad2:	f200 8128 	bhi.w	8008d26 <USBD_GetDescriptor+0x276>
 8008ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8008adc <USBD_GetDescriptor+0x2c>)
 8008ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008adc:	08008af9 	.word	0x08008af9
 8008ae0:	08008b11 	.word	0x08008b11
 8008ae4:	08008b51 	.word	0x08008b51
 8008ae8:	08008d27 	.word	0x08008d27
 8008aec:	08008d27 	.word	0x08008d27
 8008af0:	08008cc7 	.word	0x08008cc7
 8008af4:	08008cf3 	.word	0x08008cf3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	7c12      	ldrb	r2, [r2, #16]
 8008b04:	f107 0108 	add.w	r1, r7, #8
 8008b08:	4610      	mov	r0, r2
 8008b0a:	4798      	blx	r3
 8008b0c:	60f8      	str	r0, [r7, #12]
      break;
 8008b0e:	e112      	b.n	8008d36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	7c1b      	ldrb	r3, [r3, #16]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d10d      	bne.n	8008b34 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b20:	f107 0208 	add.w	r2, r7, #8
 8008b24:	4610      	mov	r0, r2
 8008b26:	4798      	blx	r3
 8008b28:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	2202      	movs	r2, #2
 8008b30:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008b32:	e100      	b.n	8008d36 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b3c:	f107 0208 	add.w	r2, r7, #8
 8008b40:	4610      	mov	r0, r2
 8008b42:	4798      	blx	r3
 8008b44:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	2202      	movs	r2, #2
 8008b4c:	701a      	strb	r2, [r3, #0]
      break;
 8008b4e:	e0f2      	b.n	8008d36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	885b      	ldrh	r3, [r3, #2]
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	2b05      	cmp	r3, #5
 8008b58:	f200 80ac 	bhi.w	8008cb4 <USBD_GetDescriptor+0x204>
 8008b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8008b64 <USBD_GetDescriptor+0xb4>)
 8008b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b62:	bf00      	nop
 8008b64:	08008b7d 	.word	0x08008b7d
 8008b68:	08008bb1 	.word	0x08008bb1
 8008b6c:	08008be5 	.word	0x08008be5
 8008b70:	08008c19 	.word	0x08008c19
 8008b74:	08008c4d 	.word	0x08008c4d
 8008b78:	08008c81 	.word	0x08008c81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d00b      	beq.n	8008ba0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	7c12      	ldrb	r2, [r2, #16]
 8008b94:	f107 0108 	add.w	r1, r7, #8
 8008b98:	4610      	mov	r0, r2
 8008b9a:	4798      	blx	r3
 8008b9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b9e:	e091      	b.n	8008cc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ba0:	6839      	ldr	r1, [r7, #0]
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 facb 	bl	800913e <USBD_CtlError>
            err++;
 8008ba8:	7afb      	ldrb	r3, [r7, #11]
 8008baa:	3301      	adds	r3, #1
 8008bac:	72fb      	strb	r3, [r7, #11]
          break;
 8008bae:	e089      	b.n	8008cc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d00b      	beq.n	8008bd4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	687a      	ldr	r2, [r7, #4]
 8008bc6:	7c12      	ldrb	r2, [r2, #16]
 8008bc8:	f107 0108 	add.w	r1, r7, #8
 8008bcc:	4610      	mov	r0, r2
 8008bce:	4798      	blx	r3
 8008bd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bd2:	e077      	b.n	8008cc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bd4:	6839      	ldr	r1, [r7, #0]
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 fab1 	bl	800913e <USBD_CtlError>
            err++;
 8008bdc:	7afb      	ldrb	r3, [r7, #11]
 8008bde:	3301      	adds	r3, #1
 8008be0:	72fb      	strb	r3, [r7, #11]
          break;
 8008be2:	e06f      	b.n	8008cc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00b      	beq.n	8008c08 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	687a      	ldr	r2, [r7, #4]
 8008bfa:	7c12      	ldrb	r2, [r2, #16]
 8008bfc:	f107 0108 	add.w	r1, r7, #8
 8008c00:	4610      	mov	r0, r2
 8008c02:	4798      	blx	r3
 8008c04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c06:	e05d      	b.n	8008cc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c08:	6839      	ldr	r1, [r7, #0]
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fa97 	bl	800913e <USBD_CtlError>
            err++;
 8008c10:	7afb      	ldrb	r3, [r7, #11]
 8008c12:	3301      	adds	r3, #1
 8008c14:	72fb      	strb	r3, [r7, #11]
          break;
 8008c16:	e055      	b.n	8008cc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c1e:	691b      	ldr	r3, [r3, #16]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d00b      	beq.n	8008c3c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c2a:	691b      	ldr	r3, [r3, #16]
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	7c12      	ldrb	r2, [r2, #16]
 8008c30:	f107 0108 	add.w	r1, r7, #8
 8008c34:	4610      	mov	r0, r2
 8008c36:	4798      	blx	r3
 8008c38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c3a:	e043      	b.n	8008cc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c3c:	6839      	ldr	r1, [r7, #0]
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fa7d 	bl	800913e <USBD_CtlError>
            err++;
 8008c44:	7afb      	ldrb	r3, [r7, #11]
 8008c46:	3301      	adds	r3, #1
 8008c48:	72fb      	strb	r3, [r7, #11]
          break;
 8008c4a:	e03b      	b.n	8008cc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c52:	695b      	ldr	r3, [r3, #20]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d00b      	beq.n	8008c70 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c5e:	695b      	ldr	r3, [r3, #20]
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	7c12      	ldrb	r2, [r2, #16]
 8008c64:	f107 0108 	add.w	r1, r7, #8
 8008c68:	4610      	mov	r0, r2
 8008c6a:	4798      	blx	r3
 8008c6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c6e:	e029      	b.n	8008cc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fa63 	bl	800913e <USBD_CtlError>
            err++;
 8008c78:	7afb      	ldrb	r3, [r7, #11]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	72fb      	strb	r3, [r7, #11]
          break;
 8008c7e:	e021      	b.n	8008cc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00b      	beq.n	8008ca4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c92:	699b      	ldr	r3, [r3, #24]
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	7c12      	ldrb	r2, [r2, #16]
 8008c98:	f107 0108 	add.w	r1, r7, #8
 8008c9c:	4610      	mov	r0, r2
 8008c9e:	4798      	blx	r3
 8008ca0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ca2:	e00f      	b.n	8008cc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ca4:	6839      	ldr	r1, [r7, #0]
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 fa49 	bl	800913e <USBD_CtlError>
            err++;
 8008cac:	7afb      	ldrb	r3, [r7, #11]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	72fb      	strb	r3, [r7, #11]
          break;
 8008cb2:	e007      	b.n	8008cc4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008cb4:	6839      	ldr	r1, [r7, #0]
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 fa41 	bl	800913e <USBD_CtlError>
          err++;
 8008cbc:	7afb      	ldrb	r3, [r7, #11]
 8008cbe:	3301      	adds	r3, #1
 8008cc0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008cc2:	bf00      	nop
      }
      break;
 8008cc4:	e037      	b.n	8008d36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	7c1b      	ldrb	r3, [r3, #16]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d109      	bne.n	8008ce2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cd6:	f107 0208 	add.w	r2, r7, #8
 8008cda:	4610      	mov	r0, r2
 8008cdc:	4798      	blx	r3
 8008cde:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ce0:	e029      	b.n	8008d36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ce2:	6839      	ldr	r1, [r7, #0]
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fa2a 	bl	800913e <USBD_CtlError>
        err++;
 8008cea:	7afb      	ldrb	r3, [r7, #11]
 8008cec:	3301      	adds	r3, #1
 8008cee:	72fb      	strb	r3, [r7, #11]
      break;
 8008cf0:	e021      	b.n	8008d36 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	7c1b      	ldrb	r3, [r3, #16]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d10d      	bne.n	8008d16 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d02:	f107 0208 	add.w	r2, r7, #8
 8008d06:	4610      	mov	r0, r2
 8008d08:	4798      	blx	r3
 8008d0a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	3301      	adds	r3, #1
 8008d10:	2207      	movs	r2, #7
 8008d12:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d14:	e00f      	b.n	8008d36 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008d16:	6839      	ldr	r1, [r7, #0]
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 fa10 	bl	800913e <USBD_CtlError>
        err++;
 8008d1e:	7afb      	ldrb	r3, [r7, #11]
 8008d20:	3301      	adds	r3, #1
 8008d22:	72fb      	strb	r3, [r7, #11]
      break;
 8008d24:	e007      	b.n	8008d36 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008d26:	6839      	ldr	r1, [r7, #0]
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 fa08 	bl	800913e <USBD_CtlError>
      err++;
 8008d2e:	7afb      	ldrb	r3, [r7, #11]
 8008d30:	3301      	adds	r3, #1
 8008d32:	72fb      	strb	r3, [r7, #11]
      break;
 8008d34:	bf00      	nop
  }

  if (err != 0U)
 8008d36:	7afb      	ldrb	r3, [r7, #11]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d11e      	bne.n	8008d7a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	88db      	ldrh	r3, [r3, #6]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d016      	beq.n	8008d72 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008d44:	893b      	ldrh	r3, [r7, #8]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00e      	beq.n	8008d68 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	88da      	ldrh	r2, [r3, #6]
 8008d4e:	893b      	ldrh	r3, [r7, #8]
 8008d50:	4293      	cmp	r3, r2
 8008d52:	bf28      	it	cs
 8008d54:	4613      	movcs	r3, r2
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008d5a:	893b      	ldrh	r3, [r7, #8]
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	68f9      	ldr	r1, [r7, #12]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 fa69 	bl	8009238 <USBD_CtlSendData>
 8008d66:	e009      	b.n	8008d7c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 f9e7 	bl	800913e <USBD_CtlError>
 8008d70:	e004      	b.n	8008d7c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 faba 	bl	80092ec <USBD_CtlSendStatus>
 8008d78:	e000      	b.n	8008d7c <USBD_GetDescriptor+0x2cc>
    return;
 8008d7a:	bf00      	nop
  }
}
 8008d7c:	3710      	adds	r7, #16
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	bf00      	nop

08008d84 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b084      	sub	sp, #16
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
 8008d8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	889b      	ldrh	r3, [r3, #4]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d131      	bne.n	8008dfa <USBD_SetAddress+0x76>
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	88db      	ldrh	r3, [r3, #6]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d12d      	bne.n	8008dfa <USBD_SetAddress+0x76>
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	885b      	ldrh	r3, [r3, #2]
 8008da2:	2b7f      	cmp	r3, #127	@ 0x7f
 8008da4:	d829      	bhi.n	8008dfa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	885b      	ldrh	r3, [r3, #2]
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008db0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	2b03      	cmp	r3, #3
 8008dbc:	d104      	bne.n	8008dc8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008dbe:	6839      	ldr	r1, [r7, #0]
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 f9bc 	bl	800913e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dc6:	e01d      	b.n	8008e04 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	7bfa      	ldrb	r2, [r7, #15]
 8008dcc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008dd0:	7bfb      	ldrb	r3, [r7, #15]
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 ff11 	bl	8009bfc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fa86 	bl	80092ec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008de0:	7bfb      	ldrb	r3, [r7, #15]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d004      	beq.n	8008df0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2202      	movs	r2, #2
 8008dea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dee:	e009      	b.n	8008e04 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008df8:	e004      	b.n	8008e04 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008dfa:	6839      	ldr	r1, [r7, #0]
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 f99e 	bl	800913e <USBD_CtlError>
  }
}
 8008e02:	bf00      	nop
 8008e04:	bf00      	nop
 8008e06:	3710      	adds	r7, #16
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e16:	2300      	movs	r3, #0
 8008e18:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	885b      	ldrh	r3, [r3, #2]
 8008e1e:	b2da      	uxtb	r2, r3
 8008e20:	4b4e      	ldr	r3, [pc, #312]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008e22:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008e24:	4b4d      	ldr	r3, [pc, #308]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d905      	bls.n	8008e38 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008e2c:	6839      	ldr	r1, [r7, #0]
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 f985 	bl	800913e <USBD_CtlError>
    return USBD_FAIL;
 8008e34:	2303      	movs	r3, #3
 8008e36:	e08c      	b.n	8008f52 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	2b02      	cmp	r3, #2
 8008e42:	d002      	beq.n	8008e4a <USBD_SetConfig+0x3e>
 8008e44:	2b03      	cmp	r3, #3
 8008e46:	d029      	beq.n	8008e9c <USBD_SetConfig+0x90>
 8008e48:	e075      	b.n	8008f36 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008e4a:	4b44      	ldr	r3, [pc, #272]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008e4c:	781b      	ldrb	r3, [r3, #0]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d020      	beq.n	8008e94 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008e52:	4b42      	ldr	r3, [pc, #264]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	461a      	mov	r2, r3
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008e5c:	4b3f      	ldr	r3, [pc, #252]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	4619      	mov	r1, r3
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f7fe ffe3 	bl	8007e2e <USBD_SetClassConfig>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d008      	beq.n	8008e84 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008e72:	6839      	ldr	r1, [r7, #0]
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f962 	bl	800913e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2202      	movs	r2, #2
 8008e7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008e82:	e065      	b.n	8008f50 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 fa31 	bl	80092ec <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2203      	movs	r2, #3
 8008e8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008e92:	e05d      	b.n	8008f50 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 fa29 	bl	80092ec <USBD_CtlSendStatus>
      break;
 8008e9a:	e059      	b.n	8008f50 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008e9c:	4b2f      	ldr	r3, [pc, #188]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d112      	bne.n	8008eca <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2202      	movs	r2, #2
 8008ea8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008eac:	4b2b      	ldr	r3, [pc, #172]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008eb6:	4b29      	ldr	r3, [pc, #164]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	4619      	mov	r1, r3
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f7fe ffd2 	bl	8007e66 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fa12 	bl	80092ec <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008ec8:	e042      	b.n	8008f50 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008eca:	4b24      	ldr	r3, [pc, #144]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	461a      	mov	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d02a      	beq.n	8008f2e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	4619      	mov	r1, r3
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f7fe ffc0 	bl	8007e66 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	461a      	mov	r2, r3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f7fe ff99 	bl	8007e2e <USBD_SetClassConfig>
 8008efc:	4603      	mov	r3, r0
 8008efe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00f      	beq.n	8008f26 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008f06:	6839      	ldr	r1, [r7, #0]
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f918 	bl	800913e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	4619      	mov	r1, r3
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f7fe ffa5 	bl	8007e66 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2202      	movs	r2, #2
 8008f20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008f24:	e014      	b.n	8008f50 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f9e0 	bl	80092ec <USBD_CtlSendStatus>
      break;
 8008f2c:	e010      	b.n	8008f50 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f000 f9dc 	bl	80092ec <USBD_CtlSendStatus>
      break;
 8008f34:	e00c      	b.n	8008f50 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008f36:	6839      	ldr	r1, [r7, #0]
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 f900 	bl	800913e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008f3e:	4b07      	ldr	r3, [pc, #28]	@ (8008f5c <USBD_SetConfig+0x150>)
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	4619      	mov	r1, r3
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f7fe ff8e 	bl	8007e66 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008f4a:	2303      	movs	r3, #3
 8008f4c:	73fb      	strb	r3, [r7, #15]
      break;
 8008f4e:	bf00      	nop
  }

  return ret;
 8008f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	2000046c 	.word	0x2000046c

08008f60 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	88db      	ldrh	r3, [r3, #6]
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d004      	beq.n	8008f7c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 f8e2 	bl	800913e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008f7a:	e023      	b.n	8008fc4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b02      	cmp	r3, #2
 8008f86:	dc02      	bgt.n	8008f8e <USBD_GetConfig+0x2e>
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	dc03      	bgt.n	8008f94 <USBD_GetConfig+0x34>
 8008f8c:	e015      	b.n	8008fba <USBD_GetConfig+0x5a>
 8008f8e:	2b03      	cmp	r3, #3
 8008f90:	d00b      	beq.n	8008faa <USBD_GetConfig+0x4a>
 8008f92:	e012      	b.n	8008fba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	3308      	adds	r3, #8
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 f948 	bl	8009238 <USBD_CtlSendData>
        break;
 8008fa8:	e00c      	b.n	8008fc4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	3304      	adds	r3, #4
 8008fae:	2201      	movs	r2, #1
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f940 	bl	8009238 <USBD_CtlSendData>
        break;
 8008fb8:	e004      	b.n	8008fc4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008fba:	6839      	ldr	r1, [r7, #0]
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 f8be 	bl	800913e <USBD_CtlError>
        break;
 8008fc2:	bf00      	nop
}
 8008fc4:	bf00      	nop
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	3b01      	subs	r3, #1
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	d81e      	bhi.n	8009022 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	88db      	ldrh	r3, [r3, #6]
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d004      	beq.n	8008ff6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008fec:	6839      	ldr	r1, [r7, #0]
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 f8a5 	bl	800913e <USBD_CtlError>
        break;
 8008ff4:	e01a      	b.n	800902c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009002:	2b00      	cmp	r3, #0
 8009004:	d005      	beq.n	8009012 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	f043 0202 	orr.w	r2, r3, #2
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	330c      	adds	r3, #12
 8009016:	2202      	movs	r2, #2
 8009018:	4619      	mov	r1, r3
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f000 f90c 	bl	8009238 <USBD_CtlSendData>
      break;
 8009020:	e004      	b.n	800902c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009022:	6839      	ldr	r1, [r7, #0]
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 f88a 	bl	800913e <USBD_CtlError>
      break;
 800902a:	bf00      	nop
  }
}
 800902c:	bf00      	nop
 800902e:	3708      	adds	r7, #8
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}

08009034 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b082      	sub	sp, #8
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	885b      	ldrh	r3, [r3, #2]
 8009042:	2b01      	cmp	r3, #1
 8009044:	d107      	bne.n	8009056 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2201      	movs	r2, #1
 800904a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f94c 	bl	80092ec <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009054:	e013      	b.n	800907e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	885b      	ldrh	r3, [r3, #2]
 800905a:	2b02      	cmp	r3, #2
 800905c:	d10b      	bne.n	8009076 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	889b      	ldrh	r3, [r3, #4]
 8009062:	0a1b      	lsrs	r3, r3, #8
 8009064:	b29b      	uxth	r3, r3
 8009066:	b2da      	uxtb	r2, r3
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 f93c 	bl	80092ec <USBD_CtlSendStatus>
}
 8009074:	e003      	b.n	800907e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009076:	6839      	ldr	r1, [r7, #0]
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 f860 	bl	800913e <USBD_CtlError>
}
 800907e:	bf00      	nop
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b082      	sub	sp, #8
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009096:	b2db      	uxtb	r3, r3
 8009098:	3b01      	subs	r3, #1
 800909a:	2b02      	cmp	r3, #2
 800909c:	d80b      	bhi.n	80090b6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	885b      	ldrh	r3, [r3, #2]
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d10c      	bne.n	80090c0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 f91c 	bl	80092ec <USBD_CtlSendStatus>
      }
      break;
 80090b4:	e004      	b.n	80090c0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80090b6:	6839      	ldr	r1, [r7, #0]
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f000 f840 	bl	800913e <USBD_CtlError>
      break;
 80090be:	e000      	b.n	80090c2 <USBD_ClrFeature+0x3c>
      break;
 80090c0:	bf00      	nop
  }
}
 80090c2:	bf00      	nop
 80090c4:	3708      	adds	r7, #8
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80090ca:	b580      	push	{r7, lr}
 80090cc:	b084      	sub	sp, #16
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]
 80090d2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	781a      	ldrb	r2, [r3, #0]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	3301      	adds	r3, #1
 80090e4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	781a      	ldrb	r2, [r3, #0]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	3301      	adds	r3, #1
 80090f2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80090f4:	68f8      	ldr	r0, [r7, #12]
 80090f6:	f7ff fa40 	bl	800857a <SWAPBYTE>
 80090fa:	4603      	mov	r3, r0
 80090fc:	461a      	mov	r2, r3
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	3301      	adds	r3, #1
 8009106:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	3301      	adds	r3, #1
 800910c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f7ff fa33 	bl	800857a <SWAPBYTE>
 8009114:	4603      	mov	r3, r0
 8009116:	461a      	mov	r2, r3
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	3301      	adds	r3, #1
 8009120:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	3301      	adds	r3, #1
 8009126:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009128:	68f8      	ldr	r0, [r7, #12]
 800912a:	f7ff fa26 	bl	800857a <SWAPBYTE>
 800912e:	4603      	mov	r3, r0
 8009130:	461a      	mov	r2, r3
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	80da      	strh	r2, [r3, #6]
}
 8009136:	bf00      	nop
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b082      	sub	sp, #8
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009148:	2180      	movs	r1, #128	@ 0x80
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f000 fcec 	bl	8009b28 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009150:	2100      	movs	r1, #0
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f000 fce8 	bl	8009b28 <USBD_LL_StallEP>
}
 8009158:	bf00      	nop
 800915a:	3708      	adds	r7, #8
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b086      	sub	sp, #24
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800916c:	2300      	movs	r3, #0
 800916e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d042      	beq.n	80091fc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800917a:	6938      	ldr	r0, [r7, #16]
 800917c:	f000 f842 	bl	8009204 <USBD_GetLen>
 8009180:	4603      	mov	r3, r0
 8009182:	3301      	adds	r3, #1
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800918a:	d808      	bhi.n	800919e <USBD_GetString+0x3e>
 800918c:	6938      	ldr	r0, [r7, #16]
 800918e:	f000 f839 	bl	8009204 <USBD_GetLen>
 8009192:	4603      	mov	r3, r0
 8009194:	3301      	adds	r3, #1
 8009196:	b29b      	uxth	r3, r3
 8009198:	005b      	lsls	r3, r3, #1
 800919a:	b29a      	uxth	r2, r3
 800919c:	e001      	b.n	80091a2 <USBD_GetString+0x42>
 800919e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80091a6:	7dfb      	ldrb	r3, [r7, #23]
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	4413      	add	r3, r2
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	7812      	ldrb	r2, [r2, #0]
 80091b0:	701a      	strb	r2, [r3, #0]
  idx++;
 80091b2:	7dfb      	ldrb	r3, [r7, #23]
 80091b4:	3301      	adds	r3, #1
 80091b6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80091b8:	7dfb      	ldrb	r3, [r7, #23]
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	4413      	add	r3, r2
 80091be:	2203      	movs	r2, #3
 80091c0:	701a      	strb	r2, [r3, #0]
  idx++;
 80091c2:	7dfb      	ldrb	r3, [r7, #23]
 80091c4:	3301      	adds	r3, #1
 80091c6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80091c8:	e013      	b.n	80091f2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80091ca:	7dfb      	ldrb	r3, [r7, #23]
 80091cc:	68ba      	ldr	r2, [r7, #8]
 80091ce:	4413      	add	r3, r2
 80091d0:	693a      	ldr	r2, [r7, #16]
 80091d2:	7812      	ldrb	r2, [r2, #0]
 80091d4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	3301      	adds	r3, #1
 80091da:	613b      	str	r3, [r7, #16]
    idx++;
 80091dc:	7dfb      	ldrb	r3, [r7, #23]
 80091de:	3301      	adds	r3, #1
 80091e0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80091e2:	7dfb      	ldrb	r3, [r7, #23]
 80091e4:	68ba      	ldr	r2, [r7, #8]
 80091e6:	4413      	add	r3, r2
 80091e8:	2200      	movs	r2, #0
 80091ea:	701a      	strb	r2, [r3, #0]
    idx++;
 80091ec:	7dfb      	ldrb	r3, [r7, #23]
 80091ee:	3301      	adds	r3, #1
 80091f0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d1e7      	bne.n	80091ca <USBD_GetString+0x6a>
 80091fa:	e000      	b.n	80091fe <USBD_GetString+0x9e>
    return;
 80091fc:	bf00      	nop
  }
}
 80091fe:	3718      	adds	r7, #24
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}

08009204 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800920c:	2300      	movs	r3, #0
 800920e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009214:	e005      	b.n	8009222 <USBD_GetLen+0x1e>
  {
    len++;
 8009216:	7bfb      	ldrb	r3, [r7, #15]
 8009218:	3301      	adds	r3, #1
 800921a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	3301      	adds	r3, #1
 8009220:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1f5      	bne.n	8009216 <USBD_GetLen+0x12>
  }

  return len;
 800922a:	7bfb      	ldrb	r3, [r7, #15]
}
 800922c:	4618      	mov	r0, r3
 800922e:	3714      	adds	r7, #20
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b084      	sub	sp, #16
 800923c:	af00      	add	r7, sp, #0
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	60b9      	str	r1, [r7, #8]
 8009242:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2202      	movs	r2, #2
 8009248:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68ba      	ldr	r2, [r7, #8]
 800925c:	2100      	movs	r1, #0
 800925e:	68f8      	ldr	r0, [r7, #12]
 8009260:	f000 fceb 	bl	8009c3a <USBD_LL_Transmit>

  return USBD_OK;
 8009264:	2300      	movs	r3, #0
}
 8009266:	4618      	mov	r0, r3
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}

0800926e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800926e:	b580      	push	{r7, lr}
 8009270:	b084      	sub	sp, #16
 8009272:	af00      	add	r7, sp, #0
 8009274:	60f8      	str	r0, [r7, #12]
 8009276:	60b9      	str	r1, [r7, #8]
 8009278:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	2100      	movs	r1, #0
 8009280:	68f8      	ldr	r0, [r7, #12]
 8009282:	f000 fcda 	bl	8009c3a <USBD_LL_Transmit>

  return USBD_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3710      	adds	r7, #16
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	60f8      	str	r0, [r7, #12]
 8009298:	60b9      	str	r1, [r7, #8]
 800929a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2203      	movs	r2, #3
 80092a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	687a      	ldr	r2, [r7, #4]
 80092a8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	68ba      	ldr	r2, [r7, #8]
 80092b8:	2100      	movs	r1, #0
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f000 fcde 	bl	8009c7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092c0:	2300      	movs	r3, #0
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3710      	adds	r7, #16
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}

080092ca <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80092ca:	b580      	push	{r7, lr}
 80092cc:	b084      	sub	sp, #16
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	60f8      	str	r0, [r7, #12]
 80092d2:	60b9      	str	r1, [r7, #8]
 80092d4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	68ba      	ldr	r2, [r7, #8]
 80092da:	2100      	movs	r1, #0
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f000 fccd 	bl	8009c7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092e2:	2300      	movs	r3, #0
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b082      	sub	sp, #8
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2204      	movs	r2, #4
 80092f8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092fc:	2300      	movs	r3, #0
 80092fe:	2200      	movs	r2, #0
 8009300:	2100      	movs	r1, #0
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 fc99 	bl	8009c3a <USBD_LL_Transmit>

  return USBD_OK;
 8009308:	2300      	movs	r3, #0
}
 800930a:	4618      	mov	r0, r3
 800930c:	3708      	adds	r7, #8
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}

08009312 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009312:	b580      	push	{r7, lr}
 8009314:	b082      	sub	sp, #8
 8009316:	af00      	add	r7, sp, #0
 8009318:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2205      	movs	r2, #5
 800931e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009322:	2300      	movs	r3, #0
 8009324:	2200      	movs	r2, #0
 8009326:	2100      	movs	r1, #0
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 fca7 	bl	8009c7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800932e:	2300      	movs	r3, #0
}
 8009330:	4618      	mov	r0, r3
 8009332:	3708      	adds	r7, #8
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800933c:	2200      	movs	r2, #0
 800933e:	4912      	ldr	r1, [pc, #72]	@ (8009388 <MX_USB_DEVICE_Init+0x50>)
 8009340:	4812      	ldr	r0, [pc, #72]	@ (800938c <MX_USB_DEVICE_Init+0x54>)
 8009342:	f7fe fcf7 	bl	8007d34 <USBD_Init>
 8009346:	4603      	mov	r3, r0
 8009348:	2b00      	cmp	r3, #0
 800934a:	d001      	beq.n	8009350 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800934c:	f7f8 fce2 	bl	8001d14 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009350:	490f      	ldr	r1, [pc, #60]	@ (8009390 <MX_USB_DEVICE_Init+0x58>)
 8009352:	480e      	ldr	r0, [pc, #56]	@ (800938c <MX_USB_DEVICE_Init+0x54>)
 8009354:	f7fe fd1e 	bl	8007d94 <USBD_RegisterClass>
 8009358:	4603      	mov	r3, r0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d001      	beq.n	8009362 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800935e:	f7f8 fcd9 	bl	8001d14 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009362:	490c      	ldr	r1, [pc, #48]	@ (8009394 <MX_USB_DEVICE_Init+0x5c>)
 8009364:	4809      	ldr	r0, [pc, #36]	@ (800938c <MX_USB_DEVICE_Init+0x54>)
 8009366:	f7fe fc15 	bl	8007b94 <USBD_CDC_RegisterInterface>
 800936a:	4603      	mov	r3, r0
 800936c:	2b00      	cmp	r3, #0
 800936e:	d001      	beq.n	8009374 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009370:	f7f8 fcd0 	bl	8001d14 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009374:	4805      	ldr	r0, [pc, #20]	@ (800938c <MX_USB_DEVICE_Init+0x54>)
 8009376:	f7fe fd43 	bl	8007e00 <USBD_Start>
 800937a:	4603      	mov	r3, r0
 800937c:	2b00      	cmp	r3, #0
 800937e:	d001      	beq.n	8009384 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009380:	f7f8 fcc8 	bl	8001d14 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009384:	bf00      	nop
 8009386:	bd80      	pop	{r7, pc}
 8009388:	200000ac 	.word	0x200000ac
 800938c:	20000470 	.word	0x20000470
 8009390:	20000018 	.word	0x20000018
 8009394:	20000098 	.word	0x20000098

08009398 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800939c:	2200      	movs	r2, #0
 800939e:	4905      	ldr	r1, [pc, #20]	@ (80093b4 <CDC_Init_FS+0x1c>)
 80093a0:	4805      	ldr	r0, [pc, #20]	@ (80093b8 <CDC_Init_FS+0x20>)
 80093a2:	f7fe fc11 	bl	8007bc8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80093a6:	4905      	ldr	r1, [pc, #20]	@ (80093bc <CDC_Init_FS+0x24>)
 80093a8:	4803      	ldr	r0, [pc, #12]	@ (80093b8 <CDC_Init_FS+0x20>)
 80093aa:	f7fe fc2f 	bl	8007c0c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80093ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	20000f4c 	.word	0x20000f4c
 80093b8:	20000470 	.word	0x20000470
 80093bc:	2000074c 	.word	0x2000074c

080093c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80093c0:	b480      	push	{r7}
 80093c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80093c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	4603      	mov	r3, r0
 80093d8:	6039      	str	r1, [r7, #0]
 80093da:	71fb      	strb	r3, [r7, #7]
 80093dc:	4613      	mov	r3, r2
 80093de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80093e0:	79fb      	ldrb	r3, [r7, #7]
 80093e2:	2b23      	cmp	r3, #35	@ 0x23
 80093e4:	d84a      	bhi.n	800947c <CDC_Control_FS+0xac>
 80093e6:	a201      	add	r2, pc, #4	@ (adr r2, 80093ec <CDC_Control_FS+0x1c>)
 80093e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ec:	0800947d 	.word	0x0800947d
 80093f0:	0800947d 	.word	0x0800947d
 80093f4:	0800947d 	.word	0x0800947d
 80093f8:	0800947d 	.word	0x0800947d
 80093fc:	0800947d 	.word	0x0800947d
 8009400:	0800947d 	.word	0x0800947d
 8009404:	0800947d 	.word	0x0800947d
 8009408:	0800947d 	.word	0x0800947d
 800940c:	0800947d 	.word	0x0800947d
 8009410:	0800947d 	.word	0x0800947d
 8009414:	0800947d 	.word	0x0800947d
 8009418:	0800947d 	.word	0x0800947d
 800941c:	0800947d 	.word	0x0800947d
 8009420:	0800947d 	.word	0x0800947d
 8009424:	0800947d 	.word	0x0800947d
 8009428:	0800947d 	.word	0x0800947d
 800942c:	0800947d 	.word	0x0800947d
 8009430:	0800947d 	.word	0x0800947d
 8009434:	0800947d 	.word	0x0800947d
 8009438:	0800947d 	.word	0x0800947d
 800943c:	0800947d 	.word	0x0800947d
 8009440:	0800947d 	.word	0x0800947d
 8009444:	0800947d 	.word	0x0800947d
 8009448:	0800947d 	.word	0x0800947d
 800944c:	0800947d 	.word	0x0800947d
 8009450:	0800947d 	.word	0x0800947d
 8009454:	0800947d 	.word	0x0800947d
 8009458:	0800947d 	.word	0x0800947d
 800945c:	0800947d 	.word	0x0800947d
 8009460:	0800947d 	.word	0x0800947d
 8009464:	0800947d 	.word	0x0800947d
 8009468:	0800947d 	.word	0x0800947d
 800946c:	0800947d 	.word	0x0800947d
 8009470:	0800947d 	.word	0x0800947d
 8009474:	0800947d 	.word	0x0800947d
 8009478:	0800947d 	.word	0x0800947d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800947c:	bf00      	nop
  }

  return (USBD_OK);
 800947e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009480:	4618      	mov	r0, r3
 8009482:	370c      	adds	r7, #12
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009496:	6879      	ldr	r1, [r7, #4]
 8009498:	4805      	ldr	r0, [pc, #20]	@ (80094b0 <CDC_Receive_FS+0x24>)
 800949a:	f7fe fbb7 	bl	8007c0c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800949e:	4804      	ldr	r0, [pc, #16]	@ (80094b0 <CDC_Receive_FS+0x24>)
 80094a0:	f7fe fc12 	bl	8007cc8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80094a4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	20000470 	.word	0x20000470

080094b4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	460b      	mov	r3, r1
 80094be:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80094c0:	2300      	movs	r3, #0
 80094c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80094c4:	4b0d      	ldr	r3, [pc, #52]	@ (80094fc <CDC_Transmit_FS+0x48>)
 80094c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094ca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d001      	beq.n	80094da <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80094d6:	2301      	movs	r3, #1
 80094d8:	e00b      	b.n	80094f2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80094da:	887b      	ldrh	r3, [r7, #2]
 80094dc:	461a      	mov	r2, r3
 80094de:	6879      	ldr	r1, [r7, #4]
 80094e0:	4806      	ldr	r0, [pc, #24]	@ (80094fc <CDC_Transmit_FS+0x48>)
 80094e2:	f7fe fb71 	bl	8007bc8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80094e6:	4805      	ldr	r0, [pc, #20]	@ (80094fc <CDC_Transmit_FS+0x48>)
 80094e8:	f7fe fbae 	bl	8007c48 <USBD_CDC_TransmitPacket>
 80094ec:	4603      	mov	r3, r0
 80094ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80094f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	20000470 	.word	0x20000470

08009500 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009500:	b480      	push	{r7}
 8009502:	b087      	sub	sp, #28
 8009504:	af00      	add	r7, sp, #0
 8009506:	60f8      	str	r0, [r7, #12]
 8009508:	60b9      	str	r1, [r7, #8]
 800950a:	4613      	mov	r3, r2
 800950c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009512:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009516:	4618      	mov	r0, r3
 8009518:	371c      	adds	r7, #28
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr
	...

08009524 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	4603      	mov	r3, r0
 800952c:	6039      	str	r1, [r7, #0]
 800952e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	2212      	movs	r2, #18
 8009534:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009536:	4b03      	ldr	r3, [pc, #12]	@ (8009544 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009538:	4618      	mov	r0, r3
 800953a:	370c      	adds	r7, #12
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr
 8009544:	200000c8 	.word	0x200000c8

08009548 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	4603      	mov	r3, r0
 8009550:	6039      	str	r1, [r7, #0]
 8009552:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	2204      	movs	r2, #4
 8009558:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800955a:	4b03      	ldr	r3, [pc, #12]	@ (8009568 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800955c:	4618      	mov	r0, r3
 800955e:	370c      	adds	r7, #12
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr
 8009568:	200000dc 	.word	0x200000dc

0800956c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	4603      	mov	r3, r0
 8009574:	6039      	str	r1, [r7, #0]
 8009576:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009578:	79fb      	ldrb	r3, [r7, #7]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d105      	bne.n	800958a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800957e:	683a      	ldr	r2, [r7, #0]
 8009580:	4907      	ldr	r1, [pc, #28]	@ (80095a0 <USBD_FS_ProductStrDescriptor+0x34>)
 8009582:	4808      	ldr	r0, [pc, #32]	@ (80095a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8009584:	f7ff fdec 	bl	8009160 <USBD_GetString>
 8009588:	e004      	b.n	8009594 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800958a:	683a      	ldr	r2, [r7, #0]
 800958c:	4904      	ldr	r1, [pc, #16]	@ (80095a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800958e:	4805      	ldr	r0, [pc, #20]	@ (80095a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8009590:	f7ff fde6 	bl	8009160 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009594:	4b02      	ldr	r3, [pc, #8]	@ (80095a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009596:	4618      	mov	r0, r3
 8009598:	3708      	adds	r7, #8
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	2000174c 	.word	0x2000174c
 80095a4:	0800cd68 	.word	0x0800cd68

080095a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b082      	sub	sp, #8
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	4603      	mov	r3, r0
 80095b0:	6039      	str	r1, [r7, #0]
 80095b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	4904      	ldr	r1, [pc, #16]	@ (80095c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80095b8:	4804      	ldr	r0, [pc, #16]	@ (80095cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80095ba:	f7ff fdd1 	bl	8009160 <USBD_GetString>
  return USBD_StrDesc;
 80095be:	4b02      	ldr	r3, [pc, #8]	@ (80095c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	2000174c 	.word	0x2000174c
 80095cc:	0800cd80 	.word	0x0800cd80

080095d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b082      	sub	sp, #8
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	4603      	mov	r3, r0
 80095d8:	6039      	str	r1, [r7, #0]
 80095da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	221a      	movs	r2, #26
 80095e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80095e2:	f000 f843 	bl	800966c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80095e6:	4b02      	ldr	r3, [pc, #8]	@ (80095f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3708      	adds	r7, #8
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}
 80095f0:	200000e0 	.word	0x200000e0

080095f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	4603      	mov	r3, r0
 80095fc:	6039      	str	r1, [r7, #0]
 80095fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009600:	79fb      	ldrb	r3, [r7, #7]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d105      	bne.n	8009612 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009606:	683a      	ldr	r2, [r7, #0]
 8009608:	4907      	ldr	r1, [pc, #28]	@ (8009628 <USBD_FS_ConfigStrDescriptor+0x34>)
 800960a:	4808      	ldr	r0, [pc, #32]	@ (800962c <USBD_FS_ConfigStrDescriptor+0x38>)
 800960c:	f7ff fda8 	bl	8009160 <USBD_GetString>
 8009610:	e004      	b.n	800961c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	4904      	ldr	r1, [pc, #16]	@ (8009628 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009616:	4805      	ldr	r0, [pc, #20]	@ (800962c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009618:	f7ff fda2 	bl	8009160 <USBD_GetString>
  }
  return USBD_StrDesc;
 800961c:	4b02      	ldr	r3, [pc, #8]	@ (8009628 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800961e:	4618      	mov	r0, r3
 8009620:	3708      	adds	r7, #8
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	2000174c 	.word	0x2000174c
 800962c:	0800cd94 	.word	0x0800cd94

08009630 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b082      	sub	sp, #8
 8009634:	af00      	add	r7, sp, #0
 8009636:	4603      	mov	r3, r0
 8009638:	6039      	str	r1, [r7, #0]
 800963a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800963c:	79fb      	ldrb	r3, [r7, #7]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d105      	bne.n	800964e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009642:	683a      	ldr	r2, [r7, #0]
 8009644:	4907      	ldr	r1, [pc, #28]	@ (8009664 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009646:	4808      	ldr	r0, [pc, #32]	@ (8009668 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009648:	f7ff fd8a 	bl	8009160 <USBD_GetString>
 800964c:	e004      	b.n	8009658 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800964e:	683a      	ldr	r2, [r7, #0]
 8009650:	4904      	ldr	r1, [pc, #16]	@ (8009664 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009652:	4805      	ldr	r0, [pc, #20]	@ (8009668 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009654:	f7ff fd84 	bl	8009160 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009658:	4b02      	ldr	r3, [pc, #8]	@ (8009664 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800965a:	4618      	mov	r0, r3
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
 8009662:	bf00      	nop
 8009664:	2000174c 	.word	0x2000174c
 8009668:	0800cda0 	.word	0x0800cda0

0800966c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b084      	sub	sp, #16
 8009670:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009672:	4b0f      	ldr	r3, [pc, #60]	@ (80096b0 <Get_SerialNum+0x44>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009678:	4b0e      	ldr	r3, [pc, #56]	@ (80096b4 <Get_SerialNum+0x48>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800967e:	4b0e      	ldr	r3, [pc, #56]	@ (80096b8 <Get_SerialNum+0x4c>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	4413      	add	r3, r2
 800968a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d009      	beq.n	80096a6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009692:	2208      	movs	r2, #8
 8009694:	4909      	ldr	r1, [pc, #36]	@ (80096bc <Get_SerialNum+0x50>)
 8009696:	68f8      	ldr	r0, [r7, #12]
 8009698:	f000 f814 	bl	80096c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800969c:	2204      	movs	r2, #4
 800969e:	4908      	ldr	r1, [pc, #32]	@ (80096c0 <Get_SerialNum+0x54>)
 80096a0:	68b8      	ldr	r0, [r7, #8]
 80096a2:	f000 f80f 	bl	80096c4 <IntToUnicode>
  }
}
 80096a6:	bf00      	nop
 80096a8:	3710      	adds	r7, #16
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	1fff7a10 	.word	0x1fff7a10
 80096b4:	1fff7a14 	.word	0x1fff7a14
 80096b8:	1fff7a18 	.word	0x1fff7a18
 80096bc:	200000e2 	.word	0x200000e2
 80096c0:	200000f2 	.word	0x200000f2

080096c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b087      	sub	sp, #28
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	4613      	mov	r3, r2
 80096d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80096d2:	2300      	movs	r3, #0
 80096d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80096d6:	2300      	movs	r3, #0
 80096d8:	75fb      	strb	r3, [r7, #23]
 80096da:	e027      	b.n	800972c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	0f1b      	lsrs	r3, r3, #28
 80096e0:	2b09      	cmp	r3, #9
 80096e2:	d80b      	bhi.n	80096fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	0f1b      	lsrs	r3, r3, #28
 80096e8:	b2da      	uxtb	r2, r3
 80096ea:	7dfb      	ldrb	r3, [r7, #23]
 80096ec:	005b      	lsls	r3, r3, #1
 80096ee:	4619      	mov	r1, r3
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	440b      	add	r3, r1
 80096f4:	3230      	adds	r2, #48	@ 0x30
 80096f6:	b2d2      	uxtb	r2, r2
 80096f8:	701a      	strb	r2, [r3, #0]
 80096fa:	e00a      	b.n	8009712 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	0f1b      	lsrs	r3, r3, #28
 8009700:	b2da      	uxtb	r2, r3
 8009702:	7dfb      	ldrb	r3, [r7, #23]
 8009704:	005b      	lsls	r3, r3, #1
 8009706:	4619      	mov	r1, r3
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	440b      	add	r3, r1
 800970c:	3237      	adds	r2, #55	@ 0x37
 800970e:	b2d2      	uxtb	r2, r2
 8009710:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	011b      	lsls	r3, r3, #4
 8009716:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009718:	7dfb      	ldrb	r3, [r7, #23]
 800971a:	005b      	lsls	r3, r3, #1
 800971c:	3301      	adds	r3, #1
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	4413      	add	r3, r2
 8009722:	2200      	movs	r2, #0
 8009724:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009726:	7dfb      	ldrb	r3, [r7, #23]
 8009728:	3301      	adds	r3, #1
 800972a:	75fb      	strb	r3, [r7, #23]
 800972c:	7dfa      	ldrb	r2, [r7, #23]
 800972e:	79fb      	ldrb	r3, [r7, #7]
 8009730:	429a      	cmp	r2, r3
 8009732:	d3d3      	bcc.n	80096dc <IntToUnicode+0x18>
  }
}
 8009734:	bf00      	nop
 8009736:	bf00      	nop
 8009738:	371c      	adds	r7, #28
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
	...

08009744 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b08a      	sub	sp, #40	@ 0x28
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800974c:	f107 0314 	add.w	r3, r7, #20
 8009750:	2200      	movs	r2, #0
 8009752:	601a      	str	r2, [r3, #0]
 8009754:	605a      	str	r2, [r3, #4]
 8009756:	609a      	str	r2, [r3, #8]
 8009758:	60da      	str	r2, [r3, #12]
 800975a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009764:	d13a      	bne.n	80097dc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009766:	2300      	movs	r3, #0
 8009768:	613b      	str	r3, [r7, #16]
 800976a:	4b1e      	ldr	r3, [pc, #120]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 800976c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800976e:	4a1d      	ldr	r2, [pc, #116]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 8009770:	f043 0301 	orr.w	r3, r3, #1
 8009774:	6313      	str	r3, [r2, #48]	@ 0x30
 8009776:	4b1b      	ldr	r3, [pc, #108]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 8009778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	613b      	str	r3, [r7, #16]
 8009780:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009782:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009788:	2302      	movs	r3, #2
 800978a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800978c:	2300      	movs	r3, #0
 800978e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009790:	2303      	movs	r3, #3
 8009792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009794:	230a      	movs	r3, #10
 8009796:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009798:	f107 0314 	add.w	r3, r7, #20
 800979c:	4619      	mov	r1, r3
 800979e:	4812      	ldr	r0, [pc, #72]	@ (80097e8 <HAL_PCD_MspInit+0xa4>)
 80097a0:	f7f9 fa3e 	bl	8002c20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80097a4:	4b0f      	ldr	r3, [pc, #60]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 80097a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097a8:	4a0e      	ldr	r2, [pc, #56]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 80097aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ae:	6353      	str	r3, [r2, #52]	@ 0x34
 80097b0:	2300      	movs	r3, #0
 80097b2:	60fb      	str	r3, [r7, #12]
 80097b4:	4b0b      	ldr	r3, [pc, #44]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 80097b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097b8:	4a0a      	ldr	r2, [pc, #40]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 80097ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80097be:	6453      	str	r3, [r2, #68]	@ 0x44
 80097c0:	4b08      	ldr	r3, [pc, #32]	@ (80097e4 <HAL_PCD_MspInit+0xa0>)
 80097c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097c8:	60fb      	str	r3, [r7, #12]
 80097ca:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80097cc:	2200      	movs	r2, #0
 80097ce:	2100      	movs	r1, #0
 80097d0:	2043      	movs	r0, #67	@ 0x43
 80097d2:	f7f8 fe5c 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80097d6:	2043      	movs	r0, #67	@ 0x43
 80097d8:	f7f8 fe75 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80097dc:	bf00      	nop
 80097de:	3728      	adds	r7, #40	@ 0x28
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}
 80097e4:	40023800 	.word	0x40023800
 80097e8:	40020000 	.word	0x40020000

080097ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b082      	sub	sp, #8
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009800:	4619      	mov	r1, r3
 8009802:	4610      	mov	r0, r2
 8009804:	f7fe fb49 	bl	8007e9a <USBD_LL_SetupStage>
}
 8009808:	bf00      	nop
 800980a:	3708      	adds	r7, #8
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	460b      	mov	r3, r1
 800981a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009822:	78fa      	ldrb	r2, [r7, #3]
 8009824:	6879      	ldr	r1, [r7, #4]
 8009826:	4613      	mov	r3, r2
 8009828:	00db      	lsls	r3, r3, #3
 800982a:	4413      	add	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	440b      	add	r3, r1
 8009830:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	78fb      	ldrb	r3, [r7, #3]
 8009838:	4619      	mov	r1, r3
 800983a:	f7fe fb83 	bl	8007f44 <USBD_LL_DataOutStage>
}
 800983e:	bf00      	nop
 8009840:	3708      	adds	r7, #8
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b082      	sub	sp, #8
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
 800984e:	460b      	mov	r3, r1
 8009850:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009858:	78fa      	ldrb	r2, [r7, #3]
 800985a:	6879      	ldr	r1, [r7, #4]
 800985c:	4613      	mov	r3, r2
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	4413      	add	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	440b      	add	r3, r1
 8009866:	3320      	adds	r3, #32
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	78fb      	ldrb	r3, [r7, #3]
 800986c:	4619      	mov	r1, r3
 800986e:	f7fe fc1c 	bl	80080aa <USBD_LL_DataInStage>
}
 8009872:	bf00      	nop
 8009874:	3708      	adds	r7, #8
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800987a:	b580      	push	{r7, lr}
 800987c:	b082      	sub	sp, #8
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009888:	4618      	mov	r0, r3
 800988a:	f7fe fd56 	bl	800833a <USBD_LL_SOF>
}
 800988e:	bf00      	nop
 8009890:	3708      	adds	r7, #8
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b084      	sub	sp, #16
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800989e:	2301      	movs	r3, #1
 80098a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	79db      	ldrb	r3, [r3, #7]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d102      	bne.n	80098b0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80098aa:	2300      	movs	r3, #0
 80098ac:	73fb      	strb	r3, [r7, #15]
 80098ae:	e008      	b.n	80098c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	79db      	ldrb	r3, [r3, #7]
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	d102      	bne.n	80098be <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80098b8:	2301      	movs	r3, #1
 80098ba:	73fb      	strb	r3, [r7, #15]
 80098bc:	e001      	b.n	80098c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80098be:	f7f8 fa29 	bl	8001d14 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098c8:	7bfa      	ldrb	r2, [r7, #15]
 80098ca:	4611      	mov	r1, r2
 80098cc:	4618      	mov	r0, r3
 80098ce:	f7fe fcf0 	bl	80082b2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098d8:	4618      	mov	r0, r3
 80098da:	f7fe fc98 	bl	800820e <USBD_LL_Reset>
}
 80098de:	bf00      	nop
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
	...

080098e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7fe fceb 	bl	80082d2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	6812      	ldr	r2, [r2, #0]
 800990a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800990e:	f043 0301 	orr.w	r3, r3, #1
 8009912:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	7adb      	ldrb	r3, [r3, #11]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d005      	beq.n	8009928 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800991c:	4b04      	ldr	r3, [pc, #16]	@ (8009930 <HAL_PCD_SuspendCallback+0x48>)
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	4a03      	ldr	r2, [pc, #12]	@ (8009930 <HAL_PCD_SuspendCallback+0x48>)
 8009922:	f043 0306 	orr.w	r3, r3, #6
 8009926:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009928:	bf00      	nop
 800992a:	3708      	adds	r7, #8
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}
 8009930:	e000ed00 	.word	0xe000ed00

08009934 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009942:	4618      	mov	r0, r3
 8009944:	f7fe fce1 	bl	800830a <USBD_LL_Resume>
}
 8009948:	bf00      	nop
 800994a:	3708      	adds	r7, #8
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b082      	sub	sp, #8
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	460b      	mov	r3, r1
 800995a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009962:	78fa      	ldrb	r2, [r7, #3]
 8009964:	4611      	mov	r1, r2
 8009966:	4618      	mov	r0, r3
 8009968:	f7fe fd39 	bl	80083de <USBD_LL_IsoOUTIncomplete>
}
 800996c:	bf00      	nop
 800996e:	3708      	adds	r7, #8
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	460b      	mov	r3, r1
 800997e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009986:	78fa      	ldrb	r2, [r7, #3]
 8009988:	4611      	mov	r1, r2
 800998a:	4618      	mov	r0, r3
 800998c:	f7fe fcf5 	bl	800837a <USBD_LL_IsoINIncomplete>
}
 8009990:	bf00      	nop
 8009992:	3708      	adds	r7, #8
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fe fd4b 	bl	8008442 <USBD_LL_DevConnected>
}
 80099ac:	bf00      	nop
 80099ae:	3708      	adds	r7, #8
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b082      	sub	sp, #8
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fe fd48 	bl	8008458 <USBD_LL_DevDisconnected>
}
 80099c8:	bf00      	nop
 80099ca:	3708      	adds	r7, #8
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}

080099d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b082      	sub	sp, #8
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d13c      	bne.n	8009a5a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80099e0:	4a20      	ldr	r2, [pc, #128]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099ec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80099f0:	4b1c      	ldr	r3, [pc, #112]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099f2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80099f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80099f8:	4b1a      	ldr	r3, [pc, #104]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099fa:	2204      	movs	r2, #4
 80099fc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80099fe:	4b19      	ldr	r3, [pc, #100]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a00:	2202      	movs	r2, #2
 8009a02:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009a04:	4b17      	ldr	r3, [pc, #92]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a06:	2200      	movs	r2, #0
 8009a08:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009a0a:	4b16      	ldr	r3, [pc, #88]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a0c:	2202      	movs	r2, #2
 8009a0e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009a10:	4b14      	ldr	r3, [pc, #80]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a12:	2200      	movs	r2, #0
 8009a14:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009a16:	4b13      	ldr	r3, [pc, #76]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a18:	2200      	movs	r2, #0
 8009a1a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009a1c:	4b11      	ldr	r3, [pc, #68]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a1e:	2200      	movs	r2, #0
 8009a20:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009a22:	4b10      	ldr	r3, [pc, #64]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a24:	2200      	movs	r2, #0
 8009a26:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009a28:	4b0e      	ldr	r3, [pc, #56]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009a2e:	480d      	ldr	r0, [pc, #52]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a30:	f7f9 fade 	bl	8002ff0 <HAL_PCD_Init>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d001      	beq.n	8009a3e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009a3a:	f7f8 f96b 	bl	8001d14 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009a3e:	2180      	movs	r1, #128	@ 0x80
 8009a40:	4808      	ldr	r0, [pc, #32]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a42:	f7fa fd0a 	bl	800445a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009a46:	2240      	movs	r2, #64	@ 0x40
 8009a48:	2100      	movs	r1, #0
 8009a4a:	4806      	ldr	r0, [pc, #24]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a4c:	f7fa fcbe 	bl	80043cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009a50:	2280      	movs	r2, #128	@ 0x80
 8009a52:	2101      	movs	r1, #1
 8009a54:	4803      	ldr	r0, [pc, #12]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a56:	f7fa fcb9 	bl	80043cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009a5a:	2300      	movs	r3, #0
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3708      	adds	r7, #8
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	2000194c 	.word	0x2000194c

08009a68 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a70:	2300      	movs	r3, #0
 8009a72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7f9 fbc5 	bl	800320e <HAL_PCD_Start>
 8009a84:	4603      	mov	r3, r0
 8009a86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a88:	7bfb      	ldrb	r3, [r7, #15]
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f000 f942 	bl	8009d14 <USBD_Get_USB_Status>
 8009a90:	4603      	mov	r3, r0
 8009a92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a94:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3710      	adds	r7, #16
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}

08009a9e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b084      	sub	sp, #16
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	6078      	str	r0, [r7, #4]
 8009aa6:	4608      	mov	r0, r1
 8009aa8:	4611      	mov	r1, r2
 8009aaa:	461a      	mov	r2, r3
 8009aac:	4603      	mov	r3, r0
 8009aae:	70fb      	strb	r3, [r7, #3]
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	70bb      	strb	r3, [r7, #2]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009abc:	2300      	movs	r3, #0
 8009abe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ac6:	78bb      	ldrb	r3, [r7, #2]
 8009ac8:	883a      	ldrh	r2, [r7, #0]
 8009aca:	78f9      	ldrb	r1, [r7, #3]
 8009acc:	f7fa f899 	bl	8003c02 <HAL_PCD_EP_Open>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ad4:	7bfb      	ldrb	r3, [r7, #15]
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f000 f91c 	bl	8009d14 <USBD_Get_USB_Status>
 8009adc:	4603      	mov	r3, r0
 8009ade:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ae0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3710      	adds	r7, #16
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009aea:	b580      	push	{r7, lr}
 8009aec:	b084      	sub	sp, #16
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	6078      	str	r0, [r7, #4]
 8009af2:	460b      	mov	r3, r1
 8009af4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009af6:	2300      	movs	r3, #0
 8009af8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009afa:	2300      	movs	r3, #0
 8009afc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b04:	78fa      	ldrb	r2, [r7, #3]
 8009b06:	4611      	mov	r1, r2
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7fa f8e4 	bl	8003cd6 <HAL_PCD_EP_Close>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b12:	7bfb      	ldrb	r3, [r7, #15]
 8009b14:	4618      	mov	r0, r3
 8009b16:	f000 f8fd 	bl	8009d14 <USBD_Get_USB_Status>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	460b      	mov	r3, r1
 8009b32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b34:	2300      	movs	r3, #0
 8009b36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b42:	78fa      	ldrb	r2, [r7, #3]
 8009b44:	4611      	mov	r1, r2
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fa f99c 	bl	8003e84 <HAL_PCD_EP_SetStall>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b50:	7bfb      	ldrb	r3, [r7, #15]
 8009b52:	4618      	mov	r0, r3
 8009b54:	f000 f8de 	bl	8009d14 <USBD_Get_USB_Status>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3710      	adds	r7, #16
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b084      	sub	sp, #16
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	6078      	str	r0, [r7, #4]
 8009b6e:	460b      	mov	r3, r1
 8009b70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b72:	2300      	movs	r3, #0
 8009b74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b76:	2300      	movs	r3, #0
 8009b78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b80:	78fa      	ldrb	r2, [r7, #3]
 8009b82:	4611      	mov	r1, r2
 8009b84:	4618      	mov	r0, r3
 8009b86:	f7fa f9e0 	bl	8003f4a <HAL_PCD_EP_ClrStall>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b8e:	7bfb      	ldrb	r3, [r7, #15]
 8009b90:	4618      	mov	r0, r3
 8009b92:	f000 f8bf 	bl	8009d14 <USBD_Get_USB_Status>
 8009b96:	4603      	mov	r3, r0
 8009b98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009bb6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009bb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	da0b      	bge.n	8009bd8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009bc0:	78fb      	ldrb	r3, [r7, #3]
 8009bc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009bc6:	68f9      	ldr	r1, [r7, #12]
 8009bc8:	4613      	mov	r3, r2
 8009bca:	00db      	lsls	r3, r3, #3
 8009bcc:	4413      	add	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	440b      	add	r3, r1
 8009bd2:	3316      	adds	r3, #22
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	e00b      	b.n	8009bf0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009bd8:	78fb      	ldrb	r3, [r7, #3]
 8009bda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009bde:	68f9      	ldr	r1, [r7, #12]
 8009be0:	4613      	mov	r3, r2
 8009be2:	00db      	lsls	r3, r3, #3
 8009be4:	4413      	add	r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	440b      	add	r3, r1
 8009bea:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009bee:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	460b      	mov	r3, r1
 8009c06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c16:	78fa      	ldrb	r2, [r7, #3]
 8009c18:	4611      	mov	r1, r2
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f7f9 ffcd 	bl	8003bba <HAL_PCD_SetAddress>
 8009c20:	4603      	mov	r3, r0
 8009c22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c24:	7bfb      	ldrb	r3, [r7, #15]
 8009c26:	4618      	mov	r0, r3
 8009c28:	f000 f874 	bl	8009d14 <USBD_Get_USB_Status>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c30:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009c3a:	b580      	push	{r7, lr}
 8009c3c:	b086      	sub	sp, #24
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	60f8      	str	r0, [r7, #12]
 8009c42:	607a      	str	r2, [r7, #4]
 8009c44:	603b      	str	r3, [r7, #0]
 8009c46:	460b      	mov	r3, r1
 8009c48:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009c58:	7af9      	ldrb	r1, [r7, #11]
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	f7fa f8d7 	bl	8003e10 <HAL_PCD_EP_Transmit>
 8009c62:	4603      	mov	r3, r0
 8009c64:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c66:	7dfb      	ldrb	r3, [r7, #23]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 f853 	bl	8009d14 <USBD_Get_USB_Status>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009c72:	7dbb      	ldrb	r3, [r7, #22]
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3718      	adds	r7, #24
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b086      	sub	sp, #24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	607a      	str	r2, [r7, #4]
 8009c86:	603b      	str	r3, [r7, #0]
 8009c88:	460b      	mov	r3, r1
 8009c8a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c90:	2300      	movs	r3, #0
 8009c92:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009c9a:	7af9      	ldrb	r1, [r7, #11]
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	f7fa f863 	bl	8003d6a <HAL_PCD_EP_Receive>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ca8:	7dfb      	ldrb	r3, [r7, #23]
 8009caa:	4618      	mov	r0, r3
 8009cac:	f000 f832 	bl	8009d14 <USBD_Get_USB_Status>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009cb4:	7dbb      	ldrb	r3, [r7, #22]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3718      	adds	r7, #24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b082      	sub	sp, #8
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009cd0:	78fa      	ldrb	r2, [r7, #3]
 8009cd2:	4611      	mov	r1, r2
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7fa f883 	bl	8003de0 <HAL_PCD_EP_GetRxCount>
 8009cda:	4603      	mov	r3, r0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009cec:	4b03      	ldr	r3, [pc, #12]	@ (8009cfc <USBD_static_malloc+0x18>)
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr
 8009cfa:	bf00      	nop
 8009cfc:	20001e30 	.word	0x20001e30

08009d00 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b083      	sub	sp, #12
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]

}
 8009d08:	bf00      	nop
 8009d0a:	370c      	adds	r7, #12
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr

08009d14 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009d22:	79fb      	ldrb	r3, [r7, #7]
 8009d24:	2b03      	cmp	r3, #3
 8009d26:	d817      	bhi.n	8009d58 <USBD_Get_USB_Status+0x44>
 8009d28:	a201      	add	r2, pc, #4	@ (adr r2, 8009d30 <USBD_Get_USB_Status+0x1c>)
 8009d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2e:	bf00      	nop
 8009d30:	08009d41 	.word	0x08009d41
 8009d34:	08009d47 	.word	0x08009d47
 8009d38:	08009d4d 	.word	0x08009d4d
 8009d3c:	08009d53 	.word	0x08009d53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009d40:	2300      	movs	r3, #0
 8009d42:	73fb      	strb	r3, [r7, #15]
    break;
 8009d44:	e00b      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009d46:	2303      	movs	r3, #3
 8009d48:	73fb      	strb	r3, [r7, #15]
    break;
 8009d4a:	e008      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	73fb      	strb	r3, [r7, #15]
    break;
 8009d50:	e005      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009d52:	2303      	movs	r3, #3
 8009d54:	73fb      	strb	r3, [r7, #15]
    break;
 8009d56:	e002      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	73fb      	strb	r3, [r7, #15]
    break;
 8009d5c:	bf00      	nop
  }
  return usb_status;
 8009d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <__cvt>:
 8009d6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d70:	ec57 6b10 	vmov	r6, r7, d0
 8009d74:	2f00      	cmp	r7, #0
 8009d76:	460c      	mov	r4, r1
 8009d78:	4619      	mov	r1, r3
 8009d7a:	463b      	mov	r3, r7
 8009d7c:	bfbb      	ittet	lt
 8009d7e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009d82:	461f      	movlt	r7, r3
 8009d84:	2300      	movge	r3, #0
 8009d86:	232d      	movlt	r3, #45	@ 0x2d
 8009d88:	700b      	strb	r3, [r1, #0]
 8009d8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d8c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009d90:	4691      	mov	r9, r2
 8009d92:	f023 0820 	bic.w	r8, r3, #32
 8009d96:	bfbc      	itt	lt
 8009d98:	4632      	movlt	r2, r6
 8009d9a:	4616      	movlt	r6, r2
 8009d9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009da0:	d005      	beq.n	8009dae <__cvt+0x42>
 8009da2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009da6:	d100      	bne.n	8009daa <__cvt+0x3e>
 8009da8:	3401      	adds	r4, #1
 8009daa:	2102      	movs	r1, #2
 8009dac:	e000      	b.n	8009db0 <__cvt+0x44>
 8009dae:	2103      	movs	r1, #3
 8009db0:	ab03      	add	r3, sp, #12
 8009db2:	9301      	str	r3, [sp, #4]
 8009db4:	ab02      	add	r3, sp, #8
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	ec47 6b10 	vmov	d0, r6, r7
 8009dbc:	4653      	mov	r3, sl
 8009dbe:	4622      	mov	r2, r4
 8009dc0:	f000 fe5a 	bl	800aa78 <_dtoa_r>
 8009dc4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009dc8:	4605      	mov	r5, r0
 8009dca:	d119      	bne.n	8009e00 <__cvt+0x94>
 8009dcc:	f019 0f01 	tst.w	r9, #1
 8009dd0:	d00e      	beq.n	8009df0 <__cvt+0x84>
 8009dd2:	eb00 0904 	add.w	r9, r0, r4
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	2300      	movs	r3, #0
 8009dda:	4630      	mov	r0, r6
 8009ddc:	4639      	mov	r1, r7
 8009dde:	f7f6 fe73 	bl	8000ac8 <__aeabi_dcmpeq>
 8009de2:	b108      	cbz	r0, 8009de8 <__cvt+0x7c>
 8009de4:	f8cd 900c 	str.w	r9, [sp, #12]
 8009de8:	2230      	movs	r2, #48	@ 0x30
 8009dea:	9b03      	ldr	r3, [sp, #12]
 8009dec:	454b      	cmp	r3, r9
 8009dee:	d31e      	bcc.n	8009e2e <__cvt+0xc2>
 8009df0:	9b03      	ldr	r3, [sp, #12]
 8009df2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009df4:	1b5b      	subs	r3, r3, r5
 8009df6:	4628      	mov	r0, r5
 8009df8:	6013      	str	r3, [r2, #0]
 8009dfa:	b004      	add	sp, #16
 8009dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009e04:	eb00 0904 	add.w	r9, r0, r4
 8009e08:	d1e5      	bne.n	8009dd6 <__cvt+0x6a>
 8009e0a:	7803      	ldrb	r3, [r0, #0]
 8009e0c:	2b30      	cmp	r3, #48	@ 0x30
 8009e0e:	d10a      	bne.n	8009e26 <__cvt+0xba>
 8009e10:	2200      	movs	r2, #0
 8009e12:	2300      	movs	r3, #0
 8009e14:	4630      	mov	r0, r6
 8009e16:	4639      	mov	r1, r7
 8009e18:	f7f6 fe56 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e1c:	b918      	cbnz	r0, 8009e26 <__cvt+0xba>
 8009e1e:	f1c4 0401 	rsb	r4, r4, #1
 8009e22:	f8ca 4000 	str.w	r4, [sl]
 8009e26:	f8da 3000 	ldr.w	r3, [sl]
 8009e2a:	4499      	add	r9, r3
 8009e2c:	e7d3      	b.n	8009dd6 <__cvt+0x6a>
 8009e2e:	1c59      	adds	r1, r3, #1
 8009e30:	9103      	str	r1, [sp, #12]
 8009e32:	701a      	strb	r2, [r3, #0]
 8009e34:	e7d9      	b.n	8009dea <__cvt+0x7e>

08009e36 <__exponent>:
 8009e36:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e38:	2900      	cmp	r1, #0
 8009e3a:	bfba      	itte	lt
 8009e3c:	4249      	neglt	r1, r1
 8009e3e:	232d      	movlt	r3, #45	@ 0x2d
 8009e40:	232b      	movge	r3, #43	@ 0x2b
 8009e42:	2909      	cmp	r1, #9
 8009e44:	7002      	strb	r2, [r0, #0]
 8009e46:	7043      	strb	r3, [r0, #1]
 8009e48:	dd29      	ble.n	8009e9e <__exponent+0x68>
 8009e4a:	f10d 0307 	add.w	r3, sp, #7
 8009e4e:	461d      	mov	r5, r3
 8009e50:	270a      	movs	r7, #10
 8009e52:	461a      	mov	r2, r3
 8009e54:	fbb1 f6f7 	udiv	r6, r1, r7
 8009e58:	fb07 1416 	mls	r4, r7, r6, r1
 8009e5c:	3430      	adds	r4, #48	@ 0x30
 8009e5e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009e62:	460c      	mov	r4, r1
 8009e64:	2c63      	cmp	r4, #99	@ 0x63
 8009e66:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e6a:	4631      	mov	r1, r6
 8009e6c:	dcf1      	bgt.n	8009e52 <__exponent+0x1c>
 8009e6e:	3130      	adds	r1, #48	@ 0x30
 8009e70:	1e94      	subs	r4, r2, #2
 8009e72:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009e76:	1c41      	adds	r1, r0, #1
 8009e78:	4623      	mov	r3, r4
 8009e7a:	42ab      	cmp	r3, r5
 8009e7c:	d30a      	bcc.n	8009e94 <__exponent+0x5e>
 8009e7e:	f10d 0309 	add.w	r3, sp, #9
 8009e82:	1a9b      	subs	r3, r3, r2
 8009e84:	42ac      	cmp	r4, r5
 8009e86:	bf88      	it	hi
 8009e88:	2300      	movhi	r3, #0
 8009e8a:	3302      	adds	r3, #2
 8009e8c:	4403      	add	r3, r0
 8009e8e:	1a18      	subs	r0, r3, r0
 8009e90:	b003      	add	sp, #12
 8009e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e94:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009e98:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009e9c:	e7ed      	b.n	8009e7a <__exponent+0x44>
 8009e9e:	2330      	movs	r3, #48	@ 0x30
 8009ea0:	3130      	adds	r1, #48	@ 0x30
 8009ea2:	7083      	strb	r3, [r0, #2]
 8009ea4:	70c1      	strb	r1, [r0, #3]
 8009ea6:	1d03      	adds	r3, r0, #4
 8009ea8:	e7f1      	b.n	8009e8e <__exponent+0x58>
	...

08009eac <_printf_float>:
 8009eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb0:	b08d      	sub	sp, #52	@ 0x34
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009eb8:	4616      	mov	r6, r2
 8009eba:	461f      	mov	r7, r3
 8009ebc:	4605      	mov	r5, r0
 8009ebe:	f000 fcdb 	bl	800a878 <_localeconv_r>
 8009ec2:	6803      	ldr	r3, [r0, #0]
 8009ec4:	9304      	str	r3, [sp, #16]
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7f6 f9d2 	bl	8000270 <strlen>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ed0:	f8d8 3000 	ldr.w	r3, [r8]
 8009ed4:	9005      	str	r0, [sp, #20]
 8009ed6:	3307      	adds	r3, #7
 8009ed8:	f023 0307 	bic.w	r3, r3, #7
 8009edc:	f103 0208 	add.w	r2, r3, #8
 8009ee0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009ee4:	f8d4 b000 	ldr.w	fp, [r4]
 8009ee8:	f8c8 2000 	str.w	r2, [r8]
 8009eec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ef0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009ef4:	9307      	str	r3, [sp, #28]
 8009ef6:	f8cd 8018 	str.w	r8, [sp, #24]
 8009efa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009efe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f02:	4b9c      	ldr	r3, [pc, #624]	@ (800a174 <_printf_float+0x2c8>)
 8009f04:	f04f 32ff 	mov.w	r2, #4294967295
 8009f08:	f7f6 fe10 	bl	8000b2c <__aeabi_dcmpun>
 8009f0c:	bb70      	cbnz	r0, 8009f6c <_printf_float+0xc0>
 8009f0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f12:	4b98      	ldr	r3, [pc, #608]	@ (800a174 <_printf_float+0x2c8>)
 8009f14:	f04f 32ff 	mov.w	r2, #4294967295
 8009f18:	f7f6 fdea 	bl	8000af0 <__aeabi_dcmple>
 8009f1c:	bb30      	cbnz	r0, 8009f6c <_printf_float+0xc0>
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2300      	movs	r3, #0
 8009f22:	4640      	mov	r0, r8
 8009f24:	4649      	mov	r1, r9
 8009f26:	f7f6 fdd9 	bl	8000adc <__aeabi_dcmplt>
 8009f2a:	b110      	cbz	r0, 8009f32 <_printf_float+0x86>
 8009f2c:	232d      	movs	r3, #45	@ 0x2d
 8009f2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f32:	4a91      	ldr	r2, [pc, #580]	@ (800a178 <_printf_float+0x2cc>)
 8009f34:	4b91      	ldr	r3, [pc, #580]	@ (800a17c <_printf_float+0x2d0>)
 8009f36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009f3a:	bf94      	ite	ls
 8009f3c:	4690      	movls	r8, r2
 8009f3e:	4698      	movhi	r8, r3
 8009f40:	2303      	movs	r3, #3
 8009f42:	6123      	str	r3, [r4, #16]
 8009f44:	f02b 0304 	bic.w	r3, fp, #4
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	f04f 0900 	mov.w	r9, #0
 8009f4e:	9700      	str	r7, [sp, #0]
 8009f50:	4633      	mov	r3, r6
 8009f52:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009f54:	4621      	mov	r1, r4
 8009f56:	4628      	mov	r0, r5
 8009f58:	f000 f9d2 	bl	800a300 <_printf_common>
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	f040 808d 	bne.w	800a07c <_printf_float+0x1d0>
 8009f62:	f04f 30ff 	mov.w	r0, #4294967295
 8009f66:	b00d      	add	sp, #52	@ 0x34
 8009f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f6c:	4642      	mov	r2, r8
 8009f6e:	464b      	mov	r3, r9
 8009f70:	4640      	mov	r0, r8
 8009f72:	4649      	mov	r1, r9
 8009f74:	f7f6 fdda 	bl	8000b2c <__aeabi_dcmpun>
 8009f78:	b140      	cbz	r0, 8009f8c <_printf_float+0xe0>
 8009f7a:	464b      	mov	r3, r9
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	bfbc      	itt	lt
 8009f80:	232d      	movlt	r3, #45	@ 0x2d
 8009f82:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009f86:	4a7e      	ldr	r2, [pc, #504]	@ (800a180 <_printf_float+0x2d4>)
 8009f88:	4b7e      	ldr	r3, [pc, #504]	@ (800a184 <_printf_float+0x2d8>)
 8009f8a:	e7d4      	b.n	8009f36 <_printf_float+0x8a>
 8009f8c:	6863      	ldr	r3, [r4, #4]
 8009f8e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009f92:	9206      	str	r2, [sp, #24]
 8009f94:	1c5a      	adds	r2, r3, #1
 8009f96:	d13b      	bne.n	800a010 <_printf_float+0x164>
 8009f98:	2306      	movs	r3, #6
 8009f9a:	6063      	str	r3, [r4, #4]
 8009f9c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	6022      	str	r2, [r4, #0]
 8009fa4:	9303      	str	r3, [sp, #12]
 8009fa6:	ab0a      	add	r3, sp, #40	@ 0x28
 8009fa8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009fac:	ab09      	add	r3, sp, #36	@ 0x24
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	6861      	ldr	r1, [r4, #4]
 8009fb2:	ec49 8b10 	vmov	d0, r8, r9
 8009fb6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009fba:	4628      	mov	r0, r5
 8009fbc:	f7ff fed6 	bl	8009d6c <__cvt>
 8009fc0:	9b06      	ldr	r3, [sp, #24]
 8009fc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009fc4:	2b47      	cmp	r3, #71	@ 0x47
 8009fc6:	4680      	mov	r8, r0
 8009fc8:	d129      	bne.n	800a01e <_printf_float+0x172>
 8009fca:	1cc8      	adds	r0, r1, #3
 8009fcc:	db02      	blt.n	8009fd4 <_printf_float+0x128>
 8009fce:	6863      	ldr	r3, [r4, #4]
 8009fd0:	4299      	cmp	r1, r3
 8009fd2:	dd41      	ble.n	800a058 <_printf_float+0x1ac>
 8009fd4:	f1aa 0a02 	sub.w	sl, sl, #2
 8009fd8:	fa5f fa8a 	uxtb.w	sl, sl
 8009fdc:	3901      	subs	r1, #1
 8009fde:	4652      	mov	r2, sl
 8009fe0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009fe4:	9109      	str	r1, [sp, #36]	@ 0x24
 8009fe6:	f7ff ff26 	bl	8009e36 <__exponent>
 8009fea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009fec:	1813      	adds	r3, r2, r0
 8009fee:	2a01      	cmp	r2, #1
 8009ff0:	4681      	mov	r9, r0
 8009ff2:	6123      	str	r3, [r4, #16]
 8009ff4:	dc02      	bgt.n	8009ffc <_printf_float+0x150>
 8009ff6:	6822      	ldr	r2, [r4, #0]
 8009ff8:	07d2      	lsls	r2, r2, #31
 8009ffa:	d501      	bpl.n	800a000 <_printf_float+0x154>
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	6123      	str	r3, [r4, #16]
 800a000:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a004:	2b00      	cmp	r3, #0
 800a006:	d0a2      	beq.n	8009f4e <_printf_float+0xa2>
 800a008:	232d      	movs	r3, #45	@ 0x2d
 800a00a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a00e:	e79e      	b.n	8009f4e <_printf_float+0xa2>
 800a010:	9a06      	ldr	r2, [sp, #24]
 800a012:	2a47      	cmp	r2, #71	@ 0x47
 800a014:	d1c2      	bne.n	8009f9c <_printf_float+0xf0>
 800a016:	2b00      	cmp	r3, #0
 800a018:	d1c0      	bne.n	8009f9c <_printf_float+0xf0>
 800a01a:	2301      	movs	r3, #1
 800a01c:	e7bd      	b.n	8009f9a <_printf_float+0xee>
 800a01e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a022:	d9db      	bls.n	8009fdc <_printf_float+0x130>
 800a024:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a028:	d118      	bne.n	800a05c <_printf_float+0x1b0>
 800a02a:	2900      	cmp	r1, #0
 800a02c:	6863      	ldr	r3, [r4, #4]
 800a02e:	dd0b      	ble.n	800a048 <_printf_float+0x19c>
 800a030:	6121      	str	r1, [r4, #16]
 800a032:	b913      	cbnz	r3, 800a03a <_printf_float+0x18e>
 800a034:	6822      	ldr	r2, [r4, #0]
 800a036:	07d0      	lsls	r0, r2, #31
 800a038:	d502      	bpl.n	800a040 <_printf_float+0x194>
 800a03a:	3301      	adds	r3, #1
 800a03c:	440b      	add	r3, r1
 800a03e:	6123      	str	r3, [r4, #16]
 800a040:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a042:	f04f 0900 	mov.w	r9, #0
 800a046:	e7db      	b.n	800a000 <_printf_float+0x154>
 800a048:	b913      	cbnz	r3, 800a050 <_printf_float+0x1a4>
 800a04a:	6822      	ldr	r2, [r4, #0]
 800a04c:	07d2      	lsls	r2, r2, #31
 800a04e:	d501      	bpl.n	800a054 <_printf_float+0x1a8>
 800a050:	3302      	adds	r3, #2
 800a052:	e7f4      	b.n	800a03e <_printf_float+0x192>
 800a054:	2301      	movs	r3, #1
 800a056:	e7f2      	b.n	800a03e <_printf_float+0x192>
 800a058:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a05c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a05e:	4299      	cmp	r1, r3
 800a060:	db05      	blt.n	800a06e <_printf_float+0x1c2>
 800a062:	6823      	ldr	r3, [r4, #0]
 800a064:	6121      	str	r1, [r4, #16]
 800a066:	07d8      	lsls	r0, r3, #31
 800a068:	d5ea      	bpl.n	800a040 <_printf_float+0x194>
 800a06a:	1c4b      	adds	r3, r1, #1
 800a06c:	e7e7      	b.n	800a03e <_printf_float+0x192>
 800a06e:	2900      	cmp	r1, #0
 800a070:	bfd4      	ite	le
 800a072:	f1c1 0202 	rsble	r2, r1, #2
 800a076:	2201      	movgt	r2, #1
 800a078:	4413      	add	r3, r2
 800a07a:	e7e0      	b.n	800a03e <_printf_float+0x192>
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	055a      	lsls	r2, r3, #21
 800a080:	d407      	bmi.n	800a092 <_printf_float+0x1e6>
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	4642      	mov	r2, r8
 800a086:	4631      	mov	r1, r6
 800a088:	4628      	mov	r0, r5
 800a08a:	47b8      	blx	r7
 800a08c:	3001      	adds	r0, #1
 800a08e:	d12b      	bne.n	800a0e8 <_printf_float+0x23c>
 800a090:	e767      	b.n	8009f62 <_printf_float+0xb6>
 800a092:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a096:	f240 80dd 	bls.w	800a254 <_printf_float+0x3a8>
 800a09a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a09e:	2200      	movs	r2, #0
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	f7f6 fd11 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	d033      	beq.n	800a112 <_printf_float+0x266>
 800a0aa:	4a37      	ldr	r2, [pc, #220]	@ (800a188 <_printf_float+0x2dc>)
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	4631      	mov	r1, r6
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	47b8      	blx	r7
 800a0b4:	3001      	adds	r0, #1
 800a0b6:	f43f af54 	beq.w	8009f62 <_printf_float+0xb6>
 800a0ba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a0be:	4543      	cmp	r3, r8
 800a0c0:	db02      	blt.n	800a0c8 <_printf_float+0x21c>
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	07d8      	lsls	r0, r3, #31
 800a0c6:	d50f      	bpl.n	800a0e8 <_printf_float+0x23c>
 800a0c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0cc:	4631      	mov	r1, r6
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	47b8      	blx	r7
 800a0d2:	3001      	adds	r0, #1
 800a0d4:	f43f af45 	beq.w	8009f62 <_printf_float+0xb6>
 800a0d8:	f04f 0900 	mov.w	r9, #0
 800a0dc:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0e0:	f104 0a1a 	add.w	sl, r4, #26
 800a0e4:	45c8      	cmp	r8, r9
 800a0e6:	dc09      	bgt.n	800a0fc <_printf_float+0x250>
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	079b      	lsls	r3, r3, #30
 800a0ec:	f100 8103 	bmi.w	800a2f6 <_printf_float+0x44a>
 800a0f0:	68e0      	ldr	r0, [r4, #12]
 800a0f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0f4:	4298      	cmp	r0, r3
 800a0f6:	bfb8      	it	lt
 800a0f8:	4618      	movlt	r0, r3
 800a0fa:	e734      	b.n	8009f66 <_printf_float+0xba>
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	4652      	mov	r2, sl
 800a100:	4631      	mov	r1, r6
 800a102:	4628      	mov	r0, r5
 800a104:	47b8      	blx	r7
 800a106:	3001      	adds	r0, #1
 800a108:	f43f af2b 	beq.w	8009f62 <_printf_float+0xb6>
 800a10c:	f109 0901 	add.w	r9, r9, #1
 800a110:	e7e8      	b.n	800a0e4 <_printf_float+0x238>
 800a112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a114:	2b00      	cmp	r3, #0
 800a116:	dc39      	bgt.n	800a18c <_printf_float+0x2e0>
 800a118:	4a1b      	ldr	r2, [pc, #108]	@ (800a188 <_printf_float+0x2dc>)
 800a11a:	2301      	movs	r3, #1
 800a11c:	4631      	mov	r1, r6
 800a11e:	4628      	mov	r0, r5
 800a120:	47b8      	blx	r7
 800a122:	3001      	adds	r0, #1
 800a124:	f43f af1d 	beq.w	8009f62 <_printf_float+0xb6>
 800a128:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a12c:	ea59 0303 	orrs.w	r3, r9, r3
 800a130:	d102      	bne.n	800a138 <_printf_float+0x28c>
 800a132:	6823      	ldr	r3, [r4, #0]
 800a134:	07d9      	lsls	r1, r3, #31
 800a136:	d5d7      	bpl.n	800a0e8 <_printf_float+0x23c>
 800a138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a13c:	4631      	mov	r1, r6
 800a13e:	4628      	mov	r0, r5
 800a140:	47b8      	blx	r7
 800a142:	3001      	adds	r0, #1
 800a144:	f43f af0d 	beq.w	8009f62 <_printf_float+0xb6>
 800a148:	f04f 0a00 	mov.w	sl, #0
 800a14c:	f104 0b1a 	add.w	fp, r4, #26
 800a150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a152:	425b      	negs	r3, r3
 800a154:	4553      	cmp	r3, sl
 800a156:	dc01      	bgt.n	800a15c <_printf_float+0x2b0>
 800a158:	464b      	mov	r3, r9
 800a15a:	e793      	b.n	800a084 <_printf_float+0x1d8>
 800a15c:	2301      	movs	r3, #1
 800a15e:	465a      	mov	r2, fp
 800a160:	4631      	mov	r1, r6
 800a162:	4628      	mov	r0, r5
 800a164:	47b8      	blx	r7
 800a166:	3001      	adds	r0, #1
 800a168:	f43f aefb 	beq.w	8009f62 <_printf_float+0xb6>
 800a16c:	f10a 0a01 	add.w	sl, sl, #1
 800a170:	e7ee      	b.n	800a150 <_printf_float+0x2a4>
 800a172:	bf00      	nop
 800a174:	7fefffff 	.word	0x7fefffff
 800a178:	0800cdc8 	.word	0x0800cdc8
 800a17c:	0800cdcc 	.word	0x0800cdcc
 800a180:	0800cdd0 	.word	0x0800cdd0
 800a184:	0800cdd4 	.word	0x0800cdd4
 800a188:	0800cdd8 	.word	0x0800cdd8
 800a18c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a18e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a192:	4553      	cmp	r3, sl
 800a194:	bfa8      	it	ge
 800a196:	4653      	movge	r3, sl
 800a198:	2b00      	cmp	r3, #0
 800a19a:	4699      	mov	r9, r3
 800a19c:	dc36      	bgt.n	800a20c <_printf_float+0x360>
 800a19e:	f04f 0b00 	mov.w	fp, #0
 800a1a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1a6:	f104 021a 	add.w	r2, r4, #26
 800a1aa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a1ac:	9306      	str	r3, [sp, #24]
 800a1ae:	eba3 0309 	sub.w	r3, r3, r9
 800a1b2:	455b      	cmp	r3, fp
 800a1b4:	dc31      	bgt.n	800a21a <_printf_float+0x36e>
 800a1b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b8:	459a      	cmp	sl, r3
 800a1ba:	dc3a      	bgt.n	800a232 <_printf_float+0x386>
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	07da      	lsls	r2, r3, #31
 800a1c0:	d437      	bmi.n	800a232 <_printf_float+0x386>
 800a1c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1c4:	ebaa 0903 	sub.w	r9, sl, r3
 800a1c8:	9b06      	ldr	r3, [sp, #24]
 800a1ca:	ebaa 0303 	sub.w	r3, sl, r3
 800a1ce:	4599      	cmp	r9, r3
 800a1d0:	bfa8      	it	ge
 800a1d2:	4699      	movge	r9, r3
 800a1d4:	f1b9 0f00 	cmp.w	r9, #0
 800a1d8:	dc33      	bgt.n	800a242 <_printf_float+0x396>
 800a1da:	f04f 0800 	mov.w	r8, #0
 800a1de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1e2:	f104 0b1a 	add.w	fp, r4, #26
 800a1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1e8:	ebaa 0303 	sub.w	r3, sl, r3
 800a1ec:	eba3 0309 	sub.w	r3, r3, r9
 800a1f0:	4543      	cmp	r3, r8
 800a1f2:	f77f af79 	ble.w	800a0e8 <_printf_float+0x23c>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	465a      	mov	r2, fp
 800a1fa:	4631      	mov	r1, r6
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	47b8      	blx	r7
 800a200:	3001      	adds	r0, #1
 800a202:	f43f aeae 	beq.w	8009f62 <_printf_float+0xb6>
 800a206:	f108 0801 	add.w	r8, r8, #1
 800a20a:	e7ec      	b.n	800a1e6 <_printf_float+0x33a>
 800a20c:	4642      	mov	r2, r8
 800a20e:	4631      	mov	r1, r6
 800a210:	4628      	mov	r0, r5
 800a212:	47b8      	blx	r7
 800a214:	3001      	adds	r0, #1
 800a216:	d1c2      	bne.n	800a19e <_printf_float+0x2f2>
 800a218:	e6a3      	b.n	8009f62 <_printf_float+0xb6>
 800a21a:	2301      	movs	r3, #1
 800a21c:	4631      	mov	r1, r6
 800a21e:	4628      	mov	r0, r5
 800a220:	9206      	str	r2, [sp, #24]
 800a222:	47b8      	blx	r7
 800a224:	3001      	adds	r0, #1
 800a226:	f43f ae9c 	beq.w	8009f62 <_printf_float+0xb6>
 800a22a:	9a06      	ldr	r2, [sp, #24]
 800a22c:	f10b 0b01 	add.w	fp, fp, #1
 800a230:	e7bb      	b.n	800a1aa <_printf_float+0x2fe>
 800a232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a236:	4631      	mov	r1, r6
 800a238:	4628      	mov	r0, r5
 800a23a:	47b8      	blx	r7
 800a23c:	3001      	adds	r0, #1
 800a23e:	d1c0      	bne.n	800a1c2 <_printf_float+0x316>
 800a240:	e68f      	b.n	8009f62 <_printf_float+0xb6>
 800a242:	9a06      	ldr	r2, [sp, #24]
 800a244:	464b      	mov	r3, r9
 800a246:	4442      	add	r2, r8
 800a248:	4631      	mov	r1, r6
 800a24a:	4628      	mov	r0, r5
 800a24c:	47b8      	blx	r7
 800a24e:	3001      	adds	r0, #1
 800a250:	d1c3      	bne.n	800a1da <_printf_float+0x32e>
 800a252:	e686      	b.n	8009f62 <_printf_float+0xb6>
 800a254:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a258:	f1ba 0f01 	cmp.w	sl, #1
 800a25c:	dc01      	bgt.n	800a262 <_printf_float+0x3b6>
 800a25e:	07db      	lsls	r3, r3, #31
 800a260:	d536      	bpl.n	800a2d0 <_printf_float+0x424>
 800a262:	2301      	movs	r3, #1
 800a264:	4642      	mov	r2, r8
 800a266:	4631      	mov	r1, r6
 800a268:	4628      	mov	r0, r5
 800a26a:	47b8      	blx	r7
 800a26c:	3001      	adds	r0, #1
 800a26e:	f43f ae78 	beq.w	8009f62 <_printf_float+0xb6>
 800a272:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a276:	4631      	mov	r1, r6
 800a278:	4628      	mov	r0, r5
 800a27a:	47b8      	blx	r7
 800a27c:	3001      	adds	r0, #1
 800a27e:	f43f ae70 	beq.w	8009f62 <_printf_float+0xb6>
 800a282:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a286:	2200      	movs	r2, #0
 800a288:	2300      	movs	r3, #0
 800a28a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a28e:	f7f6 fc1b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a292:	b9c0      	cbnz	r0, 800a2c6 <_printf_float+0x41a>
 800a294:	4653      	mov	r3, sl
 800a296:	f108 0201 	add.w	r2, r8, #1
 800a29a:	4631      	mov	r1, r6
 800a29c:	4628      	mov	r0, r5
 800a29e:	47b8      	blx	r7
 800a2a0:	3001      	adds	r0, #1
 800a2a2:	d10c      	bne.n	800a2be <_printf_float+0x412>
 800a2a4:	e65d      	b.n	8009f62 <_printf_float+0xb6>
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	465a      	mov	r2, fp
 800a2aa:	4631      	mov	r1, r6
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	47b8      	blx	r7
 800a2b0:	3001      	adds	r0, #1
 800a2b2:	f43f ae56 	beq.w	8009f62 <_printf_float+0xb6>
 800a2b6:	f108 0801 	add.w	r8, r8, #1
 800a2ba:	45d0      	cmp	r8, sl
 800a2bc:	dbf3      	blt.n	800a2a6 <_printf_float+0x3fa>
 800a2be:	464b      	mov	r3, r9
 800a2c0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a2c4:	e6df      	b.n	800a086 <_printf_float+0x1da>
 800a2c6:	f04f 0800 	mov.w	r8, #0
 800a2ca:	f104 0b1a 	add.w	fp, r4, #26
 800a2ce:	e7f4      	b.n	800a2ba <_printf_float+0x40e>
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	4642      	mov	r2, r8
 800a2d4:	e7e1      	b.n	800a29a <_printf_float+0x3ee>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	464a      	mov	r2, r9
 800a2da:	4631      	mov	r1, r6
 800a2dc:	4628      	mov	r0, r5
 800a2de:	47b8      	blx	r7
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	f43f ae3e 	beq.w	8009f62 <_printf_float+0xb6>
 800a2e6:	f108 0801 	add.w	r8, r8, #1
 800a2ea:	68e3      	ldr	r3, [r4, #12]
 800a2ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2ee:	1a5b      	subs	r3, r3, r1
 800a2f0:	4543      	cmp	r3, r8
 800a2f2:	dcf0      	bgt.n	800a2d6 <_printf_float+0x42a>
 800a2f4:	e6fc      	b.n	800a0f0 <_printf_float+0x244>
 800a2f6:	f04f 0800 	mov.w	r8, #0
 800a2fa:	f104 0919 	add.w	r9, r4, #25
 800a2fe:	e7f4      	b.n	800a2ea <_printf_float+0x43e>

0800a300 <_printf_common>:
 800a300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a304:	4616      	mov	r6, r2
 800a306:	4698      	mov	r8, r3
 800a308:	688a      	ldr	r2, [r1, #8]
 800a30a:	690b      	ldr	r3, [r1, #16]
 800a30c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a310:	4293      	cmp	r3, r2
 800a312:	bfb8      	it	lt
 800a314:	4613      	movlt	r3, r2
 800a316:	6033      	str	r3, [r6, #0]
 800a318:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a31c:	4607      	mov	r7, r0
 800a31e:	460c      	mov	r4, r1
 800a320:	b10a      	cbz	r2, 800a326 <_printf_common+0x26>
 800a322:	3301      	adds	r3, #1
 800a324:	6033      	str	r3, [r6, #0]
 800a326:	6823      	ldr	r3, [r4, #0]
 800a328:	0699      	lsls	r1, r3, #26
 800a32a:	bf42      	ittt	mi
 800a32c:	6833      	ldrmi	r3, [r6, #0]
 800a32e:	3302      	addmi	r3, #2
 800a330:	6033      	strmi	r3, [r6, #0]
 800a332:	6825      	ldr	r5, [r4, #0]
 800a334:	f015 0506 	ands.w	r5, r5, #6
 800a338:	d106      	bne.n	800a348 <_printf_common+0x48>
 800a33a:	f104 0a19 	add.w	sl, r4, #25
 800a33e:	68e3      	ldr	r3, [r4, #12]
 800a340:	6832      	ldr	r2, [r6, #0]
 800a342:	1a9b      	subs	r3, r3, r2
 800a344:	42ab      	cmp	r3, r5
 800a346:	dc26      	bgt.n	800a396 <_printf_common+0x96>
 800a348:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a34c:	6822      	ldr	r2, [r4, #0]
 800a34e:	3b00      	subs	r3, #0
 800a350:	bf18      	it	ne
 800a352:	2301      	movne	r3, #1
 800a354:	0692      	lsls	r2, r2, #26
 800a356:	d42b      	bmi.n	800a3b0 <_printf_common+0xb0>
 800a358:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a35c:	4641      	mov	r1, r8
 800a35e:	4638      	mov	r0, r7
 800a360:	47c8      	blx	r9
 800a362:	3001      	adds	r0, #1
 800a364:	d01e      	beq.n	800a3a4 <_printf_common+0xa4>
 800a366:	6823      	ldr	r3, [r4, #0]
 800a368:	6922      	ldr	r2, [r4, #16]
 800a36a:	f003 0306 	and.w	r3, r3, #6
 800a36e:	2b04      	cmp	r3, #4
 800a370:	bf02      	ittt	eq
 800a372:	68e5      	ldreq	r5, [r4, #12]
 800a374:	6833      	ldreq	r3, [r6, #0]
 800a376:	1aed      	subeq	r5, r5, r3
 800a378:	68a3      	ldr	r3, [r4, #8]
 800a37a:	bf0c      	ite	eq
 800a37c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a380:	2500      	movne	r5, #0
 800a382:	4293      	cmp	r3, r2
 800a384:	bfc4      	itt	gt
 800a386:	1a9b      	subgt	r3, r3, r2
 800a388:	18ed      	addgt	r5, r5, r3
 800a38a:	2600      	movs	r6, #0
 800a38c:	341a      	adds	r4, #26
 800a38e:	42b5      	cmp	r5, r6
 800a390:	d11a      	bne.n	800a3c8 <_printf_common+0xc8>
 800a392:	2000      	movs	r0, #0
 800a394:	e008      	b.n	800a3a8 <_printf_common+0xa8>
 800a396:	2301      	movs	r3, #1
 800a398:	4652      	mov	r2, sl
 800a39a:	4641      	mov	r1, r8
 800a39c:	4638      	mov	r0, r7
 800a39e:	47c8      	blx	r9
 800a3a0:	3001      	adds	r0, #1
 800a3a2:	d103      	bne.n	800a3ac <_printf_common+0xac>
 800a3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ac:	3501      	adds	r5, #1
 800a3ae:	e7c6      	b.n	800a33e <_printf_common+0x3e>
 800a3b0:	18e1      	adds	r1, r4, r3
 800a3b2:	1c5a      	adds	r2, r3, #1
 800a3b4:	2030      	movs	r0, #48	@ 0x30
 800a3b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a3ba:	4422      	add	r2, r4
 800a3bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a3c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a3c4:	3302      	adds	r3, #2
 800a3c6:	e7c7      	b.n	800a358 <_printf_common+0x58>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	4622      	mov	r2, r4
 800a3cc:	4641      	mov	r1, r8
 800a3ce:	4638      	mov	r0, r7
 800a3d0:	47c8      	blx	r9
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	d0e6      	beq.n	800a3a4 <_printf_common+0xa4>
 800a3d6:	3601      	adds	r6, #1
 800a3d8:	e7d9      	b.n	800a38e <_printf_common+0x8e>
	...

0800a3dc <_printf_i>:
 800a3dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e0:	7e0f      	ldrb	r7, [r1, #24]
 800a3e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a3e4:	2f78      	cmp	r7, #120	@ 0x78
 800a3e6:	4691      	mov	r9, r2
 800a3e8:	4680      	mov	r8, r0
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	469a      	mov	sl, r3
 800a3ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a3f2:	d807      	bhi.n	800a404 <_printf_i+0x28>
 800a3f4:	2f62      	cmp	r7, #98	@ 0x62
 800a3f6:	d80a      	bhi.n	800a40e <_printf_i+0x32>
 800a3f8:	2f00      	cmp	r7, #0
 800a3fa:	f000 80d2 	beq.w	800a5a2 <_printf_i+0x1c6>
 800a3fe:	2f58      	cmp	r7, #88	@ 0x58
 800a400:	f000 80b9 	beq.w	800a576 <_printf_i+0x19a>
 800a404:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a408:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a40c:	e03a      	b.n	800a484 <_printf_i+0xa8>
 800a40e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a412:	2b15      	cmp	r3, #21
 800a414:	d8f6      	bhi.n	800a404 <_printf_i+0x28>
 800a416:	a101      	add	r1, pc, #4	@ (adr r1, 800a41c <_printf_i+0x40>)
 800a418:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a41c:	0800a475 	.word	0x0800a475
 800a420:	0800a489 	.word	0x0800a489
 800a424:	0800a405 	.word	0x0800a405
 800a428:	0800a405 	.word	0x0800a405
 800a42c:	0800a405 	.word	0x0800a405
 800a430:	0800a405 	.word	0x0800a405
 800a434:	0800a489 	.word	0x0800a489
 800a438:	0800a405 	.word	0x0800a405
 800a43c:	0800a405 	.word	0x0800a405
 800a440:	0800a405 	.word	0x0800a405
 800a444:	0800a405 	.word	0x0800a405
 800a448:	0800a589 	.word	0x0800a589
 800a44c:	0800a4b3 	.word	0x0800a4b3
 800a450:	0800a543 	.word	0x0800a543
 800a454:	0800a405 	.word	0x0800a405
 800a458:	0800a405 	.word	0x0800a405
 800a45c:	0800a5ab 	.word	0x0800a5ab
 800a460:	0800a405 	.word	0x0800a405
 800a464:	0800a4b3 	.word	0x0800a4b3
 800a468:	0800a405 	.word	0x0800a405
 800a46c:	0800a405 	.word	0x0800a405
 800a470:	0800a54b 	.word	0x0800a54b
 800a474:	6833      	ldr	r3, [r6, #0]
 800a476:	1d1a      	adds	r2, r3, #4
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	6032      	str	r2, [r6, #0]
 800a47c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a480:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a484:	2301      	movs	r3, #1
 800a486:	e09d      	b.n	800a5c4 <_printf_i+0x1e8>
 800a488:	6833      	ldr	r3, [r6, #0]
 800a48a:	6820      	ldr	r0, [r4, #0]
 800a48c:	1d19      	adds	r1, r3, #4
 800a48e:	6031      	str	r1, [r6, #0]
 800a490:	0606      	lsls	r6, r0, #24
 800a492:	d501      	bpl.n	800a498 <_printf_i+0xbc>
 800a494:	681d      	ldr	r5, [r3, #0]
 800a496:	e003      	b.n	800a4a0 <_printf_i+0xc4>
 800a498:	0645      	lsls	r5, r0, #25
 800a49a:	d5fb      	bpl.n	800a494 <_printf_i+0xb8>
 800a49c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a4a0:	2d00      	cmp	r5, #0
 800a4a2:	da03      	bge.n	800a4ac <_printf_i+0xd0>
 800a4a4:	232d      	movs	r3, #45	@ 0x2d
 800a4a6:	426d      	negs	r5, r5
 800a4a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4ac:	4859      	ldr	r0, [pc, #356]	@ (800a614 <_printf_i+0x238>)
 800a4ae:	230a      	movs	r3, #10
 800a4b0:	e011      	b.n	800a4d6 <_printf_i+0xfa>
 800a4b2:	6821      	ldr	r1, [r4, #0]
 800a4b4:	6833      	ldr	r3, [r6, #0]
 800a4b6:	0608      	lsls	r0, r1, #24
 800a4b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a4bc:	d402      	bmi.n	800a4c4 <_printf_i+0xe8>
 800a4be:	0649      	lsls	r1, r1, #25
 800a4c0:	bf48      	it	mi
 800a4c2:	b2ad      	uxthmi	r5, r5
 800a4c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a4c6:	4853      	ldr	r0, [pc, #332]	@ (800a614 <_printf_i+0x238>)
 800a4c8:	6033      	str	r3, [r6, #0]
 800a4ca:	bf14      	ite	ne
 800a4cc:	230a      	movne	r3, #10
 800a4ce:	2308      	moveq	r3, #8
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a4d6:	6866      	ldr	r6, [r4, #4]
 800a4d8:	60a6      	str	r6, [r4, #8]
 800a4da:	2e00      	cmp	r6, #0
 800a4dc:	bfa2      	ittt	ge
 800a4de:	6821      	ldrge	r1, [r4, #0]
 800a4e0:	f021 0104 	bicge.w	r1, r1, #4
 800a4e4:	6021      	strge	r1, [r4, #0]
 800a4e6:	b90d      	cbnz	r5, 800a4ec <_printf_i+0x110>
 800a4e8:	2e00      	cmp	r6, #0
 800a4ea:	d04b      	beq.n	800a584 <_printf_i+0x1a8>
 800a4ec:	4616      	mov	r6, r2
 800a4ee:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4f2:	fb03 5711 	mls	r7, r3, r1, r5
 800a4f6:	5dc7      	ldrb	r7, [r0, r7]
 800a4f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4fc:	462f      	mov	r7, r5
 800a4fe:	42bb      	cmp	r3, r7
 800a500:	460d      	mov	r5, r1
 800a502:	d9f4      	bls.n	800a4ee <_printf_i+0x112>
 800a504:	2b08      	cmp	r3, #8
 800a506:	d10b      	bne.n	800a520 <_printf_i+0x144>
 800a508:	6823      	ldr	r3, [r4, #0]
 800a50a:	07df      	lsls	r7, r3, #31
 800a50c:	d508      	bpl.n	800a520 <_printf_i+0x144>
 800a50e:	6923      	ldr	r3, [r4, #16]
 800a510:	6861      	ldr	r1, [r4, #4]
 800a512:	4299      	cmp	r1, r3
 800a514:	bfde      	ittt	le
 800a516:	2330      	movle	r3, #48	@ 0x30
 800a518:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a51c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a520:	1b92      	subs	r2, r2, r6
 800a522:	6122      	str	r2, [r4, #16]
 800a524:	f8cd a000 	str.w	sl, [sp]
 800a528:	464b      	mov	r3, r9
 800a52a:	aa03      	add	r2, sp, #12
 800a52c:	4621      	mov	r1, r4
 800a52e:	4640      	mov	r0, r8
 800a530:	f7ff fee6 	bl	800a300 <_printf_common>
 800a534:	3001      	adds	r0, #1
 800a536:	d14a      	bne.n	800a5ce <_printf_i+0x1f2>
 800a538:	f04f 30ff 	mov.w	r0, #4294967295
 800a53c:	b004      	add	sp, #16
 800a53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a542:	6823      	ldr	r3, [r4, #0]
 800a544:	f043 0320 	orr.w	r3, r3, #32
 800a548:	6023      	str	r3, [r4, #0]
 800a54a:	4833      	ldr	r0, [pc, #204]	@ (800a618 <_printf_i+0x23c>)
 800a54c:	2778      	movs	r7, #120	@ 0x78
 800a54e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a552:	6823      	ldr	r3, [r4, #0]
 800a554:	6831      	ldr	r1, [r6, #0]
 800a556:	061f      	lsls	r7, r3, #24
 800a558:	f851 5b04 	ldr.w	r5, [r1], #4
 800a55c:	d402      	bmi.n	800a564 <_printf_i+0x188>
 800a55e:	065f      	lsls	r7, r3, #25
 800a560:	bf48      	it	mi
 800a562:	b2ad      	uxthmi	r5, r5
 800a564:	6031      	str	r1, [r6, #0]
 800a566:	07d9      	lsls	r1, r3, #31
 800a568:	bf44      	itt	mi
 800a56a:	f043 0320 	orrmi.w	r3, r3, #32
 800a56e:	6023      	strmi	r3, [r4, #0]
 800a570:	b11d      	cbz	r5, 800a57a <_printf_i+0x19e>
 800a572:	2310      	movs	r3, #16
 800a574:	e7ac      	b.n	800a4d0 <_printf_i+0xf4>
 800a576:	4827      	ldr	r0, [pc, #156]	@ (800a614 <_printf_i+0x238>)
 800a578:	e7e9      	b.n	800a54e <_printf_i+0x172>
 800a57a:	6823      	ldr	r3, [r4, #0]
 800a57c:	f023 0320 	bic.w	r3, r3, #32
 800a580:	6023      	str	r3, [r4, #0]
 800a582:	e7f6      	b.n	800a572 <_printf_i+0x196>
 800a584:	4616      	mov	r6, r2
 800a586:	e7bd      	b.n	800a504 <_printf_i+0x128>
 800a588:	6833      	ldr	r3, [r6, #0]
 800a58a:	6825      	ldr	r5, [r4, #0]
 800a58c:	6961      	ldr	r1, [r4, #20]
 800a58e:	1d18      	adds	r0, r3, #4
 800a590:	6030      	str	r0, [r6, #0]
 800a592:	062e      	lsls	r6, r5, #24
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	d501      	bpl.n	800a59c <_printf_i+0x1c0>
 800a598:	6019      	str	r1, [r3, #0]
 800a59a:	e002      	b.n	800a5a2 <_printf_i+0x1c6>
 800a59c:	0668      	lsls	r0, r5, #25
 800a59e:	d5fb      	bpl.n	800a598 <_printf_i+0x1bc>
 800a5a0:	8019      	strh	r1, [r3, #0]
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	6123      	str	r3, [r4, #16]
 800a5a6:	4616      	mov	r6, r2
 800a5a8:	e7bc      	b.n	800a524 <_printf_i+0x148>
 800a5aa:	6833      	ldr	r3, [r6, #0]
 800a5ac:	1d1a      	adds	r2, r3, #4
 800a5ae:	6032      	str	r2, [r6, #0]
 800a5b0:	681e      	ldr	r6, [r3, #0]
 800a5b2:	6862      	ldr	r2, [r4, #4]
 800a5b4:	2100      	movs	r1, #0
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f7f5 fe0a 	bl	80001d0 <memchr>
 800a5bc:	b108      	cbz	r0, 800a5c2 <_printf_i+0x1e6>
 800a5be:	1b80      	subs	r0, r0, r6
 800a5c0:	6060      	str	r0, [r4, #4]
 800a5c2:	6863      	ldr	r3, [r4, #4]
 800a5c4:	6123      	str	r3, [r4, #16]
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5cc:	e7aa      	b.n	800a524 <_printf_i+0x148>
 800a5ce:	6923      	ldr	r3, [r4, #16]
 800a5d0:	4632      	mov	r2, r6
 800a5d2:	4649      	mov	r1, r9
 800a5d4:	4640      	mov	r0, r8
 800a5d6:	47d0      	blx	sl
 800a5d8:	3001      	adds	r0, #1
 800a5da:	d0ad      	beq.n	800a538 <_printf_i+0x15c>
 800a5dc:	6823      	ldr	r3, [r4, #0]
 800a5de:	079b      	lsls	r3, r3, #30
 800a5e0:	d413      	bmi.n	800a60a <_printf_i+0x22e>
 800a5e2:	68e0      	ldr	r0, [r4, #12]
 800a5e4:	9b03      	ldr	r3, [sp, #12]
 800a5e6:	4298      	cmp	r0, r3
 800a5e8:	bfb8      	it	lt
 800a5ea:	4618      	movlt	r0, r3
 800a5ec:	e7a6      	b.n	800a53c <_printf_i+0x160>
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	4632      	mov	r2, r6
 800a5f2:	4649      	mov	r1, r9
 800a5f4:	4640      	mov	r0, r8
 800a5f6:	47d0      	blx	sl
 800a5f8:	3001      	adds	r0, #1
 800a5fa:	d09d      	beq.n	800a538 <_printf_i+0x15c>
 800a5fc:	3501      	adds	r5, #1
 800a5fe:	68e3      	ldr	r3, [r4, #12]
 800a600:	9903      	ldr	r1, [sp, #12]
 800a602:	1a5b      	subs	r3, r3, r1
 800a604:	42ab      	cmp	r3, r5
 800a606:	dcf2      	bgt.n	800a5ee <_printf_i+0x212>
 800a608:	e7eb      	b.n	800a5e2 <_printf_i+0x206>
 800a60a:	2500      	movs	r5, #0
 800a60c:	f104 0619 	add.w	r6, r4, #25
 800a610:	e7f5      	b.n	800a5fe <_printf_i+0x222>
 800a612:	bf00      	nop
 800a614:	0800cdda 	.word	0x0800cdda
 800a618:	0800cdeb 	.word	0x0800cdeb

0800a61c <std>:
 800a61c:	2300      	movs	r3, #0
 800a61e:	b510      	push	{r4, lr}
 800a620:	4604      	mov	r4, r0
 800a622:	e9c0 3300 	strd	r3, r3, [r0]
 800a626:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a62a:	6083      	str	r3, [r0, #8]
 800a62c:	8181      	strh	r1, [r0, #12]
 800a62e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a630:	81c2      	strh	r2, [r0, #14]
 800a632:	6183      	str	r3, [r0, #24]
 800a634:	4619      	mov	r1, r3
 800a636:	2208      	movs	r2, #8
 800a638:	305c      	adds	r0, #92	@ 0x5c
 800a63a:	f000 f914 	bl	800a866 <memset>
 800a63e:	4b0d      	ldr	r3, [pc, #52]	@ (800a674 <std+0x58>)
 800a640:	6263      	str	r3, [r4, #36]	@ 0x24
 800a642:	4b0d      	ldr	r3, [pc, #52]	@ (800a678 <std+0x5c>)
 800a644:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a646:	4b0d      	ldr	r3, [pc, #52]	@ (800a67c <std+0x60>)
 800a648:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a64a:	4b0d      	ldr	r3, [pc, #52]	@ (800a680 <std+0x64>)
 800a64c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a64e:	4b0d      	ldr	r3, [pc, #52]	@ (800a684 <std+0x68>)
 800a650:	6224      	str	r4, [r4, #32]
 800a652:	429c      	cmp	r4, r3
 800a654:	d006      	beq.n	800a664 <std+0x48>
 800a656:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a65a:	4294      	cmp	r4, r2
 800a65c:	d002      	beq.n	800a664 <std+0x48>
 800a65e:	33d0      	adds	r3, #208	@ 0xd0
 800a660:	429c      	cmp	r4, r3
 800a662:	d105      	bne.n	800a670 <std+0x54>
 800a664:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a668:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a66c:	f000 b978 	b.w	800a960 <__retarget_lock_init_recursive>
 800a670:	bd10      	pop	{r4, pc}
 800a672:	bf00      	nop
 800a674:	0800a7e1 	.word	0x0800a7e1
 800a678:	0800a803 	.word	0x0800a803
 800a67c:	0800a83b 	.word	0x0800a83b
 800a680:	0800a85f 	.word	0x0800a85f
 800a684:	20002050 	.word	0x20002050

0800a688 <stdio_exit_handler>:
 800a688:	4a02      	ldr	r2, [pc, #8]	@ (800a694 <stdio_exit_handler+0xc>)
 800a68a:	4903      	ldr	r1, [pc, #12]	@ (800a698 <stdio_exit_handler+0x10>)
 800a68c:	4803      	ldr	r0, [pc, #12]	@ (800a69c <stdio_exit_handler+0x14>)
 800a68e:	f000 b869 	b.w	800a764 <_fwalk_sglue>
 800a692:	bf00      	nop
 800a694:	200000fc 	.word	0x200000fc
 800a698:	0800c2bd 	.word	0x0800c2bd
 800a69c:	2000010c 	.word	0x2000010c

0800a6a0 <cleanup_stdio>:
 800a6a0:	6841      	ldr	r1, [r0, #4]
 800a6a2:	4b0c      	ldr	r3, [pc, #48]	@ (800a6d4 <cleanup_stdio+0x34>)
 800a6a4:	4299      	cmp	r1, r3
 800a6a6:	b510      	push	{r4, lr}
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	d001      	beq.n	800a6b0 <cleanup_stdio+0x10>
 800a6ac:	f001 fe06 	bl	800c2bc <_fflush_r>
 800a6b0:	68a1      	ldr	r1, [r4, #8]
 800a6b2:	4b09      	ldr	r3, [pc, #36]	@ (800a6d8 <cleanup_stdio+0x38>)
 800a6b4:	4299      	cmp	r1, r3
 800a6b6:	d002      	beq.n	800a6be <cleanup_stdio+0x1e>
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f001 fdff 	bl	800c2bc <_fflush_r>
 800a6be:	68e1      	ldr	r1, [r4, #12]
 800a6c0:	4b06      	ldr	r3, [pc, #24]	@ (800a6dc <cleanup_stdio+0x3c>)
 800a6c2:	4299      	cmp	r1, r3
 800a6c4:	d004      	beq.n	800a6d0 <cleanup_stdio+0x30>
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6cc:	f001 bdf6 	b.w	800c2bc <_fflush_r>
 800a6d0:	bd10      	pop	{r4, pc}
 800a6d2:	bf00      	nop
 800a6d4:	20002050 	.word	0x20002050
 800a6d8:	200020b8 	.word	0x200020b8
 800a6dc:	20002120 	.word	0x20002120

0800a6e0 <global_stdio_init.part.0>:
 800a6e0:	b510      	push	{r4, lr}
 800a6e2:	4b0b      	ldr	r3, [pc, #44]	@ (800a710 <global_stdio_init.part.0+0x30>)
 800a6e4:	4c0b      	ldr	r4, [pc, #44]	@ (800a714 <global_stdio_init.part.0+0x34>)
 800a6e6:	4a0c      	ldr	r2, [pc, #48]	@ (800a718 <global_stdio_init.part.0+0x38>)
 800a6e8:	601a      	str	r2, [r3, #0]
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	2104      	movs	r1, #4
 800a6f0:	f7ff ff94 	bl	800a61c <std>
 800a6f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	2109      	movs	r1, #9
 800a6fc:	f7ff ff8e 	bl	800a61c <std>
 800a700:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a704:	2202      	movs	r2, #2
 800a706:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a70a:	2112      	movs	r1, #18
 800a70c:	f7ff bf86 	b.w	800a61c <std>
 800a710:	20002188 	.word	0x20002188
 800a714:	20002050 	.word	0x20002050
 800a718:	0800a689 	.word	0x0800a689

0800a71c <__sfp_lock_acquire>:
 800a71c:	4801      	ldr	r0, [pc, #4]	@ (800a724 <__sfp_lock_acquire+0x8>)
 800a71e:	f000 b920 	b.w	800a962 <__retarget_lock_acquire_recursive>
 800a722:	bf00      	nop
 800a724:	20002191 	.word	0x20002191

0800a728 <__sfp_lock_release>:
 800a728:	4801      	ldr	r0, [pc, #4]	@ (800a730 <__sfp_lock_release+0x8>)
 800a72a:	f000 b91b 	b.w	800a964 <__retarget_lock_release_recursive>
 800a72e:	bf00      	nop
 800a730:	20002191 	.word	0x20002191

0800a734 <__sinit>:
 800a734:	b510      	push	{r4, lr}
 800a736:	4604      	mov	r4, r0
 800a738:	f7ff fff0 	bl	800a71c <__sfp_lock_acquire>
 800a73c:	6a23      	ldr	r3, [r4, #32]
 800a73e:	b11b      	cbz	r3, 800a748 <__sinit+0x14>
 800a740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a744:	f7ff bff0 	b.w	800a728 <__sfp_lock_release>
 800a748:	4b04      	ldr	r3, [pc, #16]	@ (800a75c <__sinit+0x28>)
 800a74a:	6223      	str	r3, [r4, #32]
 800a74c:	4b04      	ldr	r3, [pc, #16]	@ (800a760 <__sinit+0x2c>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1f5      	bne.n	800a740 <__sinit+0xc>
 800a754:	f7ff ffc4 	bl	800a6e0 <global_stdio_init.part.0>
 800a758:	e7f2      	b.n	800a740 <__sinit+0xc>
 800a75a:	bf00      	nop
 800a75c:	0800a6a1 	.word	0x0800a6a1
 800a760:	20002188 	.word	0x20002188

0800a764 <_fwalk_sglue>:
 800a764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a768:	4607      	mov	r7, r0
 800a76a:	4688      	mov	r8, r1
 800a76c:	4614      	mov	r4, r2
 800a76e:	2600      	movs	r6, #0
 800a770:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a774:	f1b9 0901 	subs.w	r9, r9, #1
 800a778:	d505      	bpl.n	800a786 <_fwalk_sglue+0x22>
 800a77a:	6824      	ldr	r4, [r4, #0]
 800a77c:	2c00      	cmp	r4, #0
 800a77e:	d1f7      	bne.n	800a770 <_fwalk_sglue+0xc>
 800a780:	4630      	mov	r0, r6
 800a782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a786:	89ab      	ldrh	r3, [r5, #12]
 800a788:	2b01      	cmp	r3, #1
 800a78a:	d907      	bls.n	800a79c <_fwalk_sglue+0x38>
 800a78c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a790:	3301      	adds	r3, #1
 800a792:	d003      	beq.n	800a79c <_fwalk_sglue+0x38>
 800a794:	4629      	mov	r1, r5
 800a796:	4638      	mov	r0, r7
 800a798:	47c0      	blx	r8
 800a79a:	4306      	orrs	r6, r0
 800a79c:	3568      	adds	r5, #104	@ 0x68
 800a79e:	e7e9      	b.n	800a774 <_fwalk_sglue+0x10>

0800a7a0 <siprintf>:
 800a7a0:	b40e      	push	{r1, r2, r3}
 800a7a2:	b500      	push	{lr}
 800a7a4:	b09c      	sub	sp, #112	@ 0x70
 800a7a6:	ab1d      	add	r3, sp, #116	@ 0x74
 800a7a8:	9002      	str	r0, [sp, #8]
 800a7aa:	9006      	str	r0, [sp, #24]
 800a7ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a7b0:	4809      	ldr	r0, [pc, #36]	@ (800a7d8 <siprintf+0x38>)
 800a7b2:	9107      	str	r1, [sp, #28]
 800a7b4:	9104      	str	r1, [sp, #16]
 800a7b6:	4909      	ldr	r1, [pc, #36]	@ (800a7dc <siprintf+0x3c>)
 800a7b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7bc:	9105      	str	r1, [sp, #20]
 800a7be:	6800      	ldr	r0, [r0, #0]
 800a7c0:	9301      	str	r3, [sp, #4]
 800a7c2:	a902      	add	r1, sp, #8
 800a7c4:	f001 fbfa 	bl	800bfbc <_svfiprintf_r>
 800a7c8:	9b02      	ldr	r3, [sp, #8]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	701a      	strb	r2, [r3, #0]
 800a7ce:	b01c      	add	sp, #112	@ 0x70
 800a7d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7d4:	b003      	add	sp, #12
 800a7d6:	4770      	bx	lr
 800a7d8:	20000108 	.word	0x20000108
 800a7dc:	ffff0208 	.word	0xffff0208

0800a7e0 <__sread>:
 800a7e0:	b510      	push	{r4, lr}
 800a7e2:	460c      	mov	r4, r1
 800a7e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7e8:	f000 f86c 	bl	800a8c4 <_read_r>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	bfab      	itete	ge
 800a7f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a7f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a7f4:	181b      	addge	r3, r3, r0
 800a7f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a7fa:	bfac      	ite	ge
 800a7fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a7fe:	81a3      	strhlt	r3, [r4, #12]
 800a800:	bd10      	pop	{r4, pc}

0800a802 <__swrite>:
 800a802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a806:	461f      	mov	r7, r3
 800a808:	898b      	ldrh	r3, [r1, #12]
 800a80a:	05db      	lsls	r3, r3, #23
 800a80c:	4605      	mov	r5, r0
 800a80e:	460c      	mov	r4, r1
 800a810:	4616      	mov	r6, r2
 800a812:	d505      	bpl.n	800a820 <__swrite+0x1e>
 800a814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a818:	2302      	movs	r3, #2
 800a81a:	2200      	movs	r2, #0
 800a81c:	f000 f840 	bl	800a8a0 <_lseek_r>
 800a820:	89a3      	ldrh	r3, [r4, #12]
 800a822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a826:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a82a:	81a3      	strh	r3, [r4, #12]
 800a82c:	4632      	mov	r2, r6
 800a82e:	463b      	mov	r3, r7
 800a830:	4628      	mov	r0, r5
 800a832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a836:	f000 b857 	b.w	800a8e8 <_write_r>

0800a83a <__sseek>:
 800a83a:	b510      	push	{r4, lr}
 800a83c:	460c      	mov	r4, r1
 800a83e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a842:	f000 f82d 	bl	800a8a0 <_lseek_r>
 800a846:	1c43      	adds	r3, r0, #1
 800a848:	89a3      	ldrh	r3, [r4, #12]
 800a84a:	bf15      	itete	ne
 800a84c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a84e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a852:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a856:	81a3      	strheq	r3, [r4, #12]
 800a858:	bf18      	it	ne
 800a85a:	81a3      	strhne	r3, [r4, #12]
 800a85c:	bd10      	pop	{r4, pc}

0800a85e <__sclose>:
 800a85e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a862:	f000 b80d 	b.w	800a880 <_close_r>

0800a866 <memset>:
 800a866:	4402      	add	r2, r0
 800a868:	4603      	mov	r3, r0
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d100      	bne.n	800a870 <memset+0xa>
 800a86e:	4770      	bx	lr
 800a870:	f803 1b01 	strb.w	r1, [r3], #1
 800a874:	e7f9      	b.n	800a86a <memset+0x4>
	...

0800a878 <_localeconv_r>:
 800a878:	4800      	ldr	r0, [pc, #0]	@ (800a87c <_localeconv_r+0x4>)
 800a87a:	4770      	bx	lr
 800a87c:	20000248 	.word	0x20000248

0800a880 <_close_r>:
 800a880:	b538      	push	{r3, r4, r5, lr}
 800a882:	4d06      	ldr	r5, [pc, #24]	@ (800a89c <_close_r+0x1c>)
 800a884:	2300      	movs	r3, #0
 800a886:	4604      	mov	r4, r0
 800a888:	4608      	mov	r0, r1
 800a88a:	602b      	str	r3, [r5, #0]
 800a88c:	f7f7 fbe8 	bl	8002060 <_close>
 800a890:	1c43      	adds	r3, r0, #1
 800a892:	d102      	bne.n	800a89a <_close_r+0x1a>
 800a894:	682b      	ldr	r3, [r5, #0]
 800a896:	b103      	cbz	r3, 800a89a <_close_r+0x1a>
 800a898:	6023      	str	r3, [r4, #0]
 800a89a:	bd38      	pop	{r3, r4, r5, pc}
 800a89c:	2000218c 	.word	0x2000218c

0800a8a0 <_lseek_r>:
 800a8a0:	b538      	push	{r3, r4, r5, lr}
 800a8a2:	4d07      	ldr	r5, [pc, #28]	@ (800a8c0 <_lseek_r+0x20>)
 800a8a4:	4604      	mov	r4, r0
 800a8a6:	4608      	mov	r0, r1
 800a8a8:	4611      	mov	r1, r2
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	602a      	str	r2, [r5, #0]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	f7f7 fbfd 	bl	80020ae <_lseek>
 800a8b4:	1c43      	adds	r3, r0, #1
 800a8b6:	d102      	bne.n	800a8be <_lseek_r+0x1e>
 800a8b8:	682b      	ldr	r3, [r5, #0]
 800a8ba:	b103      	cbz	r3, 800a8be <_lseek_r+0x1e>
 800a8bc:	6023      	str	r3, [r4, #0]
 800a8be:	bd38      	pop	{r3, r4, r5, pc}
 800a8c0:	2000218c 	.word	0x2000218c

0800a8c4 <_read_r>:
 800a8c4:	b538      	push	{r3, r4, r5, lr}
 800a8c6:	4d07      	ldr	r5, [pc, #28]	@ (800a8e4 <_read_r+0x20>)
 800a8c8:	4604      	mov	r4, r0
 800a8ca:	4608      	mov	r0, r1
 800a8cc:	4611      	mov	r1, r2
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	602a      	str	r2, [r5, #0]
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	f7f7 fb8b 	bl	8001fee <_read>
 800a8d8:	1c43      	adds	r3, r0, #1
 800a8da:	d102      	bne.n	800a8e2 <_read_r+0x1e>
 800a8dc:	682b      	ldr	r3, [r5, #0]
 800a8de:	b103      	cbz	r3, 800a8e2 <_read_r+0x1e>
 800a8e0:	6023      	str	r3, [r4, #0]
 800a8e2:	bd38      	pop	{r3, r4, r5, pc}
 800a8e4:	2000218c 	.word	0x2000218c

0800a8e8 <_write_r>:
 800a8e8:	b538      	push	{r3, r4, r5, lr}
 800a8ea:	4d07      	ldr	r5, [pc, #28]	@ (800a908 <_write_r+0x20>)
 800a8ec:	4604      	mov	r4, r0
 800a8ee:	4608      	mov	r0, r1
 800a8f0:	4611      	mov	r1, r2
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	602a      	str	r2, [r5, #0]
 800a8f6:	461a      	mov	r2, r3
 800a8f8:	f7f7 fb96 	bl	8002028 <_write>
 800a8fc:	1c43      	adds	r3, r0, #1
 800a8fe:	d102      	bne.n	800a906 <_write_r+0x1e>
 800a900:	682b      	ldr	r3, [r5, #0]
 800a902:	b103      	cbz	r3, 800a906 <_write_r+0x1e>
 800a904:	6023      	str	r3, [r4, #0]
 800a906:	bd38      	pop	{r3, r4, r5, pc}
 800a908:	2000218c 	.word	0x2000218c

0800a90c <__errno>:
 800a90c:	4b01      	ldr	r3, [pc, #4]	@ (800a914 <__errno+0x8>)
 800a90e:	6818      	ldr	r0, [r3, #0]
 800a910:	4770      	bx	lr
 800a912:	bf00      	nop
 800a914:	20000108 	.word	0x20000108

0800a918 <__libc_init_array>:
 800a918:	b570      	push	{r4, r5, r6, lr}
 800a91a:	4d0d      	ldr	r5, [pc, #52]	@ (800a950 <__libc_init_array+0x38>)
 800a91c:	4c0d      	ldr	r4, [pc, #52]	@ (800a954 <__libc_init_array+0x3c>)
 800a91e:	1b64      	subs	r4, r4, r5
 800a920:	10a4      	asrs	r4, r4, #2
 800a922:	2600      	movs	r6, #0
 800a924:	42a6      	cmp	r6, r4
 800a926:	d109      	bne.n	800a93c <__libc_init_array+0x24>
 800a928:	4d0b      	ldr	r5, [pc, #44]	@ (800a958 <__libc_init_array+0x40>)
 800a92a:	4c0c      	ldr	r4, [pc, #48]	@ (800a95c <__libc_init_array+0x44>)
 800a92c:	f002 fa02 	bl	800cd34 <_init>
 800a930:	1b64      	subs	r4, r4, r5
 800a932:	10a4      	asrs	r4, r4, #2
 800a934:	2600      	movs	r6, #0
 800a936:	42a6      	cmp	r6, r4
 800a938:	d105      	bne.n	800a946 <__libc_init_array+0x2e>
 800a93a:	bd70      	pop	{r4, r5, r6, pc}
 800a93c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a940:	4798      	blx	r3
 800a942:	3601      	adds	r6, #1
 800a944:	e7ee      	b.n	800a924 <__libc_init_array+0xc>
 800a946:	f855 3b04 	ldr.w	r3, [r5], #4
 800a94a:	4798      	blx	r3
 800a94c:	3601      	adds	r6, #1
 800a94e:	e7f2      	b.n	800a936 <__libc_init_array+0x1e>
 800a950:	0800d178 	.word	0x0800d178
 800a954:	0800d178 	.word	0x0800d178
 800a958:	0800d178 	.word	0x0800d178
 800a95c:	0800d17c 	.word	0x0800d17c

0800a960 <__retarget_lock_init_recursive>:
 800a960:	4770      	bx	lr

0800a962 <__retarget_lock_acquire_recursive>:
 800a962:	4770      	bx	lr

0800a964 <__retarget_lock_release_recursive>:
 800a964:	4770      	bx	lr

0800a966 <quorem>:
 800a966:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a96a:	6903      	ldr	r3, [r0, #16]
 800a96c:	690c      	ldr	r4, [r1, #16]
 800a96e:	42a3      	cmp	r3, r4
 800a970:	4607      	mov	r7, r0
 800a972:	db7e      	blt.n	800aa72 <quorem+0x10c>
 800a974:	3c01      	subs	r4, #1
 800a976:	f101 0814 	add.w	r8, r1, #20
 800a97a:	00a3      	lsls	r3, r4, #2
 800a97c:	f100 0514 	add.w	r5, r0, #20
 800a980:	9300      	str	r3, [sp, #0]
 800a982:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a986:	9301      	str	r3, [sp, #4]
 800a988:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a98c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a990:	3301      	adds	r3, #1
 800a992:	429a      	cmp	r2, r3
 800a994:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a998:	fbb2 f6f3 	udiv	r6, r2, r3
 800a99c:	d32e      	bcc.n	800a9fc <quorem+0x96>
 800a99e:	f04f 0a00 	mov.w	sl, #0
 800a9a2:	46c4      	mov	ip, r8
 800a9a4:	46ae      	mov	lr, r5
 800a9a6:	46d3      	mov	fp, sl
 800a9a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a9ac:	b298      	uxth	r0, r3
 800a9ae:	fb06 a000 	mla	r0, r6, r0, sl
 800a9b2:	0c02      	lsrs	r2, r0, #16
 800a9b4:	0c1b      	lsrs	r3, r3, #16
 800a9b6:	fb06 2303 	mla	r3, r6, r3, r2
 800a9ba:	f8de 2000 	ldr.w	r2, [lr]
 800a9be:	b280      	uxth	r0, r0
 800a9c0:	b292      	uxth	r2, r2
 800a9c2:	1a12      	subs	r2, r2, r0
 800a9c4:	445a      	add	r2, fp
 800a9c6:	f8de 0000 	ldr.w	r0, [lr]
 800a9ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a9d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a9d8:	b292      	uxth	r2, r2
 800a9da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a9de:	45e1      	cmp	r9, ip
 800a9e0:	f84e 2b04 	str.w	r2, [lr], #4
 800a9e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a9e8:	d2de      	bcs.n	800a9a8 <quorem+0x42>
 800a9ea:	9b00      	ldr	r3, [sp, #0]
 800a9ec:	58eb      	ldr	r3, [r5, r3]
 800a9ee:	b92b      	cbnz	r3, 800a9fc <quorem+0x96>
 800a9f0:	9b01      	ldr	r3, [sp, #4]
 800a9f2:	3b04      	subs	r3, #4
 800a9f4:	429d      	cmp	r5, r3
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	d32f      	bcc.n	800aa5a <quorem+0xf4>
 800a9fa:	613c      	str	r4, [r7, #16]
 800a9fc:	4638      	mov	r0, r7
 800a9fe:	f001 f979 	bl	800bcf4 <__mcmp>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	db25      	blt.n	800aa52 <quorem+0xec>
 800aa06:	4629      	mov	r1, r5
 800aa08:	2000      	movs	r0, #0
 800aa0a:	f858 2b04 	ldr.w	r2, [r8], #4
 800aa0e:	f8d1 c000 	ldr.w	ip, [r1]
 800aa12:	fa1f fe82 	uxth.w	lr, r2
 800aa16:	fa1f f38c 	uxth.w	r3, ip
 800aa1a:	eba3 030e 	sub.w	r3, r3, lr
 800aa1e:	4403      	add	r3, r0
 800aa20:	0c12      	lsrs	r2, r2, #16
 800aa22:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aa26:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa30:	45c1      	cmp	r9, r8
 800aa32:	f841 3b04 	str.w	r3, [r1], #4
 800aa36:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aa3a:	d2e6      	bcs.n	800aa0a <quorem+0xa4>
 800aa3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa44:	b922      	cbnz	r2, 800aa50 <quorem+0xea>
 800aa46:	3b04      	subs	r3, #4
 800aa48:	429d      	cmp	r5, r3
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	d30b      	bcc.n	800aa66 <quorem+0x100>
 800aa4e:	613c      	str	r4, [r7, #16]
 800aa50:	3601      	adds	r6, #1
 800aa52:	4630      	mov	r0, r6
 800aa54:	b003      	add	sp, #12
 800aa56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa5a:	6812      	ldr	r2, [r2, #0]
 800aa5c:	3b04      	subs	r3, #4
 800aa5e:	2a00      	cmp	r2, #0
 800aa60:	d1cb      	bne.n	800a9fa <quorem+0x94>
 800aa62:	3c01      	subs	r4, #1
 800aa64:	e7c6      	b.n	800a9f4 <quorem+0x8e>
 800aa66:	6812      	ldr	r2, [r2, #0]
 800aa68:	3b04      	subs	r3, #4
 800aa6a:	2a00      	cmp	r2, #0
 800aa6c:	d1ef      	bne.n	800aa4e <quorem+0xe8>
 800aa6e:	3c01      	subs	r4, #1
 800aa70:	e7ea      	b.n	800aa48 <quorem+0xe2>
 800aa72:	2000      	movs	r0, #0
 800aa74:	e7ee      	b.n	800aa54 <quorem+0xee>
	...

0800aa78 <_dtoa_r>:
 800aa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7c:	69c7      	ldr	r7, [r0, #28]
 800aa7e:	b099      	sub	sp, #100	@ 0x64
 800aa80:	ed8d 0b02 	vstr	d0, [sp, #8]
 800aa84:	ec55 4b10 	vmov	r4, r5, d0
 800aa88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800aa8a:	9109      	str	r1, [sp, #36]	@ 0x24
 800aa8c:	4683      	mov	fp, r0
 800aa8e:	920e      	str	r2, [sp, #56]	@ 0x38
 800aa90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa92:	b97f      	cbnz	r7, 800aab4 <_dtoa_r+0x3c>
 800aa94:	2010      	movs	r0, #16
 800aa96:	f000 fdfd 	bl	800b694 <malloc>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	f8cb 001c 	str.w	r0, [fp, #28]
 800aaa0:	b920      	cbnz	r0, 800aaac <_dtoa_r+0x34>
 800aaa2:	4ba7      	ldr	r3, [pc, #668]	@ (800ad40 <_dtoa_r+0x2c8>)
 800aaa4:	21ef      	movs	r1, #239	@ 0xef
 800aaa6:	48a7      	ldr	r0, [pc, #668]	@ (800ad44 <_dtoa_r+0x2cc>)
 800aaa8:	f001 fc68 	bl	800c37c <__assert_func>
 800aaac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aab0:	6007      	str	r7, [r0, #0]
 800aab2:	60c7      	str	r7, [r0, #12]
 800aab4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aab8:	6819      	ldr	r1, [r3, #0]
 800aaba:	b159      	cbz	r1, 800aad4 <_dtoa_r+0x5c>
 800aabc:	685a      	ldr	r2, [r3, #4]
 800aabe:	604a      	str	r2, [r1, #4]
 800aac0:	2301      	movs	r3, #1
 800aac2:	4093      	lsls	r3, r2
 800aac4:	608b      	str	r3, [r1, #8]
 800aac6:	4658      	mov	r0, fp
 800aac8:	f000 feda 	bl	800b880 <_Bfree>
 800aacc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800aad0:	2200      	movs	r2, #0
 800aad2:	601a      	str	r2, [r3, #0]
 800aad4:	1e2b      	subs	r3, r5, #0
 800aad6:	bfb9      	ittee	lt
 800aad8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800aadc:	9303      	strlt	r3, [sp, #12]
 800aade:	2300      	movge	r3, #0
 800aae0:	6033      	strge	r3, [r6, #0]
 800aae2:	9f03      	ldr	r7, [sp, #12]
 800aae4:	4b98      	ldr	r3, [pc, #608]	@ (800ad48 <_dtoa_r+0x2d0>)
 800aae6:	bfbc      	itt	lt
 800aae8:	2201      	movlt	r2, #1
 800aaea:	6032      	strlt	r2, [r6, #0]
 800aaec:	43bb      	bics	r3, r7
 800aaee:	d112      	bne.n	800ab16 <_dtoa_r+0x9e>
 800aaf0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aaf2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aaf6:	6013      	str	r3, [r2, #0]
 800aaf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aafc:	4323      	orrs	r3, r4
 800aafe:	f000 854d 	beq.w	800b59c <_dtoa_r+0xb24>
 800ab02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ab04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ad5c <_dtoa_r+0x2e4>
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	f000 854f 	beq.w	800b5ac <_dtoa_r+0xb34>
 800ab0e:	f10a 0303 	add.w	r3, sl, #3
 800ab12:	f000 bd49 	b.w	800b5a8 <_dtoa_r+0xb30>
 800ab16:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	ec51 0b17 	vmov	r0, r1, d7
 800ab20:	2300      	movs	r3, #0
 800ab22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ab26:	f7f5 ffcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab2a:	4680      	mov	r8, r0
 800ab2c:	b158      	cbz	r0, 800ab46 <_dtoa_r+0xce>
 800ab2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ab30:	2301      	movs	r3, #1
 800ab32:	6013      	str	r3, [r2, #0]
 800ab34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ab36:	b113      	cbz	r3, 800ab3e <_dtoa_r+0xc6>
 800ab38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ab3a:	4b84      	ldr	r3, [pc, #528]	@ (800ad4c <_dtoa_r+0x2d4>)
 800ab3c:	6013      	str	r3, [r2, #0]
 800ab3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ad60 <_dtoa_r+0x2e8>
 800ab42:	f000 bd33 	b.w	800b5ac <_dtoa_r+0xb34>
 800ab46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ab4a:	aa16      	add	r2, sp, #88	@ 0x58
 800ab4c:	a917      	add	r1, sp, #92	@ 0x5c
 800ab4e:	4658      	mov	r0, fp
 800ab50:	f001 f980 	bl	800be54 <__d2b>
 800ab54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ab58:	4681      	mov	r9, r0
 800ab5a:	2e00      	cmp	r6, #0
 800ab5c:	d077      	beq.n	800ac4e <_dtoa_r+0x1d6>
 800ab5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ab64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ab70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ab74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ab78:	4619      	mov	r1, r3
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	4b74      	ldr	r3, [pc, #464]	@ (800ad50 <_dtoa_r+0x2d8>)
 800ab7e:	f7f5 fb83 	bl	8000288 <__aeabi_dsub>
 800ab82:	a369      	add	r3, pc, #420	@ (adr r3, 800ad28 <_dtoa_r+0x2b0>)
 800ab84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab88:	f7f5 fd36 	bl	80005f8 <__aeabi_dmul>
 800ab8c:	a368      	add	r3, pc, #416	@ (adr r3, 800ad30 <_dtoa_r+0x2b8>)
 800ab8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab92:	f7f5 fb7b 	bl	800028c <__adddf3>
 800ab96:	4604      	mov	r4, r0
 800ab98:	4630      	mov	r0, r6
 800ab9a:	460d      	mov	r5, r1
 800ab9c:	f7f5 fcc2 	bl	8000524 <__aeabi_i2d>
 800aba0:	a365      	add	r3, pc, #404	@ (adr r3, 800ad38 <_dtoa_r+0x2c0>)
 800aba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba6:	f7f5 fd27 	bl	80005f8 <__aeabi_dmul>
 800abaa:	4602      	mov	r2, r0
 800abac:	460b      	mov	r3, r1
 800abae:	4620      	mov	r0, r4
 800abb0:	4629      	mov	r1, r5
 800abb2:	f7f5 fb6b 	bl	800028c <__adddf3>
 800abb6:	4604      	mov	r4, r0
 800abb8:	460d      	mov	r5, r1
 800abba:	f7f5 ffcd 	bl	8000b58 <__aeabi_d2iz>
 800abbe:	2200      	movs	r2, #0
 800abc0:	4607      	mov	r7, r0
 800abc2:	2300      	movs	r3, #0
 800abc4:	4620      	mov	r0, r4
 800abc6:	4629      	mov	r1, r5
 800abc8:	f7f5 ff88 	bl	8000adc <__aeabi_dcmplt>
 800abcc:	b140      	cbz	r0, 800abe0 <_dtoa_r+0x168>
 800abce:	4638      	mov	r0, r7
 800abd0:	f7f5 fca8 	bl	8000524 <__aeabi_i2d>
 800abd4:	4622      	mov	r2, r4
 800abd6:	462b      	mov	r3, r5
 800abd8:	f7f5 ff76 	bl	8000ac8 <__aeabi_dcmpeq>
 800abdc:	b900      	cbnz	r0, 800abe0 <_dtoa_r+0x168>
 800abde:	3f01      	subs	r7, #1
 800abe0:	2f16      	cmp	r7, #22
 800abe2:	d851      	bhi.n	800ac88 <_dtoa_r+0x210>
 800abe4:	4b5b      	ldr	r3, [pc, #364]	@ (800ad54 <_dtoa_r+0x2dc>)
 800abe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800abea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800abf2:	f7f5 ff73 	bl	8000adc <__aeabi_dcmplt>
 800abf6:	2800      	cmp	r0, #0
 800abf8:	d048      	beq.n	800ac8c <_dtoa_r+0x214>
 800abfa:	3f01      	subs	r7, #1
 800abfc:	2300      	movs	r3, #0
 800abfe:	9312      	str	r3, [sp, #72]	@ 0x48
 800ac00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ac02:	1b9b      	subs	r3, r3, r6
 800ac04:	1e5a      	subs	r2, r3, #1
 800ac06:	bf44      	itt	mi
 800ac08:	f1c3 0801 	rsbmi	r8, r3, #1
 800ac0c:	2300      	movmi	r3, #0
 800ac0e:	9208      	str	r2, [sp, #32]
 800ac10:	bf54      	ite	pl
 800ac12:	f04f 0800 	movpl.w	r8, #0
 800ac16:	9308      	strmi	r3, [sp, #32]
 800ac18:	2f00      	cmp	r7, #0
 800ac1a:	db39      	blt.n	800ac90 <_dtoa_r+0x218>
 800ac1c:	9b08      	ldr	r3, [sp, #32]
 800ac1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ac20:	443b      	add	r3, r7
 800ac22:	9308      	str	r3, [sp, #32]
 800ac24:	2300      	movs	r3, #0
 800ac26:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac2a:	2b09      	cmp	r3, #9
 800ac2c:	d864      	bhi.n	800acf8 <_dtoa_r+0x280>
 800ac2e:	2b05      	cmp	r3, #5
 800ac30:	bfc4      	itt	gt
 800ac32:	3b04      	subgt	r3, #4
 800ac34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ac36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac38:	f1a3 0302 	sub.w	r3, r3, #2
 800ac3c:	bfcc      	ite	gt
 800ac3e:	2400      	movgt	r4, #0
 800ac40:	2401      	movle	r4, #1
 800ac42:	2b03      	cmp	r3, #3
 800ac44:	d863      	bhi.n	800ad0e <_dtoa_r+0x296>
 800ac46:	e8df f003 	tbb	[pc, r3]
 800ac4a:	372a      	.short	0x372a
 800ac4c:	5535      	.short	0x5535
 800ac4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ac52:	441e      	add	r6, r3
 800ac54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ac58:	2b20      	cmp	r3, #32
 800ac5a:	bfc1      	itttt	gt
 800ac5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ac60:	409f      	lslgt	r7, r3
 800ac62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ac66:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ac6a:	bfd6      	itet	le
 800ac6c:	f1c3 0320 	rsble	r3, r3, #32
 800ac70:	ea47 0003 	orrgt.w	r0, r7, r3
 800ac74:	fa04 f003 	lslle.w	r0, r4, r3
 800ac78:	f7f5 fc44 	bl	8000504 <__aeabi_ui2d>
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ac82:	3e01      	subs	r6, #1
 800ac84:	9214      	str	r2, [sp, #80]	@ 0x50
 800ac86:	e777      	b.n	800ab78 <_dtoa_r+0x100>
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e7b8      	b.n	800abfe <_dtoa_r+0x186>
 800ac8c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ac8e:	e7b7      	b.n	800ac00 <_dtoa_r+0x188>
 800ac90:	427b      	negs	r3, r7
 800ac92:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac94:	2300      	movs	r3, #0
 800ac96:	eba8 0807 	sub.w	r8, r8, r7
 800ac9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac9c:	e7c4      	b.n	800ac28 <_dtoa_r+0x1b0>
 800ac9e:	2300      	movs	r3, #0
 800aca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aca2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	dc35      	bgt.n	800ad14 <_dtoa_r+0x29c>
 800aca8:	2301      	movs	r3, #1
 800acaa:	9300      	str	r3, [sp, #0]
 800acac:	9307      	str	r3, [sp, #28]
 800acae:	461a      	mov	r2, r3
 800acb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800acb2:	e00b      	b.n	800accc <_dtoa_r+0x254>
 800acb4:	2301      	movs	r3, #1
 800acb6:	e7f3      	b.n	800aca0 <_dtoa_r+0x228>
 800acb8:	2300      	movs	r3, #0
 800acba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800acbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800acbe:	18fb      	adds	r3, r7, r3
 800acc0:	9300      	str	r3, [sp, #0]
 800acc2:	3301      	adds	r3, #1
 800acc4:	2b01      	cmp	r3, #1
 800acc6:	9307      	str	r3, [sp, #28]
 800acc8:	bfb8      	it	lt
 800acca:	2301      	movlt	r3, #1
 800accc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800acd0:	2100      	movs	r1, #0
 800acd2:	2204      	movs	r2, #4
 800acd4:	f102 0514 	add.w	r5, r2, #20
 800acd8:	429d      	cmp	r5, r3
 800acda:	d91f      	bls.n	800ad1c <_dtoa_r+0x2a4>
 800acdc:	6041      	str	r1, [r0, #4]
 800acde:	4658      	mov	r0, fp
 800ace0:	f000 fd8e 	bl	800b800 <_Balloc>
 800ace4:	4682      	mov	sl, r0
 800ace6:	2800      	cmp	r0, #0
 800ace8:	d13c      	bne.n	800ad64 <_dtoa_r+0x2ec>
 800acea:	4b1b      	ldr	r3, [pc, #108]	@ (800ad58 <_dtoa_r+0x2e0>)
 800acec:	4602      	mov	r2, r0
 800acee:	f240 11af 	movw	r1, #431	@ 0x1af
 800acf2:	e6d8      	b.n	800aaa6 <_dtoa_r+0x2e>
 800acf4:	2301      	movs	r3, #1
 800acf6:	e7e0      	b.n	800acba <_dtoa_r+0x242>
 800acf8:	2401      	movs	r4, #1
 800acfa:	2300      	movs	r3, #0
 800acfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800acfe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ad00:	f04f 33ff 	mov.w	r3, #4294967295
 800ad04:	9300      	str	r3, [sp, #0]
 800ad06:	9307      	str	r3, [sp, #28]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	2312      	movs	r3, #18
 800ad0c:	e7d0      	b.n	800acb0 <_dtoa_r+0x238>
 800ad0e:	2301      	movs	r3, #1
 800ad10:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad12:	e7f5      	b.n	800ad00 <_dtoa_r+0x288>
 800ad14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	9307      	str	r3, [sp, #28]
 800ad1a:	e7d7      	b.n	800accc <_dtoa_r+0x254>
 800ad1c:	3101      	adds	r1, #1
 800ad1e:	0052      	lsls	r2, r2, #1
 800ad20:	e7d8      	b.n	800acd4 <_dtoa_r+0x25c>
 800ad22:	bf00      	nop
 800ad24:	f3af 8000 	nop.w
 800ad28:	636f4361 	.word	0x636f4361
 800ad2c:	3fd287a7 	.word	0x3fd287a7
 800ad30:	8b60c8b3 	.word	0x8b60c8b3
 800ad34:	3fc68a28 	.word	0x3fc68a28
 800ad38:	509f79fb 	.word	0x509f79fb
 800ad3c:	3fd34413 	.word	0x3fd34413
 800ad40:	0800ce09 	.word	0x0800ce09
 800ad44:	0800ce20 	.word	0x0800ce20
 800ad48:	7ff00000 	.word	0x7ff00000
 800ad4c:	0800cdd9 	.word	0x0800cdd9
 800ad50:	3ff80000 	.word	0x3ff80000
 800ad54:	0800cf18 	.word	0x0800cf18
 800ad58:	0800ce78 	.word	0x0800ce78
 800ad5c:	0800ce05 	.word	0x0800ce05
 800ad60:	0800cdd8 	.word	0x0800cdd8
 800ad64:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ad68:	6018      	str	r0, [r3, #0]
 800ad6a:	9b07      	ldr	r3, [sp, #28]
 800ad6c:	2b0e      	cmp	r3, #14
 800ad6e:	f200 80a4 	bhi.w	800aeba <_dtoa_r+0x442>
 800ad72:	2c00      	cmp	r4, #0
 800ad74:	f000 80a1 	beq.w	800aeba <_dtoa_r+0x442>
 800ad78:	2f00      	cmp	r7, #0
 800ad7a:	dd33      	ble.n	800ade4 <_dtoa_r+0x36c>
 800ad7c:	4bad      	ldr	r3, [pc, #692]	@ (800b034 <_dtoa_r+0x5bc>)
 800ad7e:	f007 020f 	and.w	r2, r7, #15
 800ad82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad86:	ed93 7b00 	vldr	d7, [r3]
 800ad8a:	05f8      	lsls	r0, r7, #23
 800ad8c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ad90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ad94:	d516      	bpl.n	800adc4 <_dtoa_r+0x34c>
 800ad96:	4ba8      	ldr	r3, [pc, #672]	@ (800b038 <_dtoa_r+0x5c0>)
 800ad98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ada0:	f7f5 fd54 	bl	800084c <__aeabi_ddiv>
 800ada4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ada8:	f004 040f 	and.w	r4, r4, #15
 800adac:	2603      	movs	r6, #3
 800adae:	4da2      	ldr	r5, [pc, #648]	@ (800b038 <_dtoa_r+0x5c0>)
 800adb0:	b954      	cbnz	r4, 800adc8 <_dtoa_r+0x350>
 800adb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adba:	f7f5 fd47 	bl	800084c <__aeabi_ddiv>
 800adbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adc2:	e028      	b.n	800ae16 <_dtoa_r+0x39e>
 800adc4:	2602      	movs	r6, #2
 800adc6:	e7f2      	b.n	800adae <_dtoa_r+0x336>
 800adc8:	07e1      	lsls	r1, r4, #31
 800adca:	d508      	bpl.n	800adde <_dtoa_r+0x366>
 800adcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800add0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800add4:	f7f5 fc10 	bl	80005f8 <__aeabi_dmul>
 800add8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800addc:	3601      	adds	r6, #1
 800adde:	1064      	asrs	r4, r4, #1
 800ade0:	3508      	adds	r5, #8
 800ade2:	e7e5      	b.n	800adb0 <_dtoa_r+0x338>
 800ade4:	f000 80d2 	beq.w	800af8c <_dtoa_r+0x514>
 800ade8:	427c      	negs	r4, r7
 800adea:	4b92      	ldr	r3, [pc, #584]	@ (800b034 <_dtoa_r+0x5bc>)
 800adec:	4d92      	ldr	r5, [pc, #584]	@ (800b038 <_dtoa_r+0x5c0>)
 800adee:	f004 020f 	and.w	r2, r4, #15
 800adf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800adf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800adfe:	f7f5 fbfb 	bl	80005f8 <__aeabi_dmul>
 800ae02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ae06:	1124      	asrs	r4, r4, #4
 800ae08:	2300      	movs	r3, #0
 800ae0a:	2602      	movs	r6, #2
 800ae0c:	2c00      	cmp	r4, #0
 800ae0e:	f040 80b2 	bne.w	800af76 <_dtoa_r+0x4fe>
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d1d3      	bne.n	800adbe <_dtoa_r+0x346>
 800ae16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ae18:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	f000 80b7 	beq.w	800af90 <_dtoa_r+0x518>
 800ae22:	4b86      	ldr	r3, [pc, #536]	@ (800b03c <_dtoa_r+0x5c4>)
 800ae24:	2200      	movs	r2, #0
 800ae26:	4620      	mov	r0, r4
 800ae28:	4629      	mov	r1, r5
 800ae2a:	f7f5 fe57 	bl	8000adc <__aeabi_dcmplt>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	f000 80ae 	beq.w	800af90 <_dtoa_r+0x518>
 800ae34:	9b07      	ldr	r3, [sp, #28]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	f000 80aa 	beq.w	800af90 <_dtoa_r+0x518>
 800ae3c:	9b00      	ldr	r3, [sp, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	dd37      	ble.n	800aeb2 <_dtoa_r+0x43a>
 800ae42:	1e7b      	subs	r3, r7, #1
 800ae44:	9304      	str	r3, [sp, #16]
 800ae46:	4620      	mov	r0, r4
 800ae48:	4b7d      	ldr	r3, [pc, #500]	@ (800b040 <_dtoa_r+0x5c8>)
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	4629      	mov	r1, r5
 800ae4e:	f7f5 fbd3 	bl	80005f8 <__aeabi_dmul>
 800ae52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ae56:	9c00      	ldr	r4, [sp, #0]
 800ae58:	3601      	adds	r6, #1
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	f7f5 fb62 	bl	8000524 <__aeabi_i2d>
 800ae60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ae64:	f7f5 fbc8 	bl	80005f8 <__aeabi_dmul>
 800ae68:	4b76      	ldr	r3, [pc, #472]	@ (800b044 <_dtoa_r+0x5cc>)
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	f7f5 fa0e 	bl	800028c <__adddf3>
 800ae70:	4605      	mov	r5, r0
 800ae72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ae76:	2c00      	cmp	r4, #0
 800ae78:	f040 808d 	bne.w	800af96 <_dtoa_r+0x51e>
 800ae7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae80:	4b71      	ldr	r3, [pc, #452]	@ (800b048 <_dtoa_r+0x5d0>)
 800ae82:	2200      	movs	r2, #0
 800ae84:	f7f5 fa00 	bl	8000288 <__aeabi_dsub>
 800ae88:	4602      	mov	r2, r0
 800ae8a:	460b      	mov	r3, r1
 800ae8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae90:	462a      	mov	r2, r5
 800ae92:	4633      	mov	r3, r6
 800ae94:	f7f5 fe40 	bl	8000b18 <__aeabi_dcmpgt>
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	f040 828b 	bne.w	800b3b4 <_dtoa_r+0x93c>
 800ae9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aea2:	462a      	mov	r2, r5
 800aea4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aea8:	f7f5 fe18 	bl	8000adc <__aeabi_dcmplt>
 800aeac:	2800      	cmp	r0, #0
 800aeae:	f040 8128 	bne.w	800b102 <_dtoa_r+0x68a>
 800aeb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800aeb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800aeba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	f2c0 815a 	blt.w	800b176 <_dtoa_r+0x6fe>
 800aec2:	2f0e      	cmp	r7, #14
 800aec4:	f300 8157 	bgt.w	800b176 <_dtoa_r+0x6fe>
 800aec8:	4b5a      	ldr	r3, [pc, #360]	@ (800b034 <_dtoa_r+0x5bc>)
 800aeca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aece:	ed93 7b00 	vldr	d7, [r3]
 800aed2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	ed8d 7b00 	vstr	d7, [sp]
 800aeda:	da03      	bge.n	800aee4 <_dtoa_r+0x46c>
 800aedc:	9b07      	ldr	r3, [sp, #28]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	f340 8101 	ble.w	800b0e6 <_dtoa_r+0x66e>
 800aee4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aee8:	4656      	mov	r6, sl
 800aeea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aeee:	4620      	mov	r0, r4
 800aef0:	4629      	mov	r1, r5
 800aef2:	f7f5 fcab 	bl	800084c <__aeabi_ddiv>
 800aef6:	f7f5 fe2f 	bl	8000b58 <__aeabi_d2iz>
 800aefa:	4680      	mov	r8, r0
 800aefc:	f7f5 fb12 	bl	8000524 <__aeabi_i2d>
 800af00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af04:	f7f5 fb78 	bl	80005f8 <__aeabi_dmul>
 800af08:	4602      	mov	r2, r0
 800af0a:	460b      	mov	r3, r1
 800af0c:	4620      	mov	r0, r4
 800af0e:	4629      	mov	r1, r5
 800af10:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800af14:	f7f5 f9b8 	bl	8000288 <__aeabi_dsub>
 800af18:	f806 4b01 	strb.w	r4, [r6], #1
 800af1c:	9d07      	ldr	r5, [sp, #28]
 800af1e:	eba6 040a 	sub.w	r4, r6, sl
 800af22:	42a5      	cmp	r5, r4
 800af24:	4602      	mov	r2, r0
 800af26:	460b      	mov	r3, r1
 800af28:	f040 8117 	bne.w	800b15a <_dtoa_r+0x6e2>
 800af2c:	f7f5 f9ae 	bl	800028c <__adddf3>
 800af30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af34:	4604      	mov	r4, r0
 800af36:	460d      	mov	r5, r1
 800af38:	f7f5 fdee 	bl	8000b18 <__aeabi_dcmpgt>
 800af3c:	2800      	cmp	r0, #0
 800af3e:	f040 80f9 	bne.w	800b134 <_dtoa_r+0x6bc>
 800af42:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af46:	4620      	mov	r0, r4
 800af48:	4629      	mov	r1, r5
 800af4a:	f7f5 fdbd 	bl	8000ac8 <__aeabi_dcmpeq>
 800af4e:	b118      	cbz	r0, 800af58 <_dtoa_r+0x4e0>
 800af50:	f018 0f01 	tst.w	r8, #1
 800af54:	f040 80ee 	bne.w	800b134 <_dtoa_r+0x6bc>
 800af58:	4649      	mov	r1, r9
 800af5a:	4658      	mov	r0, fp
 800af5c:	f000 fc90 	bl	800b880 <_Bfree>
 800af60:	2300      	movs	r3, #0
 800af62:	7033      	strb	r3, [r6, #0]
 800af64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800af66:	3701      	adds	r7, #1
 800af68:	601f      	str	r7, [r3, #0]
 800af6a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	f000 831d 	beq.w	800b5ac <_dtoa_r+0xb34>
 800af72:	601e      	str	r6, [r3, #0]
 800af74:	e31a      	b.n	800b5ac <_dtoa_r+0xb34>
 800af76:	07e2      	lsls	r2, r4, #31
 800af78:	d505      	bpl.n	800af86 <_dtoa_r+0x50e>
 800af7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800af7e:	f7f5 fb3b 	bl	80005f8 <__aeabi_dmul>
 800af82:	3601      	adds	r6, #1
 800af84:	2301      	movs	r3, #1
 800af86:	1064      	asrs	r4, r4, #1
 800af88:	3508      	adds	r5, #8
 800af8a:	e73f      	b.n	800ae0c <_dtoa_r+0x394>
 800af8c:	2602      	movs	r6, #2
 800af8e:	e742      	b.n	800ae16 <_dtoa_r+0x39e>
 800af90:	9c07      	ldr	r4, [sp, #28]
 800af92:	9704      	str	r7, [sp, #16]
 800af94:	e761      	b.n	800ae5a <_dtoa_r+0x3e2>
 800af96:	4b27      	ldr	r3, [pc, #156]	@ (800b034 <_dtoa_r+0x5bc>)
 800af98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800af9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800afa2:	4454      	add	r4, sl
 800afa4:	2900      	cmp	r1, #0
 800afa6:	d053      	beq.n	800b050 <_dtoa_r+0x5d8>
 800afa8:	4928      	ldr	r1, [pc, #160]	@ (800b04c <_dtoa_r+0x5d4>)
 800afaa:	2000      	movs	r0, #0
 800afac:	f7f5 fc4e 	bl	800084c <__aeabi_ddiv>
 800afb0:	4633      	mov	r3, r6
 800afb2:	462a      	mov	r2, r5
 800afb4:	f7f5 f968 	bl	8000288 <__aeabi_dsub>
 800afb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800afbc:	4656      	mov	r6, sl
 800afbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afc2:	f7f5 fdc9 	bl	8000b58 <__aeabi_d2iz>
 800afc6:	4605      	mov	r5, r0
 800afc8:	f7f5 faac 	bl	8000524 <__aeabi_i2d>
 800afcc:	4602      	mov	r2, r0
 800afce:	460b      	mov	r3, r1
 800afd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afd4:	f7f5 f958 	bl	8000288 <__aeabi_dsub>
 800afd8:	3530      	adds	r5, #48	@ 0x30
 800afda:	4602      	mov	r2, r0
 800afdc:	460b      	mov	r3, r1
 800afde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800afe2:	f806 5b01 	strb.w	r5, [r6], #1
 800afe6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800afea:	f7f5 fd77 	bl	8000adc <__aeabi_dcmplt>
 800afee:	2800      	cmp	r0, #0
 800aff0:	d171      	bne.n	800b0d6 <_dtoa_r+0x65e>
 800aff2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aff6:	4911      	ldr	r1, [pc, #68]	@ (800b03c <_dtoa_r+0x5c4>)
 800aff8:	2000      	movs	r0, #0
 800affa:	f7f5 f945 	bl	8000288 <__aeabi_dsub>
 800affe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b002:	f7f5 fd6b 	bl	8000adc <__aeabi_dcmplt>
 800b006:	2800      	cmp	r0, #0
 800b008:	f040 8095 	bne.w	800b136 <_dtoa_r+0x6be>
 800b00c:	42a6      	cmp	r6, r4
 800b00e:	f43f af50 	beq.w	800aeb2 <_dtoa_r+0x43a>
 800b012:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b016:	4b0a      	ldr	r3, [pc, #40]	@ (800b040 <_dtoa_r+0x5c8>)
 800b018:	2200      	movs	r2, #0
 800b01a:	f7f5 faed 	bl	80005f8 <__aeabi_dmul>
 800b01e:	4b08      	ldr	r3, [pc, #32]	@ (800b040 <_dtoa_r+0x5c8>)
 800b020:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b024:	2200      	movs	r2, #0
 800b026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b02a:	f7f5 fae5 	bl	80005f8 <__aeabi_dmul>
 800b02e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b032:	e7c4      	b.n	800afbe <_dtoa_r+0x546>
 800b034:	0800cf18 	.word	0x0800cf18
 800b038:	0800cef0 	.word	0x0800cef0
 800b03c:	3ff00000 	.word	0x3ff00000
 800b040:	40240000 	.word	0x40240000
 800b044:	401c0000 	.word	0x401c0000
 800b048:	40140000 	.word	0x40140000
 800b04c:	3fe00000 	.word	0x3fe00000
 800b050:	4631      	mov	r1, r6
 800b052:	4628      	mov	r0, r5
 800b054:	f7f5 fad0 	bl	80005f8 <__aeabi_dmul>
 800b058:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b05c:	9415      	str	r4, [sp, #84]	@ 0x54
 800b05e:	4656      	mov	r6, sl
 800b060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b064:	f7f5 fd78 	bl	8000b58 <__aeabi_d2iz>
 800b068:	4605      	mov	r5, r0
 800b06a:	f7f5 fa5b 	bl	8000524 <__aeabi_i2d>
 800b06e:	4602      	mov	r2, r0
 800b070:	460b      	mov	r3, r1
 800b072:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b076:	f7f5 f907 	bl	8000288 <__aeabi_dsub>
 800b07a:	3530      	adds	r5, #48	@ 0x30
 800b07c:	f806 5b01 	strb.w	r5, [r6], #1
 800b080:	4602      	mov	r2, r0
 800b082:	460b      	mov	r3, r1
 800b084:	42a6      	cmp	r6, r4
 800b086:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b08a:	f04f 0200 	mov.w	r2, #0
 800b08e:	d124      	bne.n	800b0da <_dtoa_r+0x662>
 800b090:	4bac      	ldr	r3, [pc, #688]	@ (800b344 <_dtoa_r+0x8cc>)
 800b092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b096:	f7f5 f8f9 	bl	800028c <__adddf3>
 800b09a:	4602      	mov	r2, r0
 800b09c:	460b      	mov	r3, r1
 800b09e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0a2:	f7f5 fd39 	bl	8000b18 <__aeabi_dcmpgt>
 800b0a6:	2800      	cmp	r0, #0
 800b0a8:	d145      	bne.n	800b136 <_dtoa_r+0x6be>
 800b0aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b0ae:	49a5      	ldr	r1, [pc, #660]	@ (800b344 <_dtoa_r+0x8cc>)
 800b0b0:	2000      	movs	r0, #0
 800b0b2:	f7f5 f8e9 	bl	8000288 <__aeabi_dsub>
 800b0b6:	4602      	mov	r2, r0
 800b0b8:	460b      	mov	r3, r1
 800b0ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0be:	f7f5 fd0d 	bl	8000adc <__aeabi_dcmplt>
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	f43f aef5 	beq.w	800aeb2 <_dtoa_r+0x43a>
 800b0c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b0ca:	1e73      	subs	r3, r6, #1
 800b0cc:	9315      	str	r3, [sp, #84]	@ 0x54
 800b0ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b0d2:	2b30      	cmp	r3, #48	@ 0x30
 800b0d4:	d0f8      	beq.n	800b0c8 <_dtoa_r+0x650>
 800b0d6:	9f04      	ldr	r7, [sp, #16]
 800b0d8:	e73e      	b.n	800af58 <_dtoa_r+0x4e0>
 800b0da:	4b9b      	ldr	r3, [pc, #620]	@ (800b348 <_dtoa_r+0x8d0>)
 800b0dc:	f7f5 fa8c 	bl	80005f8 <__aeabi_dmul>
 800b0e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b0e4:	e7bc      	b.n	800b060 <_dtoa_r+0x5e8>
 800b0e6:	d10c      	bne.n	800b102 <_dtoa_r+0x68a>
 800b0e8:	4b98      	ldr	r3, [pc, #608]	@ (800b34c <_dtoa_r+0x8d4>)
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0f0:	f7f5 fa82 	bl	80005f8 <__aeabi_dmul>
 800b0f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b0f8:	f7f5 fd04 	bl	8000b04 <__aeabi_dcmpge>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	f000 8157 	beq.w	800b3b0 <_dtoa_r+0x938>
 800b102:	2400      	movs	r4, #0
 800b104:	4625      	mov	r5, r4
 800b106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b108:	43db      	mvns	r3, r3
 800b10a:	9304      	str	r3, [sp, #16]
 800b10c:	4656      	mov	r6, sl
 800b10e:	2700      	movs	r7, #0
 800b110:	4621      	mov	r1, r4
 800b112:	4658      	mov	r0, fp
 800b114:	f000 fbb4 	bl	800b880 <_Bfree>
 800b118:	2d00      	cmp	r5, #0
 800b11a:	d0dc      	beq.n	800b0d6 <_dtoa_r+0x65e>
 800b11c:	b12f      	cbz	r7, 800b12a <_dtoa_r+0x6b2>
 800b11e:	42af      	cmp	r7, r5
 800b120:	d003      	beq.n	800b12a <_dtoa_r+0x6b2>
 800b122:	4639      	mov	r1, r7
 800b124:	4658      	mov	r0, fp
 800b126:	f000 fbab 	bl	800b880 <_Bfree>
 800b12a:	4629      	mov	r1, r5
 800b12c:	4658      	mov	r0, fp
 800b12e:	f000 fba7 	bl	800b880 <_Bfree>
 800b132:	e7d0      	b.n	800b0d6 <_dtoa_r+0x65e>
 800b134:	9704      	str	r7, [sp, #16]
 800b136:	4633      	mov	r3, r6
 800b138:	461e      	mov	r6, r3
 800b13a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b13e:	2a39      	cmp	r2, #57	@ 0x39
 800b140:	d107      	bne.n	800b152 <_dtoa_r+0x6da>
 800b142:	459a      	cmp	sl, r3
 800b144:	d1f8      	bne.n	800b138 <_dtoa_r+0x6c0>
 800b146:	9a04      	ldr	r2, [sp, #16]
 800b148:	3201      	adds	r2, #1
 800b14a:	9204      	str	r2, [sp, #16]
 800b14c:	2230      	movs	r2, #48	@ 0x30
 800b14e:	f88a 2000 	strb.w	r2, [sl]
 800b152:	781a      	ldrb	r2, [r3, #0]
 800b154:	3201      	adds	r2, #1
 800b156:	701a      	strb	r2, [r3, #0]
 800b158:	e7bd      	b.n	800b0d6 <_dtoa_r+0x65e>
 800b15a:	4b7b      	ldr	r3, [pc, #492]	@ (800b348 <_dtoa_r+0x8d0>)
 800b15c:	2200      	movs	r2, #0
 800b15e:	f7f5 fa4b 	bl	80005f8 <__aeabi_dmul>
 800b162:	2200      	movs	r2, #0
 800b164:	2300      	movs	r3, #0
 800b166:	4604      	mov	r4, r0
 800b168:	460d      	mov	r5, r1
 800b16a:	f7f5 fcad 	bl	8000ac8 <__aeabi_dcmpeq>
 800b16e:	2800      	cmp	r0, #0
 800b170:	f43f aebb 	beq.w	800aeea <_dtoa_r+0x472>
 800b174:	e6f0      	b.n	800af58 <_dtoa_r+0x4e0>
 800b176:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b178:	2a00      	cmp	r2, #0
 800b17a:	f000 80db 	beq.w	800b334 <_dtoa_r+0x8bc>
 800b17e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b180:	2a01      	cmp	r2, #1
 800b182:	f300 80bf 	bgt.w	800b304 <_dtoa_r+0x88c>
 800b186:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b188:	2a00      	cmp	r2, #0
 800b18a:	f000 80b7 	beq.w	800b2fc <_dtoa_r+0x884>
 800b18e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b192:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b194:	4646      	mov	r6, r8
 800b196:	9a08      	ldr	r2, [sp, #32]
 800b198:	2101      	movs	r1, #1
 800b19a:	441a      	add	r2, r3
 800b19c:	4658      	mov	r0, fp
 800b19e:	4498      	add	r8, r3
 800b1a0:	9208      	str	r2, [sp, #32]
 800b1a2:	f000 fc21 	bl	800b9e8 <__i2b>
 800b1a6:	4605      	mov	r5, r0
 800b1a8:	b15e      	cbz	r6, 800b1c2 <_dtoa_r+0x74a>
 800b1aa:	9b08      	ldr	r3, [sp, #32]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	dd08      	ble.n	800b1c2 <_dtoa_r+0x74a>
 800b1b0:	42b3      	cmp	r3, r6
 800b1b2:	9a08      	ldr	r2, [sp, #32]
 800b1b4:	bfa8      	it	ge
 800b1b6:	4633      	movge	r3, r6
 800b1b8:	eba8 0803 	sub.w	r8, r8, r3
 800b1bc:	1af6      	subs	r6, r6, r3
 800b1be:	1ad3      	subs	r3, r2, r3
 800b1c0:	9308      	str	r3, [sp, #32]
 800b1c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1c4:	b1f3      	cbz	r3, 800b204 <_dtoa_r+0x78c>
 800b1c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	f000 80b7 	beq.w	800b33c <_dtoa_r+0x8c4>
 800b1ce:	b18c      	cbz	r4, 800b1f4 <_dtoa_r+0x77c>
 800b1d0:	4629      	mov	r1, r5
 800b1d2:	4622      	mov	r2, r4
 800b1d4:	4658      	mov	r0, fp
 800b1d6:	f000 fcc7 	bl	800bb68 <__pow5mult>
 800b1da:	464a      	mov	r2, r9
 800b1dc:	4601      	mov	r1, r0
 800b1de:	4605      	mov	r5, r0
 800b1e0:	4658      	mov	r0, fp
 800b1e2:	f000 fc17 	bl	800ba14 <__multiply>
 800b1e6:	4649      	mov	r1, r9
 800b1e8:	9004      	str	r0, [sp, #16]
 800b1ea:	4658      	mov	r0, fp
 800b1ec:	f000 fb48 	bl	800b880 <_Bfree>
 800b1f0:	9b04      	ldr	r3, [sp, #16]
 800b1f2:	4699      	mov	r9, r3
 800b1f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1f6:	1b1a      	subs	r2, r3, r4
 800b1f8:	d004      	beq.n	800b204 <_dtoa_r+0x78c>
 800b1fa:	4649      	mov	r1, r9
 800b1fc:	4658      	mov	r0, fp
 800b1fe:	f000 fcb3 	bl	800bb68 <__pow5mult>
 800b202:	4681      	mov	r9, r0
 800b204:	2101      	movs	r1, #1
 800b206:	4658      	mov	r0, fp
 800b208:	f000 fbee 	bl	800b9e8 <__i2b>
 800b20c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b20e:	4604      	mov	r4, r0
 800b210:	2b00      	cmp	r3, #0
 800b212:	f000 81cf 	beq.w	800b5b4 <_dtoa_r+0xb3c>
 800b216:	461a      	mov	r2, r3
 800b218:	4601      	mov	r1, r0
 800b21a:	4658      	mov	r0, fp
 800b21c:	f000 fca4 	bl	800bb68 <__pow5mult>
 800b220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b222:	2b01      	cmp	r3, #1
 800b224:	4604      	mov	r4, r0
 800b226:	f300 8095 	bgt.w	800b354 <_dtoa_r+0x8dc>
 800b22a:	9b02      	ldr	r3, [sp, #8]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	f040 8087 	bne.w	800b340 <_dtoa_r+0x8c8>
 800b232:	9b03      	ldr	r3, [sp, #12]
 800b234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b238:	2b00      	cmp	r3, #0
 800b23a:	f040 8089 	bne.w	800b350 <_dtoa_r+0x8d8>
 800b23e:	9b03      	ldr	r3, [sp, #12]
 800b240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b244:	0d1b      	lsrs	r3, r3, #20
 800b246:	051b      	lsls	r3, r3, #20
 800b248:	b12b      	cbz	r3, 800b256 <_dtoa_r+0x7de>
 800b24a:	9b08      	ldr	r3, [sp, #32]
 800b24c:	3301      	adds	r3, #1
 800b24e:	9308      	str	r3, [sp, #32]
 800b250:	f108 0801 	add.w	r8, r8, #1
 800b254:	2301      	movs	r3, #1
 800b256:	930a      	str	r3, [sp, #40]	@ 0x28
 800b258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	f000 81b0 	beq.w	800b5c0 <_dtoa_r+0xb48>
 800b260:	6923      	ldr	r3, [r4, #16]
 800b262:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b266:	6918      	ldr	r0, [r3, #16]
 800b268:	f000 fb72 	bl	800b950 <__hi0bits>
 800b26c:	f1c0 0020 	rsb	r0, r0, #32
 800b270:	9b08      	ldr	r3, [sp, #32]
 800b272:	4418      	add	r0, r3
 800b274:	f010 001f 	ands.w	r0, r0, #31
 800b278:	d077      	beq.n	800b36a <_dtoa_r+0x8f2>
 800b27a:	f1c0 0320 	rsb	r3, r0, #32
 800b27e:	2b04      	cmp	r3, #4
 800b280:	dd6b      	ble.n	800b35a <_dtoa_r+0x8e2>
 800b282:	9b08      	ldr	r3, [sp, #32]
 800b284:	f1c0 001c 	rsb	r0, r0, #28
 800b288:	4403      	add	r3, r0
 800b28a:	4480      	add	r8, r0
 800b28c:	4406      	add	r6, r0
 800b28e:	9308      	str	r3, [sp, #32]
 800b290:	f1b8 0f00 	cmp.w	r8, #0
 800b294:	dd05      	ble.n	800b2a2 <_dtoa_r+0x82a>
 800b296:	4649      	mov	r1, r9
 800b298:	4642      	mov	r2, r8
 800b29a:	4658      	mov	r0, fp
 800b29c:	f000 fcbe 	bl	800bc1c <__lshift>
 800b2a0:	4681      	mov	r9, r0
 800b2a2:	9b08      	ldr	r3, [sp, #32]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	dd05      	ble.n	800b2b4 <_dtoa_r+0x83c>
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	4658      	mov	r0, fp
 800b2ae:	f000 fcb5 	bl	800bc1c <__lshift>
 800b2b2:	4604      	mov	r4, r0
 800b2b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d059      	beq.n	800b36e <_dtoa_r+0x8f6>
 800b2ba:	4621      	mov	r1, r4
 800b2bc:	4648      	mov	r0, r9
 800b2be:	f000 fd19 	bl	800bcf4 <__mcmp>
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	da53      	bge.n	800b36e <_dtoa_r+0x8f6>
 800b2c6:	1e7b      	subs	r3, r7, #1
 800b2c8:	9304      	str	r3, [sp, #16]
 800b2ca:	4649      	mov	r1, r9
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	220a      	movs	r2, #10
 800b2d0:	4658      	mov	r0, fp
 800b2d2:	f000 faf7 	bl	800b8c4 <__multadd>
 800b2d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2d8:	4681      	mov	r9, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	f000 8172 	beq.w	800b5c4 <_dtoa_r+0xb4c>
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	4629      	mov	r1, r5
 800b2e4:	220a      	movs	r2, #10
 800b2e6:	4658      	mov	r0, fp
 800b2e8:	f000 faec 	bl	800b8c4 <__multadd>
 800b2ec:	9b00      	ldr	r3, [sp, #0]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	4605      	mov	r5, r0
 800b2f2:	dc67      	bgt.n	800b3c4 <_dtoa_r+0x94c>
 800b2f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2f6:	2b02      	cmp	r3, #2
 800b2f8:	dc41      	bgt.n	800b37e <_dtoa_r+0x906>
 800b2fa:	e063      	b.n	800b3c4 <_dtoa_r+0x94c>
 800b2fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b2fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b302:	e746      	b.n	800b192 <_dtoa_r+0x71a>
 800b304:	9b07      	ldr	r3, [sp, #28]
 800b306:	1e5c      	subs	r4, r3, #1
 800b308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b30a:	42a3      	cmp	r3, r4
 800b30c:	bfbf      	itttt	lt
 800b30e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b310:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b312:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b314:	1ae3      	sublt	r3, r4, r3
 800b316:	bfb4      	ite	lt
 800b318:	18d2      	addlt	r2, r2, r3
 800b31a:	1b1c      	subge	r4, r3, r4
 800b31c:	9b07      	ldr	r3, [sp, #28]
 800b31e:	bfbc      	itt	lt
 800b320:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b322:	2400      	movlt	r4, #0
 800b324:	2b00      	cmp	r3, #0
 800b326:	bfb5      	itete	lt
 800b328:	eba8 0603 	sublt.w	r6, r8, r3
 800b32c:	9b07      	ldrge	r3, [sp, #28]
 800b32e:	2300      	movlt	r3, #0
 800b330:	4646      	movge	r6, r8
 800b332:	e730      	b.n	800b196 <_dtoa_r+0x71e>
 800b334:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b336:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b338:	4646      	mov	r6, r8
 800b33a:	e735      	b.n	800b1a8 <_dtoa_r+0x730>
 800b33c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b33e:	e75c      	b.n	800b1fa <_dtoa_r+0x782>
 800b340:	2300      	movs	r3, #0
 800b342:	e788      	b.n	800b256 <_dtoa_r+0x7de>
 800b344:	3fe00000 	.word	0x3fe00000
 800b348:	40240000 	.word	0x40240000
 800b34c:	40140000 	.word	0x40140000
 800b350:	9b02      	ldr	r3, [sp, #8]
 800b352:	e780      	b.n	800b256 <_dtoa_r+0x7de>
 800b354:	2300      	movs	r3, #0
 800b356:	930a      	str	r3, [sp, #40]	@ 0x28
 800b358:	e782      	b.n	800b260 <_dtoa_r+0x7e8>
 800b35a:	d099      	beq.n	800b290 <_dtoa_r+0x818>
 800b35c:	9a08      	ldr	r2, [sp, #32]
 800b35e:	331c      	adds	r3, #28
 800b360:	441a      	add	r2, r3
 800b362:	4498      	add	r8, r3
 800b364:	441e      	add	r6, r3
 800b366:	9208      	str	r2, [sp, #32]
 800b368:	e792      	b.n	800b290 <_dtoa_r+0x818>
 800b36a:	4603      	mov	r3, r0
 800b36c:	e7f6      	b.n	800b35c <_dtoa_r+0x8e4>
 800b36e:	9b07      	ldr	r3, [sp, #28]
 800b370:	9704      	str	r7, [sp, #16]
 800b372:	2b00      	cmp	r3, #0
 800b374:	dc20      	bgt.n	800b3b8 <_dtoa_r+0x940>
 800b376:	9300      	str	r3, [sp, #0]
 800b378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b37a:	2b02      	cmp	r3, #2
 800b37c:	dd1e      	ble.n	800b3bc <_dtoa_r+0x944>
 800b37e:	9b00      	ldr	r3, [sp, #0]
 800b380:	2b00      	cmp	r3, #0
 800b382:	f47f aec0 	bne.w	800b106 <_dtoa_r+0x68e>
 800b386:	4621      	mov	r1, r4
 800b388:	2205      	movs	r2, #5
 800b38a:	4658      	mov	r0, fp
 800b38c:	f000 fa9a 	bl	800b8c4 <__multadd>
 800b390:	4601      	mov	r1, r0
 800b392:	4604      	mov	r4, r0
 800b394:	4648      	mov	r0, r9
 800b396:	f000 fcad 	bl	800bcf4 <__mcmp>
 800b39a:	2800      	cmp	r0, #0
 800b39c:	f77f aeb3 	ble.w	800b106 <_dtoa_r+0x68e>
 800b3a0:	4656      	mov	r6, sl
 800b3a2:	2331      	movs	r3, #49	@ 0x31
 800b3a4:	f806 3b01 	strb.w	r3, [r6], #1
 800b3a8:	9b04      	ldr	r3, [sp, #16]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	9304      	str	r3, [sp, #16]
 800b3ae:	e6ae      	b.n	800b10e <_dtoa_r+0x696>
 800b3b0:	9c07      	ldr	r4, [sp, #28]
 800b3b2:	9704      	str	r7, [sp, #16]
 800b3b4:	4625      	mov	r5, r4
 800b3b6:	e7f3      	b.n	800b3a0 <_dtoa_r+0x928>
 800b3b8:	9b07      	ldr	r3, [sp, #28]
 800b3ba:	9300      	str	r3, [sp, #0]
 800b3bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	f000 8104 	beq.w	800b5cc <_dtoa_r+0xb54>
 800b3c4:	2e00      	cmp	r6, #0
 800b3c6:	dd05      	ble.n	800b3d4 <_dtoa_r+0x95c>
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	4632      	mov	r2, r6
 800b3cc:	4658      	mov	r0, fp
 800b3ce:	f000 fc25 	bl	800bc1c <__lshift>
 800b3d2:	4605      	mov	r5, r0
 800b3d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d05a      	beq.n	800b490 <_dtoa_r+0xa18>
 800b3da:	6869      	ldr	r1, [r5, #4]
 800b3dc:	4658      	mov	r0, fp
 800b3de:	f000 fa0f 	bl	800b800 <_Balloc>
 800b3e2:	4606      	mov	r6, r0
 800b3e4:	b928      	cbnz	r0, 800b3f2 <_dtoa_r+0x97a>
 800b3e6:	4b84      	ldr	r3, [pc, #528]	@ (800b5f8 <_dtoa_r+0xb80>)
 800b3e8:	4602      	mov	r2, r0
 800b3ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b3ee:	f7ff bb5a 	b.w	800aaa6 <_dtoa_r+0x2e>
 800b3f2:	692a      	ldr	r2, [r5, #16]
 800b3f4:	3202      	adds	r2, #2
 800b3f6:	0092      	lsls	r2, r2, #2
 800b3f8:	f105 010c 	add.w	r1, r5, #12
 800b3fc:	300c      	adds	r0, #12
 800b3fe:	f000 ffaf 	bl	800c360 <memcpy>
 800b402:	2201      	movs	r2, #1
 800b404:	4631      	mov	r1, r6
 800b406:	4658      	mov	r0, fp
 800b408:	f000 fc08 	bl	800bc1c <__lshift>
 800b40c:	f10a 0301 	add.w	r3, sl, #1
 800b410:	9307      	str	r3, [sp, #28]
 800b412:	9b00      	ldr	r3, [sp, #0]
 800b414:	4453      	add	r3, sl
 800b416:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b418:	9b02      	ldr	r3, [sp, #8]
 800b41a:	f003 0301 	and.w	r3, r3, #1
 800b41e:	462f      	mov	r7, r5
 800b420:	930a      	str	r3, [sp, #40]	@ 0x28
 800b422:	4605      	mov	r5, r0
 800b424:	9b07      	ldr	r3, [sp, #28]
 800b426:	4621      	mov	r1, r4
 800b428:	3b01      	subs	r3, #1
 800b42a:	4648      	mov	r0, r9
 800b42c:	9300      	str	r3, [sp, #0]
 800b42e:	f7ff fa9a 	bl	800a966 <quorem>
 800b432:	4639      	mov	r1, r7
 800b434:	9002      	str	r0, [sp, #8]
 800b436:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b43a:	4648      	mov	r0, r9
 800b43c:	f000 fc5a 	bl	800bcf4 <__mcmp>
 800b440:	462a      	mov	r2, r5
 800b442:	9008      	str	r0, [sp, #32]
 800b444:	4621      	mov	r1, r4
 800b446:	4658      	mov	r0, fp
 800b448:	f000 fc70 	bl	800bd2c <__mdiff>
 800b44c:	68c2      	ldr	r2, [r0, #12]
 800b44e:	4606      	mov	r6, r0
 800b450:	bb02      	cbnz	r2, 800b494 <_dtoa_r+0xa1c>
 800b452:	4601      	mov	r1, r0
 800b454:	4648      	mov	r0, r9
 800b456:	f000 fc4d 	bl	800bcf4 <__mcmp>
 800b45a:	4602      	mov	r2, r0
 800b45c:	4631      	mov	r1, r6
 800b45e:	4658      	mov	r0, fp
 800b460:	920e      	str	r2, [sp, #56]	@ 0x38
 800b462:	f000 fa0d 	bl	800b880 <_Bfree>
 800b466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b468:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b46a:	9e07      	ldr	r6, [sp, #28]
 800b46c:	ea43 0102 	orr.w	r1, r3, r2
 800b470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b472:	4319      	orrs	r1, r3
 800b474:	d110      	bne.n	800b498 <_dtoa_r+0xa20>
 800b476:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b47a:	d029      	beq.n	800b4d0 <_dtoa_r+0xa58>
 800b47c:	9b08      	ldr	r3, [sp, #32]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	dd02      	ble.n	800b488 <_dtoa_r+0xa10>
 800b482:	9b02      	ldr	r3, [sp, #8]
 800b484:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b488:	9b00      	ldr	r3, [sp, #0]
 800b48a:	f883 8000 	strb.w	r8, [r3]
 800b48e:	e63f      	b.n	800b110 <_dtoa_r+0x698>
 800b490:	4628      	mov	r0, r5
 800b492:	e7bb      	b.n	800b40c <_dtoa_r+0x994>
 800b494:	2201      	movs	r2, #1
 800b496:	e7e1      	b.n	800b45c <_dtoa_r+0x9e4>
 800b498:	9b08      	ldr	r3, [sp, #32]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	db04      	blt.n	800b4a8 <_dtoa_r+0xa30>
 800b49e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b4a0:	430b      	orrs	r3, r1
 800b4a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b4a4:	430b      	orrs	r3, r1
 800b4a6:	d120      	bne.n	800b4ea <_dtoa_r+0xa72>
 800b4a8:	2a00      	cmp	r2, #0
 800b4aa:	dded      	ble.n	800b488 <_dtoa_r+0xa10>
 800b4ac:	4649      	mov	r1, r9
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	4658      	mov	r0, fp
 800b4b2:	f000 fbb3 	bl	800bc1c <__lshift>
 800b4b6:	4621      	mov	r1, r4
 800b4b8:	4681      	mov	r9, r0
 800b4ba:	f000 fc1b 	bl	800bcf4 <__mcmp>
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	dc03      	bgt.n	800b4ca <_dtoa_r+0xa52>
 800b4c2:	d1e1      	bne.n	800b488 <_dtoa_r+0xa10>
 800b4c4:	f018 0f01 	tst.w	r8, #1
 800b4c8:	d0de      	beq.n	800b488 <_dtoa_r+0xa10>
 800b4ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b4ce:	d1d8      	bne.n	800b482 <_dtoa_r+0xa0a>
 800b4d0:	9a00      	ldr	r2, [sp, #0]
 800b4d2:	2339      	movs	r3, #57	@ 0x39
 800b4d4:	7013      	strb	r3, [r2, #0]
 800b4d6:	4633      	mov	r3, r6
 800b4d8:	461e      	mov	r6, r3
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b4e0:	2a39      	cmp	r2, #57	@ 0x39
 800b4e2:	d052      	beq.n	800b58a <_dtoa_r+0xb12>
 800b4e4:	3201      	adds	r2, #1
 800b4e6:	701a      	strb	r2, [r3, #0]
 800b4e8:	e612      	b.n	800b110 <_dtoa_r+0x698>
 800b4ea:	2a00      	cmp	r2, #0
 800b4ec:	dd07      	ble.n	800b4fe <_dtoa_r+0xa86>
 800b4ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b4f2:	d0ed      	beq.n	800b4d0 <_dtoa_r+0xa58>
 800b4f4:	9a00      	ldr	r2, [sp, #0]
 800b4f6:	f108 0301 	add.w	r3, r8, #1
 800b4fa:	7013      	strb	r3, [r2, #0]
 800b4fc:	e608      	b.n	800b110 <_dtoa_r+0x698>
 800b4fe:	9b07      	ldr	r3, [sp, #28]
 800b500:	9a07      	ldr	r2, [sp, #28]
 800b502:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b508:	4293      	cmp	r3, r2
 800b50a:	d028      	beq.n	800b55e <_dtoa_r+0xae6>
 800b50c:	4649      	mov	r1, r9
 800b50e:	2300      	movs	r3, #0
 800b510:	220a      	movs	r2, #10
 800b512:	4658      	mov	r0, fp
 800b514:	f000 f9d6 	bl	800b8c4 <__multadd>
 800b518:	42af      	cmp	r7, r5
 800b51a:	4681      	mov	r9, r0
 800b51c:	f04f 0300 	mov.w	r3, #0
 800b520:	f04f 020a 	mov.w	r2, #10
 800b524:	4639      	mov	r1, r7
 800b526:	4658      	mov	r0, fp
 800b528:	d107      	bne.n	800b53a <_dtoa_r+0xac2>
 800b52a:	f000 f9cb 	bl	800b8c4 <__multadd>
 800b52e:	4607      	mov	r7, r0
 800b530:	4605      	mov	r5, r0
 800b532:	9b07      	ldr	r3, [sp, #28]
 800b534:	3301      	adds	r3, #1
 800b536:	9307      	str	r3, [sp, #28]
 800b538:	e774      	b.n	800b424 <_dtoa_r+0x9ac>
 800b53a:	f000 f9c3 	bl	800b8c4 <__multadd>
 800b53e:	4629      	mov	r1, r5
 800b540:	4607      	mov	r7, r0
 800b542:	2300      	movs	r3, #0
 800b544:	220a      	movs	r2, #10
 800b546:	4658      	mov	r0, fp
 800b548:	f000 f9bc 	bl	800b8c4 <__multadd>
 800b54c:	4605      	mov	r5, r0
 800b54e:	e7f0      	b.n	800b532 <_dtoa_r+0xaba>
 800b550:	9b00      	ldr	r3, [sp, #0]
 800b552:	2b00      	cmp	r3, #0
 800b554:	bfcc      	ite	gt
 800b556:	461e      	movgt	r6, r3
 800b558:	2601      	movle	r6, #1
 800b55a:	4456      	add	r6, sl
 800b55c:	2700      	movs	r7, #0
 800b55e:	4649      	mov	r1, r9
 800b560:	2201      	movs	r2, #1
 800b562:	4658      	mov	r0, fp
 800b564:	f000 fb5a 	bl	800bc1c <__lshift>
 800b568:	4621      	mov	r1, r4
 800b56a:	4681      	mov	r9, r0
 800b56c:	f000 fbc2 	bl	800bcf4 <__mcmp>
 800b570:	2800      	cmp	r0, #0
 800b572:	dcb0      	bgt.n	800b4d6 <_dtoa_r+0xa5e>
 800b574:	d102      	bne.n	800b57c <_dtoa_r+0xb04>
 800b576:	f018 0f01 	tst.w	r8, #1
 800b57a:	d1ac      	bne.n	800b4d6 <_dtoa_r+0xa5e>
 800b57c:	4633      	mov	r3, r6
 800b57e:	461e      	mov	r6, r3
 800b580:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b584:	2a30      	cmp	r2, #48	@ 0x30
 800b586:	d0fa      	beq.n	800b57e <_dtoa_r+0xb06>
 800b588:	e5c2      	b.n	800b110 <_dtoa_r+0x698>
 800b58a:	459a      	cmp	sl, r3
 800b58c:	d1a4      	bne.n	800b4d8 <_dtoa_r+0xa60>
 800b58e:	9b04      	ldr	r3, [sp, #16]
 800b590:	3301      	adds	r3, #1
 800b592:	9304      	str	r3, [sp, #16]
 800b594:	2331      	movs	r3, #49	@ 0x31
 800b596:	f88a 3000 	strb.w	r3, [sl]
 800b59a:	e5b9      	b.n	800b110 <_dtoa_r+0x698>
 800b59c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b59e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b5fc <_dtoa_r+0xb84>
 800b5a2:	b11b      	cbz	r3, 800b5ac <_dtoa_r+0xb34>
 800b5a4:	f10a 0308 	add.w	r3, sl, #8
 800b5a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b5aa:	6013      	str	r3, [r2, #0]
 800b5ac:	4650      	mov	r0, sl
 800b5ae:	b019      	add	sp, #100	@ 0x64
 800b5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	f77f ae37 	ble.w	800b22a <_dtoa_r+0x7b2>
 800b5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5be:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5c0:	2001      	movs	r0, #1
 800b5c2:	e655      	b.n	800b270 <_dtoa_r+0x7f8>
 800b5c4:	9b00      	ldr	r3, [sp, #0]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	f77f aed6 	ble.w	800b378 <_dtoa_r+0x900>
 800b5cc:	4656      	mov	r6, sl
 800b5ce:	4621      	mov	r1, r4
 800b5d0:	4648      	mov	r0, r9
 800b5d2:	f7ff f9c8 	bl	800a966 <quorem>
 800b5d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b5da:	f806 8b01 	strb.w	r8, [r6], #1
 800b5de:	9b00      	ldr	r3, [sp, #0]
 800b5e0:	eba6 020a 	sub.w	r2, r6, sl
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	ddb3      	ble.n	800b550 <_dtoa_r+0xad8>
 800b5e8:	4649      	mov	r1, r9
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	220a      	movs	r2, #10
 800b5ee:	4658      	mov	r0, fp
 800b5f0:	f000 f968 	bl	800b8c4 <__multadd>
 800b5f4:	4681      	mov	r9, r0
 800b5f6:	e7ea      	b.n	800b5ce <_dtoa_r+0xb56>
 800b5f8:	0800ce78 	.word	0x0800ce78
 800b5fc:	0800cdfc 	.word	0x0800cdfc

0800b600 <_free_r>:
 800b600:	b538      	push	{r3, r4, r5, lr}
 800b602:	4605      	mov	r5, r0
 800b604:	2900      	cmp	r1, #0
 800b606:	d041      	beq.n	800b68c <_free_r+0x8c>
 800b608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b60c:	1f0c      	subs	r4, r1, #4
 800b60e:	2b00      	cmp	r3, #0
 800b610:	bfb8      	it	lt
 800b612:	18e4      	addlt	r4, r4, r3
 800b614:	f000 f8e8 	bl	800b7e8 <__malloc_lock>
 800b618:	4a1d      	ldr	r2, [pc, #116]	@ (800b690 <_free_r+0x90>)
 800b61a:	6813      	ldr	r3, [r2, #0]
 800b61c:	b933      	cbnz	r3, 800b62c <_free_r+0x2c>
 800b61e:	6063      	str	r3, [r4, #4]
 800b620:	6014      	str	r4, [r2, #0]
 800b622:	4628      	mov	r0, r5
 800b624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b628:	f000 b8e4 	b.w	800b7f4 <__malloc_unlock>
 800b62c:	42a3      	cmp	r3, r4
 800b62e:	d908      	bls.n	800b642 <_free_r+0x42>
 800b630:	6820      	ldr	r0, [r4, #0]
 800b632:	1821      	adds	r1, r4, r0
 800b634:	428b      	cmp	r3, r1
 800b636:	bf01      	itttt	eq
 800b638:	6819      	ldreq	r1, [r3, #0]
 800b63a:	685b      	ldreq	r3, [r3, #4]
 800b63c:	1809      	addeq	r1, r1, r0
 800b63e:	6021      	streq	r1, [r4, #0]
 800b640:	e7ed      	b.n	800b61e <_free_r+0x1e>
 800b642:	461a      	mov	r2, r3
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	b10b      	cbz	r3, 800b64c <_free_r+0x4c>
 800b648:	42a3      	cmp	r3, r4
 800b64a:	d9fa      	bls.n	800b642 <_free_r+0x42>
 800b64c:	6811      	ldr	r1, [r2, #0]
 800b64e:	1850      	adds	r0, r2, r1
 800b650:	42a0      	cmp	r0, r4
 800b652:	d10b      	bne.n	800b66c <_free_r+0x6c>
 800b654:	6820      	ldr	r0, [r4, #0]
 800b656:	4401      	add	r1, r0
 800b658:	1850      	adds	r0, r2, r1
 800b65a:	4283      	cmp	r3, r0
 800b65c:	6011      	str	r1, [r2, #0]
 800b65e:	d1e0      	bne.n	800b622 <_free_r+0x22>
 800b660:	6818      	ldr	r0, [r3, #0]
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	6053      	str	r3, [r2, #4]
 800b666:	4408      	add	r0, r1
 800b668:	6010      	str	r0, [r2, #0]
 800b66a:	e7da      	b.n	800b622 <_free_r+0x22>
 800b66c:	d902      	bls.n	800b674 <_free_r+0x74>
 800b66e:	230c      	movs	r3, #12
 800b670:	602b      	str	r3, [r5, #0]
 800b672:	e7d6      	b.n	800b622 <_free_r+0x22>
 800b674:	6820      	ldr	r0, [r4, #0]
 800b676:	1821      	adds	r1, r4, r0
 800b678:	428b      	cmp	r3, r1
 800b67a:	bf04      	itt	eq
 800b67c:	6819      	ldreq	r1, [r3, #0]
 800b67e:	685b      	ldreq	r3, [r3, #4]
 800b680:	6063      	str	r3, [r4, #4]
 800b682:	bf04      	itt	eq
 800b684:	1809      	addeq	r1, r1, r0
 800b686:	6021      	streq	r1, [r4, #0]
 800b688:	6054      	str	r4, [r2, #4]
 800b68a:	e7ca      	b.n	800b622 <_free_r+0x22>
 800b68c:	bd38      	pop	{r3, r4, r5, pc}
 800b68e:	bf00      	nop
 800b690:	20002198 	.word	0x20002198

0800b694 <malloc>:
 800b694:	4b02      	ldr	r3, [pc, #8]	@ (800b6a0 <malloc+0xc>)
 800b696:	4601      	mov	r1, r0
 800b698:	6818      	ldr	r0, [r3, #0]
 800b69a:	f000 b825 	b.w	800b6e8 <_malloc_r>
 800b69e:	bf00      	nop
 800b6a0:	20000108 	.word	0x20000108

0800b6a4 <sbrk_aligned>:
 800b6a4:	b570      	push	{r4, r5, r6, lr}
 800b6a6:	4e0f      	ldr	r6, [pc, #60]	@ (800b6e4 <sbrk_aligned+0x40>)
 800b6a8:	460c      	mov	r4, r1
 800b6aa:	6831      	ldr	r1, [r6, #0]
 800b6ac:	4605      	mov	r5, r0
 800b6ae:	b911      	cbnz	r1, 800b6b6 <sbrk_aligned+0x12>
 800b6b0:	f000 fe46 	bl	800c340 <_sbrk_r>
 800b6b4:	6030      	str	r0, [r6, #0]
 800b6b6:	4621      	mov	r1, r4
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	f000 fe41 	bl	800c340 <_sbrk_r>
 800b6be:	1c43      	adds	r3, r0, #1
 800b6c0:	d103      	bne.n	800b6ca <sbrk_aligned+0x26>
 800b6c2:	f04f 34ff 	mov.w	r4, #4294967295
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	bd70      	pop	{r4, r5, r6, pc}
 800b6ca:	1cc4      	adds	r4, r0, #3
 800b6cc:	f024 0403 	bic.w	r4, r4, #3
 800b6d0:	42a0      	cmp	r0, r4
 800b6d2:	d0f8      	beq.n	800b6c6 <sbrk_aligned+0x22>
 800b6d4:	1a21      	subs	r1, r4, r0
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	f000 fe32 	bl	800c340 <_sbrk_r>
 800b6dc:	3001      	adds	r0, #1
 800b6de:	d1f2      	bne.n	800b6c6 <sbrk_aligned+0x22>
 800b6e0:	e7ef      	b.n	800b6c2 <sbrk_aligned+0x1e>
 800b6e2:	bf00      	nop
 800b6e4:	20002194 	.word	0x20002194

0800b6e8 <_malloc_r>:
 800b6e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6ec:	1ccd      	adds	r5, r1, #3
 800b6ee:	f025 0503 	bic.w	r5, r5, #3
 800b6f2:	3508      	adds	r5, #8
 800b6f4:	2d0c      	cmp	r5, #12
 800b6f6:	bf38      	it	cc
 800b6f8:	250c      	movcc	r5, #12
 800b6fa:	2d00      	cmp	r5, #0
 800b6fc:	4606      	mov	r6, r0
 800b6fe:	db01      	blt.n	800b704 <_malloc_r+0x1c>
 800b700:	42a9      	cmp	r1, r5
 800b702:	d904      	bls.n	800b70e <_malloc_r+0x26>
 800b704:	230c      	movs	r3, #12
 800b706:	6033      	str	r3, [r6, #0]
 800b708:	2000      	movs	r0, #0
 800b70a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b70e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b7e4 <_malloc_r+0xfc>
 800b712:	f000 f869 	bl	800b7e8 <__malloc_lock>
 800b716:	f8d8 3000 	ldr.w	r3, [r8]
 800b71a:	461c      	mov	r4, r3
 800b71c:	bb44      	cbnz	r4, 800b770 <_malloc_r+0x88>
 800b71e:	4629      	mov	r1, r5
 800b720:	4630      	mov	r0, r6
 800b722:	f7ff ffbf 	bl	800b6a4 <sbrk_aligned>
 800b726:	1c43      	adds	r3, r0, #1
 800b728:	4604      	mov	r4, r0
 800b72a:	d158      	bne.n	800b7de <_malloc_r+0xf6>
 800b72c:	f8d8 4000 	ldr.w	r4, [r8]
 800b730:	4627      	mov	r7, r4
 800b732:	2f00      	cmp	r7, #0
 800b734:	d143      	bne.n	800b7be <_malloc_r+0xd6>
 800b736:	2c00      	cmp	r4, #0
 800b738:	d04b      	beq.n	800b7d2 <_malloc_r+0xea>
 800b73a:	6823      	ldr	r3, [r4, #0]
 800b73c:	4639      	mov	r1, r7
 800b73e:	4630      	mov	r0, r6
 800b740:	eb04 0903 	add.w	r9, r4, r3
 800b744:	f000 fdfc 	bl	800c340 <_sbrk_r>
 800b748:	4581      	cmp	r9, r0
 800b74a:	d142      	bne.n	800b7d2 <_malloc_r+0xea>
 800b74c:	6821      	ldr	r1, [r4, #0]
 800b74e:	1a6d      	subs	r5, r5, r1
 800b750:	4629      	mov	r1, r5
 800b752:	4630      	mov	r0, r6
 800b754:	f7ff ffa6 	bl	800b6a4 <sbrk_aligned>
 800b758:	3001      	adds	r0, #1
 800b75a:	d03a      	beq.n	800b7d2 <_malloc_r+0xea>
 800b75c:	6823      	ldr	r3, [r4, #0]
 800b75e:	442b      	add	r3, r5
 800b760:	6023      	str	r3, [r4, #0]
 800b762:	f8d8 3000 	ldr.w	r3, [r8]
 800b766:	685a      	ldr	r2, [r3, #4]
 800b768:	bb62      	cbnz	r2, 800b7c4 <_malloc_r+0xdc>
 800b76a:	f8c8 7000 	str.w	r7, [r8]
 800b76e:	e00f      	b.n	800b790 <_malloc_r+0xa8>
 800b770:	6822      	ldr	r2, [r4, #0]
 800b772:	1b52      	subs	r2, r2, r5
 800b774:	d420      	bmi.n	800b7b8 <_malloc_r+0xd0>
 800b776:	2a0b      	cmp	r2, #11
 800b778:	d917      	bls.n	800b7aa <_malloc_r+0xc2>
 800b77a:	1961      	adds	r1, r4, r5
 800b77c:	42a3      	cmp	r3, r4
 800b77e:	6025      	str	r5, [r4, #0]
 800b780:	bf18      	it	ne
 800b782:	6059      	strne	r1, [r3, #4]
 800b784:	6863      	ldr	r3, [r4, #4]
 800b786:	bf08      	it	eq
 800b788:	f8c8 1000 	streq.w	r1, [r8]
 800b78c:	5162      	str	r2, [r4, r5]
 800b78e:	604b      	str	r3, [r1, #4]
 800b790:	4630      	mov	r0, r6
 800b792:	f000 f82f 	bl	800b7f4 <__malloc_unlock>
 800b796:	f104 000b 	add.w	r0, r4, #11
 800b79a:	1d23      	adds	r3, r4, #4
 800b79c:	f020 0007 	bic.w	r0, r0, #7
 800b7a0:	1ac2      	subs	r2, r0, r3
 800b7a2:	bf1c      	itt	ne
 800b7a4:	1a1b      	subne	r3, r3, r0
 800b7a6:	50a3      	strne	r3, [r4, r2]
 800b7a8:	e7af      	b.n	800b70a <_malloc_r+0x22>
 800b7aa:	6862      	ldr	r2, [r4, #4]
 800b7ac:	42a3      	cmp	r3, r4
 800b7ae:	bf0c      	ite	eq
 800b7b0:	f8c8 2000 	streq.w	r2, [r8]
 800b7b4:	605a      	strne	r2, [r3, #4]
 800b7b6:	e7eb      	b.n	800b790 <_malloc_r+0xa8>
 800b7b8:	4623      	mov	r3, r4
 800b7ba:	6864      	ldr	r4, [r4, #4]
 800b7bc:	e7ae      	b.n	800b71c <_malloc_r+0x34>
 800b7be:	463c      	mov	r4, r7
 800b7c0:	687f      	ldr	r7, [r7, #4]
 800b7c2:	e7b6      	b.n	800b732 <_malloc_r+0x4a>
 800b7c4:	461a      	mov	r2, r3
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	42a3      	cmp	r3, r4
 800b7ca:	d1fb      	bne.n	800b7c4 <_malloc_r+0xdc>
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	6053      	str	r3, [r2, #4]
 800b7d0:	e7de      	b.n	800b790 <_malloc_r+0xa8>
 800b7d2:	230c      	movs	r3, #12
 800b7d4:	6033      	str	r3, [r6, #0]
 800b7d6:	4630      	mov	r0, r6
 800b7d8:	f000 f80c 	bl	800b7f4 <__malloc_unlock>
 800b7dc:	e794      	b.n	800b708 <_malloc_r+0x20>
 800b7de:	6005      	str	r5, [r0, #0]
 800b7e0:	e7d6      	b.n	800b790 <_malloc_r+0xa8>
 800b7e2:	bf00      	nop
 800b7e4:	20002198 	.word	0x20002198

0800b7e8 <__malloc_lock>:
 800b7e8:	4801      	ldr	r0, [pc, #4]	@ (800b7f0 <__malloc_lock+0x8>)
 800b7ea:	f7ff b8ba 	b.w	800a962 <__retarget_lock_acquire_recursive>
 800b7ee:	bf00      	nop
 800b7f0:	20002190 	.word	0x20002190

0800b7f4 <__malloc_unlock>:
 800b7f4:	4801      	ldr	r0, [pc, #4]	@ (800b7fc <__malloc_unlock+0x8>)
 800b7f6:	f7ff b8b5 	b.w	800a964 <__retarget_lock_release_recursive>
 800b7fa:	bf00      	nop
 800b7fc:	20002190 	.word	0x20002190

0800b800 <_Balloc>:
 800b800:	b570      	push	{r4, r5, r6, lr}
 800b802:	69c6      	ldr	r6, [r0, #28]
 800b804:	4604      	mov	r4, r0
 800b806:	460d      	mov	r5, r1
 800b808:	b976      	cbnz	r6, 800b828 <_Balloc+0x28>
 800b80a:	2010      	movs	r0, #16
 800b80c:	f7ff ff42 	bl	800b694 <malloc>
 800b810:	4602      	mov	r2, r0
 800b812:	61e0      	str	r0, [r4, #28]
 800b814:	b920      	cbnz	r0, 800b820 <_Balloc+0x20>
 800b816:	4b18      	ldr	r3, [pc, #96]	@ (800b878 <_Balloc+0x78>)
 800b818:	4818      	ldr	r0, [pc, #96]	@ (800b87c <_Balloc+0x7c>)
 800b81a:	216b      	movs	r1, #107	@ 0x6b
 800b81c:	f000 fdae 	bl	800c37c <__assert_func>
 800b820:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b824:	6006      	str	r6, [r0, #0]
 800b826:	60c6      	str	r6, [r0, #12]
 800b828:	69e6      	ldr	r6, [r4, #28]
 800b82a:	68f3      	ldr	r3, [r6, #12]
 800b82c:	b183      	cbz	r3, 800b850 <_Balloc+0x50>
 800b82e:	69e3      	ldr	r3, [r4, #28]
 800b830:	68db      	ldr	r3, [r3, #12]
 800b832:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b836:	b9b8      	cbnz	r0, 800b868 <_Balloc+0x68>
 800b838:	2101      	movs	r1, #1
 800b83a:	fa01 f605 	lsl.w	r6, r1, r5
 800b83e:	1d72      	adds	r2, r6, #5
 800b840:	0092      	lsls	r2, r2, #2
 800b842:	4620      	mov	r0, r4
 800b844:	f000 fdb8 	bl	800c3b8 <_calloc_r>
 800b848:	b160      	cbz	r0, 800b864 <_Balloc+0x64>
 800b84a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b84e:	e00e      	b.n	800b86e <_Balloc+0x6e>
 800b850:	2221      	movs	r2, #33	@ 0x21
 800b852:	2104      	movs	r1, #4
 800b854:	4620      	mov	r0, r4
 800b856:	f000 fdaf 	bl	800c3b8 <_calloc_r>
 800b85a:	69e3      	ldr	r3, [r4, #28]
 800b85c:	60f0      	str	r0, [r6, #12]
 800b85e:	68db      	ldr	r3, [r3, #12]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d1e4      	bne.n	800b82e <_Balloc+0x2e>
 800b864:	2000      	movs	r0, #0
 800b866:	bd70      	pop	{r4, r5, r6, pc}
 800b868:	6802      	ldr	r2, [r0, #0]
 800b86a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b86e:	2300      	movs	r3, #0
 800b870:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b874:	e7f7      	b.n	800b866 <_Balloc+0x66>
 800b876:	bf00      	nop
 800b878:	0800ce09 	.word	0x0800ce09
 800b87c:	0800ce89 	.word	0x0800ce89

0800b880 <_Bfree>:
 800b880:	b570      	push	{r4, r5, r6, lr}
 800b882:	69c6      	ldr	r6, [r0, #28]
 800b884:	4605      	mov	r5, r0
 800b886:	460c      	mov	r4, r1
 800b888:	b976      	cbnz	r6, 800b8a8 <_Bfree+0x28>
 800b88a:	2010      	movs	r0, #16
 800b88c:	f7ff ff02 	bl	800b694 <malloc>
 800b890:	4602      	mov	r2, r0
 800b892:	61e8      	str	r0, [r5, #28]
 800b894:	b920      	cbnz	r0, 800b8a0 <_Bfree+0x20>
 800b896:	4b09      	ldr	r3, [pc, #36]	@ (800b8bc <_Bfree+0x3c>)
 800b898:	4809      	ldr	r0, [pc, #36]	@ (800b8c0 <_Bfree+0x40>)
 800b89a:	218f      	movs	r1, #143	@ 0x8f
 800b89c:	f000 fd6e 	bl	800c37c <__assert_func>
 800b8a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8a4:	6006      	str	r6, [r0, #0]
 800b8a6:	60c6      	str	r6, [r0, #12]
 800b8a8:	b13c      	cbz	r4, 800b8ba <_Bfree+0x3a>
 800b8aa:	69eb      	ldr	r3, [r5, #28]
 800b8ac:	6862      	ldr	r2, [r4, #4]
 800b8ae:	68db      	ldr	r3, [r3, #12]
 800b8b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b8b4:	6021      	str	r1, [r4, #0]
 800b8b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b8ba:	bd70      	pop	{r4, r5, r6, pc}
 800b8bc:	0800ce09 	.word	0x0800ce09
 800b8c0:	0800ce89 	.word	0x0800ce89

0800b8c4 <__multadd>:
 800b8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8c8:	690d      	ldr	r5, [r1, #16]
 800b8ca:	4607      	mov	r7, r0
 800b8cc:	460c      	mov	r4, r1
 800b8ce:	461e      	mov	r6, r3
 800b8d0:	f101 0c14 	add.w	ip, r1, #20
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	f8dc 3000 	ldr.w	r3, [ip]
 800b8da:	b299      	uxth	r1, r3
 800b8dc:	fb02 6101 	mla	r1, r2, r1, r6
 800b8e0:	0c1e      	lsrs	r6, r3, #16
 800b8e2:	0c0b      	lsrs	r3, r1, #16
 800b8e4:	fb02 3306 	mla	r3, r2, r6, r3
 800b8e8:	b289      	uxth	r1, r1
 800b8ea:	3001      	adds	r0, #1
 800b8ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b8f0:	4285      	cmp	r5, r0
 800b8f2:	f84c 1b04 	str.w	r1, [ip], #4
 800b8f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b8fa:	dcec      	bgt.n	800b8d6 <__multadd+0x12>
 800b8fc:	b30e      	cbz	r6, 800b942 <__multadd+0x7e>
 800b8fe:	68a3      	ldr	r3, [r4, #8]
 800b900:	42ab      	cmp	r3, r5
 800b902:	dc19      	bgt.n	800b938 <__multadd+0x74>
 800b904:	6861      	ldr	r1, [r4, #4]
 800b906:	4638      	mov	r0, r7
 800b908:	3101      	adds	r1, #1
 800b90a:	f7ff ff79 	bl	800b800 <_Balloc>
 800b90e:	4680      	mov	r8, r0
 800b910:	b928      	cbnz	r0, 800b91e <__multadd+0x5a>
 800b912:	4602      	mov	r2, r0
 800b914:	4b0c      	ldr	r3, [pc, #48]	@ (800b948 <__multadd+0x84>)
 800b916:	480d      	ldr	r0, [pc, #52]	@ (800b94c <__multadd+0x88>)
 800b918:	21ba      	movs	r1, #186	@ 0xba
 800b91a:	f000 fd2f 	bl	800c37c <__assert_func>
 800b91e:	6922      	ldr	r2, [r4, #16]
 800b920:	3202      	adds	r2, #2
 800b922:	f104 010c 	add.w	r1, r4, #12
 800b926:	0092      	lsls	r2, r2, #2
 800b928:	300c      	adds	r0, #12
 800b92a:	f000 fd19 	bl	800c360 <memcpy>
 800b92e:	4621      	mov	r1, r4
 800b930:	4638      	mov	r0, r7
 800b932:	f7ff ffa5 	bl	800b880 <_Bfree>
 800b936:	4644      	mov	r4, r8
 800b938:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b93c:	3501      	adds	r5, #1
 800b93e:	615e      	str	r6, [r3, #20]
 800b940:	6125      	str	r5, [r4, #16]
 800b942:	4620      	mov	r0, r4
 800b944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b948:	0800ce78 	.word	0x0800ce78
 800b94c:	0800ce89 	.word	0x0800ce89

0800b950 <__hi0bits>:
 800b950:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b954:	4603      	mov	r3, r0
 800b956:	bf36      	itet	cc
 800b958:	0403      	lslcc	r3, r0, #16
 800b95a:	2000      	movcs	r0, #0
 800b95c:	2010      	movcc	r0, #16
 800b95e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b962:	bf3c      	itt	cc
 800b964:	021b      	lslcc	r3, r3, #8
 800b966:	3008      	addcc	r0, #8
 800b968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b96c:	bf3c      	itt	cc
 800b96e:	011b      	lslcc	r3, r3, #4
 800b970:	3004      	addcc	r0, #4
 800b972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b976:	bf3c      	itt	cc
 800b978:	009b      	lslcc	r3, r3, #2
 800b97a:	3002      	addcc	r0, #2
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	db05      	blt.n	800b98c <__hi0bits+0x3c>
 800b980:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b984:	f100 0001 	add.w	r0, r0, #1
 800b988:	bf08      	it	eq
 800b98a:	2020      	moveq	r0, #32
 800b98c:	4770      	bx	lr

0800b98e <__lo0bits>:
 800b98e:	6803      	ldr	r3, [r0, #0]
 800b990:	4602      	mov	r2, r0
 800b992:	f013 0007 	ands.w	r0, r3, #7
 800b996:	d00b      	beq.n	800b9b0 <__lo0bits+0x22>
 800b998:	07d9      	lsls	r1, r3, #31
 800b99a:	d421      	bmi.n	800b9e0 <__lo0bits+0x52>
 800b99c:	0798      	lsls	r0, r3, #30
 800b99e:	bf49      	itett	mi
 800b9a0:	085b      	lsrmi	r3, r3, #1
 800b9a2:	089b      	lsrpl	r3, r3, #2
 800b9a4:	2001      	movmi	r0, #1
 800b9a6:	6013      	strmi	r3, [r2, #0]
 800b9a8:	bf5c      	itt	pl
 800b9aa:	6013      	strpl	r3, [r2, #0]
 800b9ac:	2002      	movpl	r0, #2
 800b9ae:	4770      	bx	lr
 800b9b0:	b299      	uxth	r1, r3
 800b9b2:	b909      	cbnz	r1, 800b9b8 <__lo0bits+0x2a>
 800b9b4:	0c1b      	lsrs	r3, r3, #16
 800b9b6:	2010      	movs	r0, #16
 800b9b8:	b2d9      	uxtb	r1, r3
 800b9ba:	b909      	cbnz	r1, 800b9c0 <__lo0bits+0x32>
 800b9bc:	3008      	adds	r0, #8
 800b9be:	0a1b      	lsrs	r3, r3, #8
 800b9c0:	0719      	lsls	r1, r3, #28
 800b9c2:	bf04      	itt	eq
 800b9c4:	091b      	lsreq	r3, r3, #4
 800b9c6:	3004      	addeq	r0, #4
 800b9c8:	0799      	lsls	r1, r3, #30
 800b9ca:	bf04      	itt	eq
 800b9cc:	089b      	lsreq	r3, r3, #2
 800b9ce:	3002      	addeq	r0, #2
 800b9d0:	07d9      	lsls	r1, r3, #31
 800b9d2:	d403      	bmi.n	800b9dc <__lo0bits+0x4e>
 800b9d4:	085b      	lsrs	r3, r3, #1
 800b9d6:	f100 0001 	add.w	r0, r0, #1
 800b9da:	d003      	beq.n	800b9e4 <__lo0bits+0x56>
 800b9dc:	6013      	str	r3, [r2, #0]
 800b9de:	4770      	bx	lr
 800b9e0:	2000      	movs	r0, #0
 800b9e2:	4770      	bx	lr
 800b9e4:	2020      	movs	r0, #32
 800b9e6:	4770      	bx	lr

0800b9e8 <__i2b>:
 800b9e8:	b510      	push	{r4, lr}
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	2101      	movs	r1, #1
 800b9ee:	f7ff ff07 	bl	800b800 <_Balloc>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	b928      	cbnz	r0, 800ba02 <__i2b+0x1a>
 800b9f6:	4b05      	ldr	r3, [pc, #20]	@ (800ba0c <__i2b+0x24>)
 800b9f8:	4805      	ldr	r0, [pc, #20]	@ (800ba10 <__i2b+0x28>)
 800b9fa:	f240 1145 	movw	r1, #325	@ 0x145
 800b9fe:	f000 fcbd 	bl	800c37c <__assert_func>
 800ba02:	2301      	movs	r3, #1
 800ba04:	6144      	str	r4, [r0, #20]
 800ba06:	6103      	str	r3, [r0, #16]
 800ba08:	bd10      	pop	{r4, pc}
 800ba0a:	bf00      	nop
 800ba0c:	0800ce78 	.word	0x0800ce78
 800ba10:	0800ce89 	.word	0x0800ce89

0800ba14 <__multiply>:
 800ba14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba18:	4614      	mov	r4, r2
 800ba1a:	690a      	ldr	r2, [r1, #16]
 800ba1c:	6923      	ldr	r3, [r4, #16]
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	bfa8      	it	ge
 800ba22:	4623      	movge	r3, r4
 800ba24:	460f      	mov	r7, r1
 800ba26:	bfa4      	itt	ge
 800ba28:	460c      	movge	r4, r1
 800ba2a:	461f      	movge	r7, r3
 800ba2c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ba30:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ba34:	68a3      	ldr	r3, [r4, #8]
 800ba36:	6861      	ldr	r1, [r4, #4]
 800ba38:	eb0a 0609 	add.w	r6, sl, r9
 800ba3c:	42b3      	cmp	r3, r6
 800ba3e:	b085      	sub	sp, #20
 800ba40:	bfb8      	it	lt
 800ba42:	3101      	addlt	r1, #1
 800ba44:	f7ff fedc 	bl	800b800 <_Balloc>
 800ba48:	b930      	cbnz	r0, 800ba58 <__multiply+0x44>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	4b44      	ldr	r3, [pc, #272]	@ (800bb60 <__multiply+0x14c>)
 800ba4e:	4845      	ldr	r0, [pc, #276]	@ (800bb64 <__multiply+0x150>)
 800ba50:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ba54:	f000 fc92 	bl	800c37c <__assert_func>
 800ba58:	f100 0514 	add.w	r5, r0, #20
 800ba5c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ba60:	462b      	mov	r3, r5
 800ba62:	2200      	movs	r2, #0
 800ba64:	4543      	cmp	r3, r8
 800ba66:	d321      	bcc.n	800baac <__multiply+0x98>
 800ba68:	f107 0114 	add.w	r1, r7, #20
 800ba6c:	f104 0214 	add.w	r2, r4, #20
 800ba70:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ba74:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ba78:	9302      	str	r3, [sp, #8]
 800ba7a:	1b13      	subs	r3, r2, r4
 800ba7c:	3b15      	subs	r3, #21
 800ba7e:	f023 0303 	bic.w	r3, r3, #3
 800ba82:	3304      	adds	r3, #4
 800ba84:	f104 0715 	add.w	r7, r4, #21
 800ba88:	42ba      	cmp	r2, r7
 800ba8a:	bf38      	it	cc
 800ba8c:	2304      	movcc	r3, #4
 800ba8e:	9301      	str	r3, [sp, #4]
 800ba90:	9b02      	ldr	r3, [sp, #8]
 800ba92:	9103      	str	r1, [sp, #12]
 800ba94:	428b      	cmp	r3, r1
 800ba96:	d80c      	bhi.n	800bab2 <__multiply+0x9e>
 800ba98:	2e00      	cmp	r6, #0
 800ba9a:	dd03      	ble.n	800baa4 <__multiply+0x90>
 800ba9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d05b      	beq.n	800bb5c <__multiply+0x148>
 800baa4:	6106      	str	r6, [r0, #16]
 800baa6:	b005      	add	sp, #20
 800baa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baac:	f843 2b04 	str.w	r2, [r3], #4
 800bab0:	e7d8      	b.n	800ba64 <__multiply+0x50>
 800bab2:	f8b1 a000 	ldrh.w	sl, [r1]
 800bab6:	f1ba 0f00 	cmp.w	sl, #0
 800baba:	d024      	beq.n	800bb06 <__multiply+0xf2>
 800babc:	f104 0e14 	add.w	lr, r4, #20
 800bac0:	46a9      	mov	r9, r5
 800bac2:	f04f 0c00 	mov.w	ip, #0
 800bac6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800baca:	f8d9 3000 	ldr.w	r3, [r9]
 800bace:	fa1f fb87 	uxth.w	fp, r7
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	fb0a 330b 	mla	r3, sl, fp, r3
 800bad8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800badc:	f8d9 7000 	ldr.w	r7, [r9]
 800bae0:	4463      	add	r3, ip
 800bae2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bae6:	fb0a c70b 	mla	r7, sl, fp, ip
 800baea:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800baee:	b29b      	uxth	r3, r3
 800baf0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800baf4:	4572      	cmp	r2, lr
 800baf6:	f849 3b04 	str.w	r3, [r9], #4
 800bafa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bafe:	d8e2      	bhi.n	800bac6 <__multiply+0xb2>
 800bb00:	9b01      	ldr	r3, [sp, #4]
 800bb02:	f845 c003 	str.w	ip, [r5, r3]
 800bb06:	9b03      	ldr	r3, [sp, #12]
 800bb08:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bb0c:	3104      	adds	r1, #4
 800bb0e:	f1b9 0f00 	cmp.w	r9, #0
 800bb12:	d021      	beq.n	800bb58 <__multiply+0x144>
 800bb14:	682b      	ldr	r3, [r5, #0]
 800bb16:	f104 0c14 	add.w	ip, r4, #20
 800bb1a:	46ae      	mov	lr, r5
 800bb1c:	f04f 0a00 	mov.w	sl, #0
 800bb20:	f8bc b000 	ldrh.w	fp, [ip]
 800bb24:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bb28:	fb09 770b 	mla	r7, r9, fp, r7
 800bb2c:	4457      	add	r7, sl
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bb34:	f84e 3b04 	str.w	r3, [lr], #4
 800bb38:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bb3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb40:	f8be 3000 	ldrh.w	r3, [lr]
 800bb44:	fb09 330a 	mla	r3, r9, sl, r3
 800bb48:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800bb4c:	4562      	cmp	r2, ip
 800bb4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb52:	d8e5      	bhi.n	800bb20 <__multiply+0x10c>
 800bb54:	9f01      	ldr	r7, [sp, #4]
 800bb56:	51eb      	str	r3, [r5, r7]
 800bb58:	3504      	adds	r5, #4
 800bb5a:	e799      	b.n	800ba90 <__multiply+0x7c>
 800bb5c:	3e01      	subs	r6, #1
 800bb5e:	e79b      	b.n	800ba98 <__multiply+0x84>
 800bb60:	0800ce78 	.word	0x0800ce78
 800bb64:	0800ce89 	.word	0x0800ce89

0800bb68 <__pow5mult>:
 800bb68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb6c:	4615      	mov	r5, r2
 800bb6e:	f012 0203 	ands.w	r2, r2, #3
 800bb72:	4607      	mov	r7, r0
 800bb74:	460e      	mov	r6, r1
 800bb76:	d007      	beq.n	800bb88 <__pow5mult+0x20>
 800bb78:	4c25      	ldr	r4, [pc, #148]	@ (800bc10 <__pow5mult+0xa8>)
 800bb7a:	3a01      	subs	r2, #1
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb82:	f7ff fe9f 	bl	800b8c4 <__multadd>
 800bb86:	4606      	mov	r6, r0
 800bb88:	10ad      	asrs	r5, r5, #2
 800bb8a:	d03d      	beq.n	800bc08 <__pow5mult+0xa0>
 800bb8c:	69fc      	ldr	r4, [r7, #28]
 800bb8e:	b97c      	cbnz	r4, 800bbb0 <__pow5mult+0x48>
 800bb90:	2010      	movs	r0, #16
 800bb92:	f7ff fd7f 	bl	800b694 <malloc>
 800bb96:	4602      	mov	r2, r0
 800bb98:	61f8      	str	r0, [r7, #28]
 800bb9a:	b928      	cbnz	r0, 800bba8 <__pow5mult+0x40>
 800bb9c:	4b1d      	ldr	r3, [pc, #116]	@ (800bc14 <__pow5mult+0xac>)
 800bb9e:	481e      	ldr	r0, [pc, #120]	@ (800bc18 <__pow5mult+0xb0>)
 800bba0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bba4:	f000 fbea 	bl	800c37c <__assert_func>
 800bba8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bbac:	6004      	str	r4, [r0, #0]
 800bbae:	60c4      	str	r4, [r0, #12]
 800bbb0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bbb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bbb8:	b94c      	cbnz	r4, 800bbce <__pow5mult+0x66>
 800bbba:	f240 2171 	movw	r1, #625	@ 0x271
 800bbbe:	4638      	mov	r0, r7
 800bbc0:	f7ff ff12 	bl	800b9e8 <__i2b>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	f8c8 0008 	str.w	r0, [r8, #8]
 800bbca:	4604      	mov	r4, r0
 800bbcc:	6003      	str	r3, [r0, #0]
 800bbce:	f04f 0900 	mov.w	r9, #0
 800bbd2:	07eb      	lsls	r3, r5, #31
 800bbd4:	d50a      	bpl.n	800bbec <__pow5mult+0x84>
 800bbd6:	4631      	mov	r1, r6
 800bbd8:	4622      	mov	r2, r4
 800bbda:	4638      	mov	r0, r7
 800bbdc:	f7ff ff1a 	bl	800ba14 <__multiply>
 800bbe0:	4631      	mov	r1, r6
 800bbe2:	4680      	mov	r8, r0
 800bbe4:	4638      	mov	r0, r7
 800bbe6:	f7ff fe4b 	bl	800b880 <_Bfree>
 800bbea:	4646      	mov	r6, r8
 800bbec:	106d      	asrs	r5, r5, #1
 800bbee:	d00b      	beq.n	800bc08 <__pow5mult+0xa0>
 800bbf0:	6820      	ldr	r0, [r4, #0]
 800bbf2:	b938      	cbnz	r0, 800bc04 <__pow5mult+0x9c>
 800bbf4:	4622      	mov	r2, r4
 800bbf6:	4621      	mov	r1, r4
 800bbf8:	4638      	mov	r0, r7
 800bbfa:	f7ff ff0b 	bl	800ba14 <__multiply>
 800bbfe:	6020      	str	r0, [r4, #0]
 800bc00:	f8c0 9000 	str.w	r9, [r0]
 800bc04:	4604      	mov	r4, r0
 800bc06:	e7e4      	b.n	800bbd2 <__pow5mult+0x6a>
 800bc08:	4630      	mov	r0, r6
 800bc0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc0e:	bf00      	nop
 800bc10:	0800cee4 	.word	0x0800cee4
 800bc14:	0800ce09 	.word	0x0800ce09
 800bc18:	0800ce89 	.word	0x0800ce89

0800bc1c <__lshift>:
 800bc1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc20:	460c      	mov	r4, r1
 800bc22:	6849      	ldr	r1, [r1, #4]
 800bc24:	6923      	ldr	r3, [r4, #16]
 800bc26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc2a:	68a3      	ldr	r3, [r4, #8]
 800bc2c:	4607      	mov	r7, r0
 800bc2e:	4691      	mov	r9, r2
 800bc30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc34:	f108 0601 	add.w	r6, r8, #1
 800bc38:	42b3      	cmp	r3, r6
 800bc3a:	db0b      	blt.n	800bc54 <__lshift+0x38>
 800bc3c:	4638      	mov	r0, r7
 800bc3e:	f7ff fddf 	bl	800b800 <_Balloc>
 800bc42:	4605      	mov	r5, r0
 800bc44:	b948      	cbnz	r0, 800bc5a <__lshift+0x3e>
 800bc46:	4602      	mov	r2, r0
 800bc48:	4b28      	ldr	r3, [pc, #160]	@ (800bcec <__lshift+0xd0>)
 800bc4a:	4829      	ldr	r0, [pc, #164]	@ (800bcf0 <__lshift+0xd4>)
 800bc4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bc50:	f000 fb94 	bl	800c37c <__assert_func>
 800bc54:	3101      	adds	r1, #1
 800bc56:	005b      	lsls	r3, r3, #1
 800bc58:	e7ee      	b.n	800bc38 <__lshift+0x1c>
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	f100 0114 	add.w	r1, r0, #20
 800bc60:	f100 0210 	add.w	r2, r0, #16
 800bc64:	4618      	mov	r0, r3
 800bc66:	4553      	cmp	r3, sl
 800bc68:	db33      	blt.n	800bcd2 <__lshift+0xb6>
 800bc6a:	6920      	ldr	r0, [r4, #16]
 800bc6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc70:	f104 0314 	add.w	r3, r4, #20
 800bc74:	f019 091f 	ands.w	r9, r9, #31
 800bc78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc80:	d02b      	beq.n	800bcda <__lshift+0xbe>
 800bc82:	f1c9 0e20 	rsb	lr, r9, #32
 800bc86:	468a      	mov	sl, r1
 800bc88:	2200      	movs	r2, #0
 800bc8a:	6818      	ldr	r0, [r3, #0]
 800bc8c:	fa00 f009 	lsl.w	r0, r0, r9
 800bc90:	4310      	orrs	r0, r2
 800bc92:	f84a 0b04 	str.w	r0, [sl], #4
 800bc96:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc9a:	459c      	cmp	ip, r3
 800bc9c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bca0:	d8f3      	bhi.n	800bc8a <__lshift+0x6e>
 800bca2:	ebac 0304 	sub.w	r3, ip, r4
 800bca6:	3b15      	subs	r3, #21
 800bca8:	f023 0303 	bic.w	r3, r3, #3
 800bcac:	3304      	adds	r3, #4
 800bcae:	f104 0015 	add.w	r0, r4, #21
 800bcb2:	4584      	cmp	ip, r0
 800bcb4:	bf38      	it	cc
 800bcb6:	2304      	movcc	r3, #4
 800bcb8:	50ca      	str	r2, [r1, r3]
 800bcba:	b10a      	cbz	r2, 800bcc0 <__lshift+0xa4>
 800bcbc:	f108 0602 	add.w	r6, r8, #2
 800bcc0:	3e01      	subs	r6, #1
 800bcc2:	4638      	mov	r0, r7
 800bcc4:	612e      	str	r6, [r5, #16]
 800bcc6:	4621      	mov	r1, r4
 800bcc8:	f7ff fdda 	bl	800b880 <_Bfree>
 800bccc:	4628      	mov	r0, r5
 800bcce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcd2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	e7c5      	b.n	800bc66 <__lshift+0x4a>
 800bcda:	3904      	subs	r1, #4
 800bcdc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bce0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bce4:	459c      	cmp	ip, r3
 800bce6:	d8f9      	bhi.n	800bcdc <__lshift+0xc0>
 800bce8:	e7ea      	b.n	800bcc0 <__lshift+0xa4>
 800bcea:	bf00      	nop
 800bcec:	0800ce78 	.word	0x0800ce78
 800bcf0:	0800ce89 	.word	0x0800ce89

0800bcf4 <__mcmp>:
 800bcf4:	690a      	ldr	r2, [r1, #16]
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	6900      	ldr	r0, [r0, #16]
 800bcfa:	1a80      	subs	r0, r0, r2
 800bcfc:	b530      	push	{r4, r5, lr}
 800bcfe:	d10e      	bne.n	800bd1e <__mcmp+0x2a>
 800bd00:	3314      	adds	r3, #20
 800bd02:	3114      	adds	r1, #20
 800bd04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bd08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bd0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bd10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bd14:	4295      	cmp	r5, r2
 800bd16:	d003      	beq.n	800bd20 <__mcmp+0x2c>
 800bd18:	d205      	bcs.n	800bd26 <__mcmp+0x32>
 800bd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1e:	bd30      	pop	{r4, r5, pc}
 800bd20:	42a3      	cmp	r3, r4
 800bd22:	d3f3      	bcc.n	800bd0c <__mcmp+0x18>
 800bd24:	e7fb      	b.n	800bd1e <__mcmp+0x2a>
 800bd26:	2001      	movs	r0, #1
 800bd28:	e7f9      	b.n	800bd1e <__mcmp+0x2a>
	...

0800bd2c <__mdiff>:
 800bd2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd30:	4689      	mov	r9, r1
 800bd32:	4606      	mov	r6, r0
 800bd34:	4611      	mov	r1, r2
 800bd36:	4648      	mov	r0, r9
 800bd38:	4614      	mov	r4, r2
 800bd3a:	f7ff ffdb 	bl	800bcf4 <__mcmp>
 800bd3e:	1e05      	subs	r5, r0, #0
 800bd40:	d112      	bne.n	800bd68 <__mdiff+0x3c>
 800bd42:	4629      	mov	r1, r5
 800bd44:	4630      	mov	r0, r6
 800bd46:	f7ff fd5b 	bl	800b800 <_Balloc>
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	b928      	cbnz	r0, 800bd5a <__mdiff+0x2e>
 800bd4e:	4b3f      	ldr	r3, [pc, #252]	@ (800be4c <__mdiff+0x120>)
 800bd50:	f240 2137 	movw	r1, #567	@ 0x237
 800bd54:	483e      	ldr	r0, [pc, #248]	@ (800be50 <__mdiff+0x124>)
 800bd56:	f000 fb11 	bl	800c37c <__assert_func>
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd60:	4610      	mov	r0, r2
 800bd62:	b003      	add	sp, #12
 800bd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd68:	bfbc      	itt	lt
 800bd6a:	464b      	movlt	r3, r9
 800bd6c:	46a1      	movlt	r9, r4
 800bd6e:	4630      	mov	r0, r6
 800bd70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bd74:	bfba      	itte	lt
 800bd76:	461c      	movlt	r4, r3
 800bd78:	2501      	movlt	r5, #1
 800bd7a:	2500      	movge	r5, #0
 800bd7c:	f7ff fd40 	bl	800b800 <_Balloc>
 800bd80:	4602      	mov	r2, r0
 800bd82:	b918      	cbnz	r0, 800bd8c <__mdiff+0x60>
 800bd84:	4b31      	ldr	r3, [pc, #196]	@ (800be4c <__mdiff+0x120>)
 800bd86:	f240 2145 	movw	r1, #581	@ 0x245
 800bd8a:	e7e3      	b.n	800bd54 <__mdiff+0x28>
 800bd8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bd90:	6926      	ldr	r6, [r4, #16]
 800bd92:	60c5      	str	r5, [r0, #12]
 800bd94:	f109 0310 	add.w	r3, r9, #16
 800bd98:	f109 0514 	add.w	r5, r9, #20
 800bd9c:	f104 0e14 	add.w	lr, r4, #20
 800bda0:	f100 0b14 	add.w	fp, r0, #20
 800bda4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bda8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bdac:	9301      	str	r3, [sp, #4]
 800bdae:	46d9      	mov	r9, fp
 800bdb0:	f04f 0c00 	mov.w	ip, #0
 800bdb4:	9b01      	ldr	r3, [sp, #4]
 800bdb6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bdba:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bdbe:	9301      	str	r3, [sp, #4]
 800bdc0:	fa1f f38a 	uxth.w	r3, sl
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	b283      	uxth	r3, r0
 800bdc8:	1acb      	subs	r3, r1, r3
 800bdca:	0c00      	lsrs	r0, r0, #16
 800bdcc:	4463      	add	r3, ip
 800bdce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bdd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bddc:	4576      	cmp	r6, lr
 800bdde:	f849 3b04 	str.w	r3, [r9], #4
 800bde2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bde6:	d8e5      	bhi.n	800bdb4 <__mdiff+0x88>
 800bde8:	1b33      	subs	r3, r6, r4
 800bdea:	3b15      	subs	r3, #21
 800bdec:	f023 0303 	bic.w	r3, r3, #3
 800bdf0:	3415      	adds	r4, #21
 800bdf2:	3304      	adds	r3, #4
 800bdf4:	42a6      	cmp	r6, r4
 800bdf6:	bf38      	it	cc
 800bdf8:	2304      	movcc	r3, #4
 800bdfa:	441d      	add	r5, r3
 800bdfc:	445b      	add	r3, fp
 800bdfe:	461e      	mov	r6, r3
 800be00:	462c      	mov	r4, r5
 800be02:	4544      	cmp	r4, r8
 800be04:	d30e      	bcc.n	800be24 <__mdiff+0xf8>
 800be06:	f108 0103 	add.w	r1, r8, #3
 800be0a:	1b49      	subs	r1, r1, r5
 800be0c:	f021 0103 	bic.w	r1, r1, #3
 800be10:	3d03      	subs	r5, #3
 800be12:	45a8      	cmp	r8, r5
 800be14:	bf38      	it	cc
 800be16:	2100      	movcc	r1, #0
 800be18:	440b      	add	r3, r1
 800be1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800be1e:	b191      	cbz	r1, 800be46 <__mdiff+0x11a>
 800be20:	6117      	str	r7, [r2, #16]
 800be22:	e79d      	b.n	800bd60 <__mdiff+0x34>
 800be24:	f854 1b04 	ldr.w	r1, [r4], #4
 800be28:	46e6      	mov	lr, ip
 800be2a:	0c08      	lsrs	r0, r1, #16
 800be2c:	fa1c fc81 	uxtah	ip, ip, r1
 800be30:	4471      	add	r1, lr
 800be32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800be36:	b289      	uxth	r1, r1
 800be38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800be3c:	f846 1b04 	str.w	r1, [r6], #4
 800be40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be44:	e7dd      	b.n	800be02 <__mdiff+0xd6>
 800be46:	3f01      	subs	r7, #1
 800be48:	e7e7      	b.n	800be1a <__mdiff+0xee>
 800be4a:	bf00      	nop
 800be4c:	0800ce78 	.word	0x0800ce78
 800be50:	0800ce89 	.word	0x0800ce89

0800be54 <__d2b>:
 800be54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800be58:	460f      	mov	r7, r1
 800be5a:	2101      	movs	r1, #1
 800be5c:	ec59 8b10 	vmov	r8, r9, d0
 800be60:	4616      	mov	r6, r2
 800be62:	f7ff fccd 	bl	800b800 <_Balloc>
 800be66:	4604      	mov	r4, r0
 800be68:	b930      	cbnz	r0, 800be78 <__d2b+0x24>
 800be6a:	4602      	mov	r2, r0
 800be6c:	4b23      	ldr	r3, [pc, #140]	@ (800befc <__d2b+0xa8>)
 800be6e:	4824      	ldr	r0, [pc, #144]	@ (800bf00 <__d2b+0xac>)
 800be70:	f240 310f 	movw	r1, #783	@ 0x30f
 800be74:	f000 fa82 	bl	800c37c <__assert_func>
 800be78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800be7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be80:	b10d      	cbz	r5, 800be86 <__d2b+0x32>
 800be82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800be86:	9301      	str	r3, [sp, #4]
 800be88:	f1b8 0300 	subs.w	r3, r8, #0
 800be8c:	d023      	beq.n	800bed6 <__d2b+0x82>
 800be8e:	4668      	mov	r0, sp
 800be90:	9300      	str	r3, [sp, #0]
 800be92:	f7ff fd7c 	bl	800b98e <__lo0bits>
 800be96:	e9dd 1200 	ldrd	r1, r2, [sp]
 800be9a:	b1d0      	cbz	r0, 800bed2 <__d2b+0x7e>
 800be9c:	f1c0 0320 	rsb	r3, r0, #32
 800bea0:	fa02 f303 	lsl.w	r3, r2, r3
 800bea4:	430b      	orrs	r3, r1
 800bea6:	40c2      	lsrs	r2, r0
 800bea8:	6163      	str	r3, [r4, #20]
 800beaa:	9201      	str	r2, [sp, #4]
 800beac:	9b01      	ldr	r3, [sp, #4]
 800beae:	61a3      	str	r3, [r4, #24]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	bf0c      	ite	eq
 800beb4:	2201      	moveq	r2, #1
 800beb6:	2202      	movne	r2, #2
 800beb8:	6122      	str	r2, [r4, #16]
 800beba:	b1a5      	cbz	r5, 800bee6 <__d2b+0x92>
 800bebc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bec0:	4405      	add	r5, r0
 800bec2:	603d      	str	r5, [r7, #0]
 800bec4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bec8:	6030      	str	r0, [r6, #0]
 800beca:	4620      	mov	r0, r4
 800becc:	b003      	add	sp, #12
 800bece:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bed2:	6161      	str	r1, [r4, #20]
 800bed4:	e7ea      	b.n	800beac <__d2b+0x58>
 800bed6:	a801      	add	r0, sp, #4
 800bed8:	f7ff fd59 	bl	800b98e <__lo0bits>
 800bedc:	9b01      	ldr	r3, [sp, #4]
 800bede:	6163      	str	r3, [r4, #20]
 800bee0:	3020      	adds	r0, #32
 800bee2:	2201      	movs	r2, #1
 800bee4:	e7e8      	b.n	800beb8 <__d2b+0x64>
 800bee6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800beea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800beee:	6038      	str	r0, [r7, #0]
 800bef0:	6918      	ldr	r0, [r3, #16]
 800bef2:	f7ff fd2d 	bl	800b950 <__hi0bits>
 800bef6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800befa:	e7e5      	b.n	800bec8 <__d2b+0x74>
 800befc:	0800ce78 	.word	0x0800ce78
 800bf00:	0800ce89 	.word	0x0800ce89

0800bf04 <__ssputs_r>:
 800bf04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf08:	688e      	ldr	r6, [r1, #8]
 800bf0a:	461f      	mov	r7, r3
 800bf0c:	42be      	cmp	r6, r7
 800bf0e:	680b      	ldr	r3, [r1, #0]
 800bf10:	4682      	mov	sl, r0
 800bf12:	460c      	mov	r4, r1
 800bf14:	4690      	mov	r8, r2
 800bf16:	d82d      	bhi.n	800bf74 <__ssputs_r+0x70>
 800bf18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf20:	d026      	beq.n	800bf70 <__ssputs_r+0x6c>
 800bf22:	6965      	ldr	r5, [r4, #20]
 800bf24:	6909      	ldr	r1, [r1, #16]
 800bf26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf2a:	eba3 0901 	sub.w	r9, r3, r1
 800bf2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf32:	1c7b      	adds	r3, r7, #1
 800bf34:	444b      	add	r3, r9
 800bf36:	106d      	asrs	r5, r5, #1
 800bf38:	429d      	cmp	r5, r3
 800bf3a:	bf38      	it	cc
 800bf3c:	461d      	movcc	r5, r3
 800bf3e:	0553      	lsls	r3, r2, #21
 800bf40:	d527      	bpl.n	800bf92 <__ssputs_r+0x8e>
 800bf42:	4629      	mov	r1, r5
 800bf44:	f7ff fbd0 	bl	800b6e8 <_malloc_r>
 800bf48:	4606      	mov	r6, r0
 800bf4a:	b360      	cbz	r0, 800bfa6 <__ssputs_r+0xa2>
 800bf4c:	6921      	ldr	r1, [r4, #16]
 800bf4e:	464a      	mov	r2, r9
 800bf50:	f000 fa06 	bl	800c360 <memcpy>
 800bf54:	89a3      	ldrh	r3, [r4, #12]
 800bf56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bf5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf5e:	81a3      	strh	r3, [r4, #12]
 800bf60:	6126      	str	r6, [r4, #16]
 800bf62:	6165      	str	r5, [r4, #20]
 800bf64:	444e      	add	r6, r9
 800bf66:	eba5 0509 	sub.w	r5, r5, r9
 800bf6a:	6026      	str	r6, [r4, #0]
 800bf6c:	60a5      	str	r5, [r4, #8]
 800bf6e:	463e      	mov	r6, r7
 800bf70:	42be      	cmp	r6, r7
 800bf72:	d900      	bls.n	800bf76 <__ssputs_r+0x72>
 800bf74:	463e      	mov	r6, r7
 800bf76:	6820      	ldr	r0, [r4, #0]
 800bf78:	4632      	mov	r2, r6
 800bf7a:	4641      	mov	r1, r8
 800bf7c:	f000 f9c6 	bl	800c30c <memmove>
 800bf80:	68a3      	ldr	r3, [r4, #8]
 800bf82:	1b9b      	subs	r3, r3, r6
 800bf84:	60a3      	str	r3, [r4, #8]
 800bf86:	6823      	ldr	r3, [r4, #0]
 800bf88:	4433      	add	r3, r6
 800bf8a:	6023      	str	r3, [r4, #0]
 800bf8c:	2000      	movs	r0, #0
 800bf8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf92:	462a      	mov	r2, r5
 800bf94:	f000 fa36 	bl	800c404 <_realloc_r>
 800bf98:	4606      	mov	r6, r0
 800bf9a:	2800      	cmp	r0, #0
 800bf9c:	d1e0      	bne.n	800bf60 <__ssputs_r+0x5c>
 800bf9e:	6921      	ldr	r1, [r4, #16]
 800bfa0:	4650      	mov	r0, sl
 800bfa2:	f7ff fb2d 	bl	800b600 <_free_r>
 800bfa6:	230c      	movs	r3, #12
 800bfa8:	f8ca 3000 	str.w	r3, [sl]
 800bfac:	89a3      	ldrh	r3, [r4, #12]
 800bfae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfb2:	81a3      	strh	r3, [r4, #12]
 800bfb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb8:	e7e9      	b.n	800bf8e <__ssputs_r+0x8a>
	...

0800bfbc <_svfiprintf_r>:
 800bfbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc0:	4698      	mov	r8, r3
 800bfc2:	898b      	ldrh	r3, [r1, #12]
 800bfc4:	061b      	lsls	r3, r3, #24
 800bfc6:	b09d      	sub	sp, #116	@ 0x74
 800bfc8:	4607      	mov	r7, r0
 800bfca:	460d      	mov	r5, r1
 800bfcc:	4614      	mov	r4, r2
 800bfce:	d510      	bpl.n	800bff2 <_svfiprintf_r+0x36>
 800bfd0:	690b      	ldr	r3, [r1, #16]
 800bfd2:	b973      	cbnz	r3, 800bff2 <_svfiprintf_r+0x36>
 800bfd4:	2140      	movs	r1, #64	@ 0x40
 800bfd6:	f7ff fb87 	bl	800b6e8 <_malloc_r>
 800bfda:	6028      	str	r0, [r5, #0]
 800bfdc:	6128      	str	r0, [r5, #16]
 800bfde:	b930      	cbnz	r0, 800bfee <_svfiprintf_r+0x32>
 800bfe0:	230c      	movs	r3, #12
 800bfe2:	603b      	str	r3, [r7, #0]
 800bfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfe8:	b01d      	add	sp, #116	@ 0x74
 800bfea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfee:	2340      	movs	r3, #64	@ 0x40
 800bff0:	616b      	str	r3, [r5, #20]
 800bff2:	2300      	movs	r3, #0
 800bff4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bff6:	2320      	movs	r3, #32
 800bff8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bffc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c000:	2330      	movs	r3, #48	@ 0x30
 800c002:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c1a0 <_svfiprintf_r+0x1e4>
 800c006:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c00a:	f04f 0901 	mov.w	r9, #1
 800c00e:	4623      	mov	r3, r4
 800c010:	469a      	mov	sl, r3
 800c012:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c016:	b10a      	cbz	r2, 800c01c <_svfiprintf_r+0x60>
 800c018:	2a25      	cmp	r2, #37	@ 0x25
 800c01a:	d1f9      	bne.n	800c010 <_svfiprintf_r+0x54>
 800c01c:	ebba 0b04 	subs.w	fp, sl, r4
 800c020:	d00b      	beq.n	800c03a <_svfiprintf_r+0x7e>
 800c022:	465b      	mov	r3, fp
 800c024:	4622      	mov	r2, r4
 800c026:	4629      	mov	r1, r5
 800c028:	4638      	mov	r0, r7
 800c02a:	f7ff ff6b 	bl	800bf04 <__ssputs_r>
 800c02e:	3001      	adds	r0, #1
 800c030:	f000 80a7 	beq.w	800c182 <_svfiprintf_r+0x1c6>
 800c034:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c036:	445a      	add	r2, fp
 800c038:	9209      	str	r2, [sp, #36]	@ 0x24
 800c03a:	f89a 3000 	ldrb.w	r3, [sl]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	f000 809f 	beq.w	800c182 <_svfiprintf_r+0x1c6>
 800c044:	2300      	movs	r3, #0
 800c046:	f04f 32ff 	mov.w	r2, #4294967295
 800c04a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c04e:	f10a 0a01 	add.w	sl, sl, #1
 800c052:	9304      	str	r3, [sp, #16]
 800c054:	9307      	str	r3, [sp, #28]
 800c056:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c05a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c05c:	4654      	mov	r4, sl
 800c05e:	2205      	movs	r2, #5
 800c060:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c064:	484e      	ldr	r0, [pc, #312]	@ (800c1a0 <_svfiprintf_r+0x1e4>)
 800c066:	f7f4 f8b3 	bl	80001d0 <memchr>
 800c06a:	9a04      	ldr	r2, [sp, #16]
 800c06c:	b9d8      	cbnz	r0, 800c0a6 <_svfiprintf_r+0xea>
 800c06e:	06d0      	lsls	r0, r2, #27
 800c070:	bf44      	itt	mi
 800c072:	2320      	movmi	r3, #32
 800c074:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c078:	0711      	lsls	r1, r2, #28
 800c07a:	bf44      	itt	mi
 800c07c:	232b      	movmi	r3, #43	@ 0x2b
 800c07e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c082:	f89a 3000 	ldrb.w	r3, [sl]
 800c086:	2b2a      	cmp	r3, #42	@ 0x2a
 800c088:	d015      	beq.n	800c0b6 <_svfiprintf_r+0xfa>
 800c08a:	9a07      	ldr	r2, [sp, #28]
 800c08c:	4654      	mov	r4, sl
 800c08e:	2000      	movs	r0, #0
 800c090:	f04f 0c0a 	mov.w	ip, #10
 800c094:	4621      	mov	r1, r4
 800c096:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c09a:	3b30      	subs	r3, #48	@ 0x30
 800c09c:	2b09      	cmp	r3, #9
 800c09e:	d94b      	bls.n	800c138 <_svfiprintf_r+0x17c>
 800c0a0:	b1b0      	cbz	r0, 800c0d0 <_svfiprintf_r+0x114>
 800c0a2:	9207      	str	r2, [sp, #28]
 800c0a4:	e014      	b.n	800c0d0 <_svfiprintf_r+0x114>
 800c0a6:	eba0 0308 	sub.w	r3, r0, r8
 800c0aa:	fa09 f303 	lsl.w	r3, r9, r3
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	9304      	str	r3, [sp, #16]
 800c0b2:	46a2      	mov	sl, r4
 800c0b4:	e7d2      	b.n	800c05c <_svfiprintf_r+0xa0>
 800c0b6:	9b03      	ldr	r3, [sp, #12]
 800c0b8:	1d19      	adds	r1, r3, #4
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	9103      	str	r1, [sp, #12]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	bfbb      	ittet	lt
 800c0c2:	425b      	neglt	r3, r3
 800c0c4:	f042 0202 	orrlt.w	r2, r2, #2
 800c0c8:	9307      	strge	r3, [sp, #28]
 800c0ca:	9307      	strlt	r3, [sp, #28]
 800c0cc:	bfb8      	it	lt
 800c0ce:	9204      	strlt	r2, [sp, #16]
 800c0d0:	7823      	ldrb	r3, [r4, #0]
 800c0d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0d4:	d10a      	bne.n	800c0ec <_svfiprintf_r+0x130>
 800c0d6:	7863      	ldrb	r3, [r4, #1]
 800c0d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0da:	d132      	bne.n	800c142 <_svfiprintf_r+0x186>
 800c0dc:	9b03      	ldr	r3, [sp, #12]
 800c0de:	1d1a      	adds	r2, r3, #4
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	9203      	str	r2, [sp, #12]
 800c0e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0e8:	3402      	adds	r4, #2
 800c0ea:	9305      	str	r3, [sp, #20]
 800c0ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c1b0 <_svfiprintf_r+0x1f4>
 800c0f0:	7821      	ldrb	r1, [r4, #0]
 800c0f2:	2203      	movs	r2, #3
 800c0f4:	4650      	mov	r0, sl
 800c0f6:	f7f4 f86b 	bl	80001d0 <memchr>
 800c0fa:	b138      	cbz	r0, 800c10c <_svfiprintf_r+0x150>
 800c0fc:	9b04      	ldr	r3, [sp, #16]
 800c0fe:	eba0 000a 	sub.w	r0, r0, sl
 800c102:	2240      	movs	r2, #64	@ 0x40
 800c104:	4082      	lsls	r2, r0
 800c106:	4313      	orrs	r3, r2
 800c108:	3401      	adds	r4, #1
 800c10a:	9304      	str	r3, [sp, #16]
 800c10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c110:	4824      	ldr	r0, [pc, #144]	@ (800c1a4 <_svfiprintf_r+0x1e8>)
 800c112:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c116:	2206      	movs	r2, #6
 800c118:	f7f4 f85a 	bl	80001d0 <memchr>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	d036      	beq.n	800c18e <_svfiprintf_r+0x1d2>
 800c120:	4b21      	ldr	r3, [pc, #132]	@ (800c1a8 <_svfiprintf_r+0x1ec>)
 800c122:	bb1b      	cbnz	r3, 800c16c <_svfiprintf_r+0x1b0>
 800c124:	9b03      	ldr	r3, [sp, #12]
 800c126:	3307      	adds	r3, #7
 800c128:	f023 0307 	bic.w	r3, r3, #7
 800c12c:	3308      	adds	r3, #8
 800c12e:	9303      	str	r3, [sp, #12]
 800c130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c132:	4433      	add	r3, r6
 800c134:	9309      	str	r3, [sp, #36]	@ 0x24
 800c136:	e76a      	b.n	800c00e <_svfiprintf_r+0x52>
 800c138:	fb0c 3202 	mla	r2, ip, r2, r3
 800c13c:	460c      	mov	r4, r1
 800c13e:	2001      	movs	r0, #1
 800c140:	e7a8      	b.n	800c094 <_svfiprintf_r+0xd8>
 800c142:	2300      	movs	r3, #0
 800c144:	3401      	adds	r4, #1
 800c146:	9305      	str	r3, [sp, #20]
 800c148:	4619      	mov	r1, r3
 800c14a:	f04f 0c0a 	mov.w	ip, #10
 800c14e:	4620      	mov	r0, r4
 800c150:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c154:	3a30      	subs	r2, #48	@ 0x30
 800c156:	2a09      	cmp	r2, #9
 800c158:	d903      	bls.n	800c162 <_svfiprintf_r+0x1a6>
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d0c6      	beq.n	800c0ec <_svfiprintf_r+0x130>
 800c15e:	9105      	str	r1, [sp, #20]
 800c160:	e7c4      	b.n	800c0ec <_svfiprintf_r+0x130>
 800c162:	fb0c 2101 	mla	r1, ip, r1, r2
 800c166:	4604      	mov	r4, r0
 800c168:	2301      	movs	r3, #1
 800c16a:	e7f0      	b.n	800c14e <_svfiprintf_r+0x192>
 800c16c:	ab03      	add	r3, sp, #12
 800c16e:	9300      	str	r3, [sp, #0]
 800c170:	462a      	mov	r2, r5
 800c172:	4b0e      	ldr	r3, [pc, #56]	@ (800c1ac <_svfiprintf_r+0x1f0>)
 800c174:	a904      	add	r1, sp, #16
 800c176:	4638      	mov	r0, r7
 800c178:	f7fd fe98 	bl	8009eac <_printf_float>
 800c17c:	1c42      	adds	r2, r0, #1
 800c17e:	4606      	mov	r6, r0
 800c180:	d1d6      	bne.n	800c130 <_svfiprintf_r+0x174>
 800c182:	89ab      	ldrh	r3, [r5, #12]
 800c184:	065b      	lsls	r3, r3, #25
 800c186:	f53f af2d 	bmi.w	800bfe4 <_svfiprintf_r+0x28>
 800c18a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c18c:	e72c      	b.n	800bfe8 <_svfiprintf_r+0x2c>
 800c18e:	ab03      	add	r3, sp, #12
 800c190:	9300      	str	r3, [sp, #0]
 800c192:	462a      	mov	r2, r5
 800c194:	4b05      	ldr	r3, [pc, #20]	@ (800c1ac <_svfiprintf_r+0x1f0>)
 800c196:	a904      	add	r1, sp, #16
 800c198:	4638      	mov	r0, r7
 800c19a:	f7fe f91f 	bl	800a3dc <_printf_i>
 800c19e:	e7ed      	b.n	800c17c <_svfiprintf_r+0x1c0>
 800c1a0:	0800cfe0 	.word	0x0800cfe0
 800c1a4:	0800cfea 	.word	0x0800cfea
 800c1a8:	08009ead 	.word	0x08009ead
 800c1ac:	0800bf05 	.word	0x0800bf05
 800c1b0:	0800cfe6 	.word	0x0800cfe6

0800c1b4 <__sflush_r>:
 800c1b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1bc:	0716      	lsls	r6, r2, #28
 800c1be:	4605      	mov	r5, r0
 800c1c0:	460c      	mov	r4, r1
 800c1c2:	d454      	bmi.n	800c26e <__sflush_r+0xba>
 800c1c4:	684b      	ldr	r3, [r1, #4]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	dc02      	bgt.n	800c1d0 <__sflush_r+0x1c>
 800c1ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	dd48      	ble.n	800c262 <__sflush_r+0xae>
 800c1d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c1d2:	2e00      	cmp	r6, #0
 800c1d4:	d045      	beq.n	800c262 <__sflush_r+0xae>
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c1dc:	682f      	ldr	r7, [r5, #0]
 800c1de:	6a21      	ldr	r1, [r4, #32]
 800c1e0:	602b      	str	r3, [r5, #0]
 800c1e2:	d030      	beq.n	800c246 <__sflush_r+0x92>
 800c1e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c1e6:	89a3      	ldrh	r3, [r4, #12]
 800c1e8:	0759      	lsls	r1, r3, #29
 800c1ea:	d505      	bpl.n	800c1f8 <__sflush_r+0x44>
 800c1ec:	6863      	ldr	r3, [r4, #4]
 800c1ee:	1ad2      	subs	r2, r2, r3
 800c1f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c1f2:	b10b      	cbz	r3, 800c1f8 <__sflush_r+0x44>
 800c1f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c1f6:	1ad2      	subs	r2, r2, r3
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c1fc:	6a21      	ldr	r1, [r4, #32]
 800c1fe:	4628      	mov	r0, r5
 800c200:	47b0      	blx	r6
 800c202:	1c43      	adds	r3, r0, #1
 800c204:	89a3      	ldrh	r3, [r4, #12]
 800c206:	d106      	bne.n	800c216 <__sflush_r+0x62>
 800c208:	6829      	ldr	r1, [r5, #0]
 800c20a:	291d      	cmp	r1, #29
 800c20c:	d82b      	bhi.n	800c266 <__sflush_r+0xb2>
 800c20e:	4a2a      	ldr	r2, [pc, #168]	@ (800c2b8 <__sflush_r+0x104>)
 800c210:	410a      	asrs	r2, r1
 800c212:	07d6      	lsls	r6, r2, #31
 800c214:	d427      	bmi.n	800c266 <__sflush_r+0xb2>
 800c216:	2200      	movs	r2, #0
 800c218:	6062      	str	r2, [r4, #4]
 800c21a:	04d9      	lsls	r1, r3, #19
 800c21c:	6922      	ldr	r2, [r4, #16]
 800c21e:	6022      	str	r2, [r4, #0]
 800c220:	d504      	bpl.n	800c22c <__sflush_r+0x78>
 800c222:	1c42      	adds	r2, r0, #1
 800c224:	d101      	bne.n	800c22a <__sflush_r+0x76>
 800c226:	682b      	ldr	r3, [r5, #0]
 800c228:	b903      	cbnz	r3, 800c22c <__sflush_r+0x78>
 800c22a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c22c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c22e:	602f      	str	r7, [r5, #0]
 800c230:	b1b9      	cbz	r1, 800c262 <__sflush_r+0xae>
 800c232:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c236:	4299      	cmp	r1, r3
 800c238:	d002      	beq.n	800c240 <__sflush_r+0x8c>
 800c23a:	4628      	mov	r0, r5
 800c23c:	f7ff f9e0 	bl	800b600 <_free_r>
 800c240:	2300      	movs	r3, #0
 800c242:	6363      	str	r3, [r4, #52]	@ 0x34
 800c244:	e00d      	b.n	800c262 <__sflush_r+0xae>
 800c246:	2301      	movs	r3, #1
 800c248:	4628      	mov	r0, r5
 800c24a:	47b0      	blx	r6
 800c24c:	4602      	mov	r2, r0
 800c24e:	1c50      	adds	r0, r2, #1
 800c250:	d1c9      	bne.n	800c1e6 <__sflush_r+0x32>
 800c252:	682b      	ldr	r3, [r5, #0]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d0c6      	beq.n	800c1e6 <__sflush_r+0x32>
 800c258:	2b1d      	cmp	r3, #29
 800c25a:	d001      	beq.n	800c260 <__sflush_r+0xac>
 800c25c:	2b16      	cmp	r3, #22
 800c25e:	d11e      	bne.n	800c29e <__sflush_r+0xea>
 800c260:	602f      	str	r7, [r5, #0]
 800c262:	2000      	movs	r0, #0
 800c264:	e022      	b.n	800c2ac <__sflush_r+0xf8>
 800c266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c26a:	b21b      	sxth	r3, r3
 800c26c:	e01b      	b.n	800c2a6 <__sflush_r+0xf2>
 800c26e:	690f      	ldr	r7, [r1, #16]
 800c270:	2f00      	cmp	r7, #0
 800c272:	d0f6      	beq.n	800c262 <__sflush_r+0xae>
 800c274:	0793      	lsls	r3, r2, #30
 800c276:	680e      	ldr	r6, [r1, #0]
 800c278:	bf08      	it	eq
 800c27a:	694b      	ldreq	r3, [r1, #20]
 800c27c:	600f      	str	r7, [r1, #0]
 800c27e:	bf18      	it	ne
 800c280:	2300      	movne	r3, #0
 800c282:	eba6 0807 	sub.w	r8, r6, r7
 800c286:	608b      	str	r3, [r1, #8]
 800c288:	f1b8 0f00 	cmp.w	r8, #0
 800c28c:	dde9      	ble.n	800c262 <__sflush_r+0xae>
 800c28e:	6a21      	ldr	r1, [r4, #32]
 800c290:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c292:	4643      	mov	r3, r8
 800c294:	463a      	mov	r2, r7
 800c296:	4628      	mov	r0, r5
 800c298:	47b0      	blx	r6
 800c29a:	2800      	cmp	r0, #0
 800c29c:	dc08      	bgt.n	800c2b0 <__sflush_r+0xfc>
 800c29e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2a6:	81a3      	strh	r3, [r4, #12]
 800c2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2b0:	4407      	add	r7, r0
 800c2b2:	eba8 0800 	sub.w	r8, r8, r0
 800c2b6:	e7e7      	b.n	800c288 <__sflush_r+0xd4>
 800c2b8:	dfbffffe 	.word	0xdfbffffe

0800c2bc <_fflush_r>:
 800c2bc:	b538      	push	{r3, r4, r5, lr}
 800c2be:	690b      	ldr	r3, [r1, #16]
 800c2c0:	4605      	mov	r5, r0
 800c2c2:	460c      	mov	r4, r1
 800c2c4:	b913      	cbnz	r3, 800c2cc <_fflush_r+0x10>
 800c2c6:	2500      	movs	r5, #0
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	bd38      	pop	{r3, r4, r5, pc}
 800c2cc:	b118      	cbz	r0, 800c2d6 <_fflush_r+0x1a>
 800c2ce:	6a03      	ldr	r3, [r0, #32]
 800c2d0:	b90b      	cbnz	r3, 800c2d6 <_fflush_r+0x1a>
 800c2d2:	f7fe fa2f 	bl	800a734 <__sinit>
 800c2d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d0f3      	beq.n	800c2c6 <_fflush_r+0xa>
 800c2de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c2e0:	07d0      	lsls	r0, r2, #31
 800c2e2:	d404      	bmi.n	800c2ee <_fflush_r+0x32>
 800c2e4:	0599      	lsls	r1, r3, #22
 800c2e6:	d402      	bmi.n	800c2ee <_fflush_r+0x32>
 800c2e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c2ea:	f7fe fb3a 	bl	800a962 <__retarget_lock_acquire_recursive>
 800c2ee:	4628      	mov	r0, r5
 800c2f0:	4621      	mov	r1, r4
 800c2f2:	f7ff ff5f 	bl	800c1b4 <__sflush_r>
 800c2f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c2f8:	07da      	lsls	r2, r3, #31
 800c2fa:	4605      	mov	r5, r0
 800c2fc:	d4e4      	bmi.n	800c2c8 <_fflush_r+0xc>
 800c2fe:	89a3      	ldrh	r3, [r4, #12]
 800c300:	059b      	lsls	r3, r3, #22
 800c302:	d4e1      	bmi.n	800c2c8 <_fflush_r+0xc>
 800c304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c306:	f7fe fb2d 	bl	800a964 <__retarget_lock_release_recursive>
 800c30a:	e7dd      	b.n	800c2c8 <_fflush_r+0xc>

0800c30c <memmove>:
 800c30c:	4288      	cmp	r0, r1
 800c30e:	b510      	push	{r4, lr}
 800c310:	eb01 0402 	add.w	r4, r1, r2
 800c314:	d902      	bls.n	800c31c <memmove+0x10>
 800c316:	4284      	cmp	r4, r0
 800c318:	4623      	mov	r3, r4
 800c31a:	d807      	bhi.n	800c32c <memmove+0x20>
 800c31c:	1e43      	subs	r3, r0, #1
 800c31e:	42a1      	cmp	r1, r4
 800c320:	d008      	beq.n	800c334 <memmove+0x28>
 800c322:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c326:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c32a:	e7f8      	b.n	800c31e <memmove+0x12>
 800c32c:	4402      	add	r2, r0
 800c32e:	4601      	mov	r1, r0
 800c330:	428a      	cmp	r2, r1
 800c332:	d100      	bne.n	800c336 <memmove+0x2a>
 800c334:	bd10      	pop	{r4, pc}
 800c336:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c33a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c33e:	e7f7      	b.n	800c330 <memmove+0x24>

0800c340 <_sbrk_r>:
 800c340:	b538      	push	{r3, r4, r5, lr}
 800c342:	4d06      	ldr	r5, [pc, #24]	@ (800c35c <_sbrk_r+0x1c>)
 800c344:	2300      	movs	r3, #0
 800c346:	4604      	mov	r4, r0
 800c348:	4608      	mov	r0, r1
 800c34a:	602b      	str	r3, [r5, #0]
 800c34c:	f7f5 febc 	bl	80020c8 <_sbrk>
 800c350:	1c43      	adds	r3, r0, #1
 800c352:	d102      	bne.n	800c35a <_sbrk_r+0x1a>
 800c354:	682b      	ldr	r3, [r5, #0]
 800c356:	b103      	cbz	r3, 800c35a <_sbrk_r+0x1a>
 800c358:	6023      	str	r3, [r4, #0]
 800c35a:	bd38      	pop	{r3, r4, r5, pc}
 800c35c:	2000218c 	.word	0x2000218c

0800c360 <memcpy>:
 800c360:	440a      	add	r2, r1
 800c362:	4291      	cmp	r1, r2
 800c364:	f100 33ff 	add.w	r3, r0, #4294967295
 800c368:	d100      	bne.n	800c36c <memcpy+0xc>
 800c36a:	4770      	bx	lr
 800c36c:	b510      	push	{r4, lr}
 800c36e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c372:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c376:	4291      	cmp	r1, r2
 800c378:	d1f9      	bne.n	800c36e <memcpy+0xe>
 800c37a:	bd10      	pop	{r4, pc}

0800c37c <__assert_func>:
 800c37c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c37e:	4614      	mov	r4, r2
 800c380:	461a      	mov	r2, r3
 800c382:	4b09      	ldr	r3, [pc, #36]	@ (800c3a8 <__assert_func+0x2c>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	4605      	mov	r5, r0
 800c388:	68d8      	ldr	r0, [r3, #12]
 800c38a:	b954      	cbnz	r4, 800c3a2 <__assert_func+0x26>
 800c38c:	4b07      	ldr	r3, [pc, #28]	@ (800c3ac <__assert_func+0x30>)
 800c38e:	461c      	mov	r4, r3
 800c390:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c394:	9100      	str	r1, [sp, #0]
 800c396:	462b      	mov	r3, r5
 800c398:	4905      	ldr	r1, [pc, #20]	@ (800c3b0 <__assert_func+0x34>)
 800c39a:	f000 f86f 	bl	800c47c <fiprintf>
 800c39e:	f000 f87f 	bl	800c4a0 <abort>
 800c3a2:	4b04      	ldr	r3, [pc, #16]	@ (800c3b4 <__assert_func+0x38>)
 800c3a4:	e7f4      	b.n	800c390 <__assert_func+0x14>
 800c3a6:	bf00      	nop
 800c3a8:	20000108 	.word	0x20000108
 800c3ac:	0800d036 	.word	0x0800d036
 800c3b0:	0800d008 	.word	0x0800d008
 800c3b4:	0800cffb 	.word	0x0800cffb

0800c3b8 <_calloc_r>:
 800c3b8:	b570      	push	{r4, r5, r6, lr}
 800c3ba:	fba1 5402 	umull	r5, r4, r1, r2
 800c3be:	b93c      	cbnz	r4, 800c3d0 <_calloc_r+0x18>
 800c3c0:	4629      	mov	r1, r5
 800c3c2:	f7ff f991 	bl	800b6e8 <_malloc_r>
 800c3c6:	4606      	mov	r6, r0
 800c3c8:	b928      	cbnz	r0, 800c3d6 <_calloc_r+0x1e>
 800c3ca:	2600      	movs	r6, #0
 800c3cc:	4630      	mov	r0, r6
 800c3ce:	bd70      	pop	{r4, r5, r6, pc}
 800c3d0:	220c      	movs	r2, #12
 800c3d2:	6002      	str	r2, [r0, #0]
 800c3d4:	e7f9      	b.n	800c3ca <_calloc_r+0x12>
 800c3d6:	462a      	mov	r2, r5
 800c3d8:	4621      	mov	r1, r4
 800c3da:	f7fe fa44 	bl	800a866 <memset>
 800c3de:	e7f5      	b.n	800c3cc <_calloc_r+0x14>

0800c3e0 <__ascii_mbtowc>:
 800c3e0:	b082      	sub	sp, #8
 800c3e2:	b901      	cbnz	r1, 800c3e6 <__ascii_mbtowc+0x6>
 800c3e4:	a901      	add	r1, sp, #4
 800c3e6:	b142      	cbz	r2, 800c3fa <__ascii_mbtowc+0x1a>
 800c3e8:	b14b      	cbz	r3, 800c3fe <__ascii_mbtowc+0x1e>
 800c3ea:	7813      	ldrb	r3, [r2, #0]
 800c3ec:	600b      	str	r3, [r1, #0]
 800c3ee:	7812      	ldrb	r2, [r2, #0]
 800c3f0:	1e10      	subs	r0, r2, #0
 800c3f2:	bf18      	it	ne
 800c3f4:	2001      	movne	r0, #1
 800c3f6:	b002      	add	sp, #8
 800c3f8:	4770      	bx	lr
 800c3fa:	4610      	mov	r0, r2
 800c3fc:	e7fb      	b.n	800c3f6 <__ascii_mbtowc+0x16>
 800c3fe:	f06f 0001 	mvn.w	r0, #1
 800c402:	e7f8      	b.n	800c3f6 <__ascii_mbtowc+0x16>

0800c404 <_realloc_r>:
 800c404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c408:	4680      	mov	r8, r0
 800c40a:	4615      	mov	r5, r2
 800c40c:	460c      	mov	r4, r1
 800c40e:	b921      	cbnz	r1, 800c41a <_realloc_r+0x16>
 800c410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c414:	4611      	mov	r1, r2
 800c416:	f7ff b967 	b.w	800b6e8 <_malloc_r>
 800c41a:	b92a      	cbnz	r2, 800c428 <_realloc_r+0x24>
 800c41c:	f7ff f8f0 	bl	800b600 <_free_r>
 800c420:	2400      	movs	r4, #0
 800c422:	4620      	mov	r0, r4
 800c424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c428:	f000 f841 	bl	800c4ae <_malloc_usable_size_r>
 800c42c:	4285      	cmp	r5, r0
 800c42e:	4606      	mov	r6, r0
 800c430:	d802      	bhi.n	800c438 <_realloc_r+0x34>
 800c432:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c436:	d8f4      	bhi.n	800c422 <_realloc_r+0x1e>
 800c438:	4629      	mov	r1, r5
 800c43a:	4640      	mov	r0, r8
 800c43c:	f7ff f954 	bl	800b6e8 <_malloc_r>
 800c440:	4607      	mov	r7, r0
 800c442:	2800      	cmp	r0, #0
 800c444:	d0ec      	beq.n	800c420 <_realloc_r+0x1c>
 800c446:	42b5      	cmp	r5, r6
 800c448:	462a      	mov	r2, r5
 800c44a:	4621      	mov	r1, r4
 800c44c:	bf28      	it	cs
 800c44e:	4632      	movcs	r2, r6
 800c450:	f7ff ff86 	bl	800c360 <memcpy>
 800c454:	4621      	mov	r1, r4
 800c456:	4640      	mov	r0, r8
 800c458:	f7ff f8d2 	bl	800b600 <_free_r>
 800c45c:	463c      	mov	r4, r7
 800c45e:	e7e0      	b.n	800c422 <_realloc_r+0x1e>

0800c460 <__ascii_wctomb>:
 800c460:	4603      	mov	r3, r0
 800c462:	4608      	mov	r0, r1
 800c464:	b141      	cbz	r1, 800c478 <__ascii_wctomb+0x18>
 800c466:	2aff      	cmp	r2, #255	@ 0xff
 800c468:	d904      	bls.n	800c474 <__ascii_wctomb+0x14>
 800c46a:	228a      	movs	r2, #138	@ 0x8a
 800c46c:	601a      	str	r2, [r3, #0]
 800c46e:	f04f 30ff 	mov.w	r0, #4294967295
 800c472:	4770      	bx	lr
 800c474:	700a      	strb	r2, [r1, #0]
 800c476:	2001      	movs	r0, #1
 800c478:	4770      	bx	lr
	...

0800c47c <fiprintf>:
 800c47c:	b40e      	push	{r1, r2, r3}
 800c47e:	b503      	push	{r0, r1, lr}
 800c480:	4601      	mov	r1, r0
 800c482:	ab03      	add	r3, sp, #12
 800c484:	4805      	ldr	r0, [pc, #20]	@ (800c49c <fiprintf+0x20>)
 800c486:	f853 2b04 	ldr.w	r2, [r3], #4
 800c48a:	6800      	ldr	r0, [r0, #0]
 800c48c:	9301      	str	r3, [sp, #4]
 800c48e:	f000 f83f 	bl	800c510 <_vfiprintf_r>
 800c492:	b002      	add	sp, #8
 800c494:	f85d eb04 	ldr.w	lr, [sp], #4
 800c498:	b003      	add	sp, #12
 800c49a:	4770      	bx	lr
 800c49c:	20000108 	.word	0x20000108

0800c4a0 <abort>:
 800c4a0:	b508      	push	{r3, lr}
 800c4a2:	2006      	movs	r0, #6
 800c4a4:	f000 fa08 	bl	800c8b8 <raise>
 800c4a8:	2001      	movs	r0, #1
 800c4aa:	f7f5 fd95 	bl	8001fd8 <_exit>

0800c4ae <_malloc_usable_size_r>:
 800c4ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4b2:	1f18      	subs	r0, r3, #4
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	bfbc      	itt	lt
 800c4b8:	580b      	ldrlt	r3, [r1, r0]
 800c4ba:	18c0      	addlt	r0, r0, r3
 800c4bc:	4770      	bx	lr

0800c4be <__sfputc_r>:
 800c4be:	6893      	ldr	r3, [r2, #8]
 800c4c0:	3b01      	subs	r3, #1
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	b410      	push	{r4}
 800c4c6:	6093      	str	r3, [r2, #8]
 800c4c8:	da08      	bge.n	800c4dc <__sfputc_r+0x1e>
 800c4ca:	6994      	ldr	r4, [r2, #24]
 800c4cc:	42a3      	cmp	r3, r4
 800c4ce:	db01      	blt.n	800c4d4 <__sfputc_r+0x16>
 800c4d0:	290a      	cmp	r1, #10
 800c4d2:	d103      	bne.n	800c4dc <__sfputc_r+0x1e>
 800c4d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4d8:	f000 b932 	b.w	800c740 <__swbuf_r>
 800c4dc:	6813      	ldr	r3, [r2, #0]
 800c4de:	1c58      	adds	r0, r3, #1
 800c4e0:	6010      	str	r0, [r2, #0]
 800c4e2:	7019      	strb	r1, [r3, #0]
 800c4e4:	4608      	mov	r0, r1
 800c4e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4ea:	4770      	bx	lr

0800c4ec <__sfputs_r>:
 800c4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ee:	4606      	mov	r6, r0
 800c4f0:	460f      	mov	r7, r1
 800c4f2:	4614      	mov	r4, r2
 800c4f4:	18d5      	adds	r5, r2, r3
 800c4f6:	42ac      	cmp	r4, r5
 800c4f8:	d101      	bne.n	800c4fe <__sfputs_r+0x12>
 800c4fa:	2000      	movs	r0, #0
 800c4fc:	e007      	b.n	800c50e <__sfputs_r+0x22>
 800c4fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c502:	463a      	mov	r2, r7
 800c504:	4630      	mov	r0, r6
 800c506:	f7ff ffda 	bl	800c4be <__sfputc_r>
 800c50a:	1c43      	adds	r3, r0, #1
 800c50c:	d1f3      	bne.n	800c4f6 <__sfputs_r+0xa>
 800c50e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c510 <_vfiprintf_r>:
 800c510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c514:	460d      	mov	r5, r1
 800c516:	b09d      	sub	sp, #116	@ 0x74
 800c518:	4614      	mov	r4, r2
 800c51a:	4698      	mov	r8, r3
 800c51c:	4606      	mov	r6, r0
 800c51e:	b118      	cbz	r0, 800c528 <_vfiprintf_r+0x18>
 800c520:	6a03      	ldr	r3, [r0, #32]
 800c522:	b90b      	cbnz	r3, 800c528 <_vfiprintf_r+0x18>
 800c524:	f7fe f906 	bl	800a734 <__sinit>
 800c528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c52a:	07d9      	lsls	r1, r3, #31
 800c52c:	d405      	bmi.n	800c53a <_vfiprintf_r+0x2a>
 800c52e:	89ab      	ldrh	r3, [r5, #12]
 800c530:	059a      	lsls	r2, r3, #22
 800c532:	d402      	bmi.n	800c53a <_vfiprintf_r+0x2a>
 800c534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c536:	f7fe fa14 	bl	800a962 <__retarget_lock_acquire_recursive>
 800c53a:	89ab      	ldrh	r3, [r5, #12]
 800c53c:	071b      	lsls	r3, r3, #28
 800c53e:	d501      	bpl.n	800c544 <_vfiprintf_r+0x34>
 800c540:	692b      	ldr	r3, [r5, #16]
 800c542:	b99b      	cbnz	r3, 800c56c <_vfiprintf_r+0x5c>
 800c544:	4629      	mov	r1, r5
 800c546:	4630      	mov	r0, r6
 800c548:	f000 f938 	bl	800c7bc <__swsetup_r>
 800c54c:	b170      	cbz	r0, 800c56c <_vfiprintf_r+0x5c>
 800c54e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c550:	07dc      	lsls	r4, r3, #31
 800c552:	d504      	bpl.n	800c55e <_vfiprintf_r+0x4e>
 800c554:	f04f 30ff 	mov.w	r0, #4294967295
 800c558:	b01d      	add	sp, #116	@ 0x74
 800c55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c55e:	89ab      	ldrh	r3, [r5, #12]
 800c560:	0598      	lsls	r0, r3, #22
 800c562:	d4f7      	bmi.n	800c554 <_vfiprintf_r+0x44>
 800c564:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c566:	f7fe f9fd 	bl	800a964 <__retarget_lock_release_recursive>
 800c56a:	e7f3      	b.n	800c554 <_vfiprintf_r+0x44>
 800c56c:	2300      	movs	r3, #0
 800c56e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c570:	2320      	movs	r3, #32
 800c572:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c576:	f8cd 800c 	str.w	r8, [sp, #12]
 800c57a:	2330      	movs	r3, #48	@ 0x30
 800c57c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c72c <_vfiprintf_r+0x21c>
 800c580:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c584:	f04f 0901 	mov.w	r9, #1
 800c588:	4623      	mov	r3, r4
 800c58a:	469a      	mov	sl, r3
 800c58c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c590:	b10a      	cbz	r2, 800c596 <_vfiprintf_r+0x86>
 800c592:	2a25      	cmp	r2, #37	@ 0x25
 800c594:	d1f9      	bne.n	800c58a <_vfiprintf_r+0x7a>
 800c596:	ebba 0b04 	subs.w	fp, sl, r4
 800c59a:	d00b      	beq.n	800c5b4 <_vfiprintf_r+0xa4>
 800c59c:	465b      	mov	r3, fp
 800c59e:	4622      	mov	r2, r4
 800c5a0:	4629      	mov	r1, r5
 800c5a2:	4630      	mov	r0, r6
 800c5a4:	f7ff ffa2 	bl	800c4ec <__sfputs_r>
 800c5a8:	3001      	adds	r0, #1
 800c5aa:	f000 80a7 	beq.w	800c6fc <_vfiprintf_r+0x1ec>
 800c5ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5b0:	445a      	add	r2, fp
 800c5b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5b4:	f89a 3000 	ldrb.w	r3, [sl]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	f000 809f 	beq.w	800c6fc <_vfiprintf_r+0x1ec>
 800c5be:	2300      	movs	r3, #0
 800c5c0:	f04f 32ff 	mov.w	r2, #4294967295
 800c5c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5c8:	f10a 0a01 	add.w	sl, sl, #1
 800c5cc:	9304      	str	r3, [sp, #16]
 800c5ce:	9307      	str	r3, [sp, #28]
 800c5d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c5d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c5d6:	4654      	mov	r4, sl
 800c5d8:	2205      	movs	r2, #5
 800c5da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5de:	4853      	ldr	r0, [pc, #332]	@ (800c72c <_vfiprintf_r+0x21c>)
 800c5e0:	f7f3 fdf6 	bl	80001d0 <memchr>
 800c5e4:	9a04      	ldr	r2, [sp, #16]
 800c5e6:	b9d8      	cbnz	r0, 800c620 <_vfiprintf_r+0x110>
 800c5e8:	06d1      	lsls	r1, r2, #27
 800c5ea:	bf44      	itt	mi
 800c5ec:	2320      	movmi	r3, #32
 800c5ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5f2:	0713      	lsls	r3, r2, #28
 800c5f4:	bf44      	itt	mi
 800c5f6:	232b      	movmi	r3, #43	@ 0x2b
 800c5f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5fc:	f89a 3000 	ldrb.w	r3, [sl]
 800c600:	2b2a      	cmp	r3, #42	@ 0x2a
 800c602:	d015      	beq.n	800c630 <_vfiprintf_r+0x120>
 800c604:	9a07      	ldr	r2, [sp, #28]
 800c606:	4654      	mov	r4, sl
 800c608:	2000      	movs	r0, #0
 800c60a:	f04f 0c0a 	mov.w	ip, #10
 800c60e:	4621      	mov	r1, r4
 800c610:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c614:	3b30      	subs	r3, #48	@ 0x30
 800c616:	2b09      	cmp	r3, #9
 800c618:	d94b      	bls.n	800c6b2 <_vfiprintf_r+0x1a2>
 800c61a:	b1b0      	cbz	r0, 800c64a <_vfiprintf_r+0x13a>
 800c61c:	9207      	str	r2, [sp, #28]
 800c61e:	e014      	b.n	800c64a <_vfiprintf_r+0x13a>
 800c620:	eba0 0308 	sub.w	r3, r0, r8
 800c624:	fa09 f303 	lsl.w	r3, r9, r3
 800c628:	4313      	orrs	r3, r2
 800c62a:	9304      	str	r3, [sp, #16]
 800c62c:	46a2      	mov	sl, r4
 800c62e:	e7d2      	b.n	800c5d6 <_vfiprintf_r+0xc6>
 800c630:	9b03      	ldr	r3, [sp, #12]
 800c632:	1d19      	adds	r1, r3, #4
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	9103      	str	r1, [sp, #12]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	bfbb      	ittet	lt
 800c63c:	425b      	neglt	r3, r3
 800c63e:	f042 0202 	orrlt.w	r2, r2, #2
 800c642:	9307      	strge	r3, [sp, #28]
 800c644:	9307      	strlt	r3, [sp, #28]
 800c646:	bfb8      	it	lt
 800c648:	9204      	strlt	r2, [sp, #16]
 800c64a:	7823      	ldrb	r3, [r4, #0]
 800c64c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c64e:	d10a      	bne.n	800c666 <_vfiprintf_r+0x156>
 800c650:	7863      	ldrb	r3, [r4, #1]
 800c652:	2b2a      	cmp	r3, #42	@ 0x2a
 800c654:	d132      	bne.n	800c6bc <_vfiprintf_r+0x1ac>
 800c656:	9b03      	ldr	r3, [sp, #12]
 800c658:	1d1a      	adds	r2, r3, #4
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	9203      	str	r2, [sp, #12]
 800c65e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c662:	3402      	adds	r4, #2
 800c664:	9305      	str	r3, [sp, #20]
 800c666:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c73c <_vfiprintf_r+0x22c>
 800c66a:	7821      	ldrb	r1, [r4, #0]
 800c66c:	2203      	movs	r2, #3
 800c66e:	4650      	mov	r0, sl
 800c670:	f7f3 fdae 	bl	80001d0 <memchr>
 800c674:	b138      	cbz	r0, 800c686 <_vfiprintf_r+0x176>
 800c676:	9b04      	ldr	r3, [sp, #16]
 800c678:	eba0 000a 	sub.w	r0, r0, sl
 800c67c:	2240      	movs	r2, #64	@ 0x40
 800c67e:	4082      	lsls	r2, r0
 800c680:	4313      	orrs	r3, r2
 800c682:	3401      	adds	r4, #1
 800c684:	9304      	str	r3, [sp, #16]
 800c686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c68a:	4829      	ldr	r0, [pc, #164]	@ (800c730 <_vfiprintf_r+0x220>)
 800c68c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c690:	2206      	movs	r2, #6
 800c692:	f7f3 fd9d 	bl	80001d0 <memchr>
 800c696:	2800      	cmp	r0, #0
 800c698:	d03f      	beq.n	800c71a <_vfiprintf_r+0x20a>
 800c69a:	4b26      	ldr	r3, [pc, #152]	@ (800c734 <_vfiprintf_r+0x224>)
 800c69c:	bb1b      	cbnz	r3, 800c6e6 <_vfiprintf_r+0x1d6>
 800c69e:	9b03      	ldr	r3, [sp, #12]
 800c6a0:	3307      	adds	r3, #7
 800c6a2:	f023 0307 	bic.w	r3, r3, #7
 800c6a6:	3308      	adds	r3, #8
 800c6a8:	9303      	str	r3, [sp, #12]
 800c6aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6ac:	443b      	add	r3, r7
 800c6ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6b0:	e76a      	b.n	800c588 <_vfiprintf_r+0x78>
 800c6b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6b6:	460c      	mov	r4, r1
 800c6b8:	2001      	movs	r0, #1
 800c6ba:	e7a8      	b.n	800c60e <_vfiprintf_r+0xfe>
 800c6bc:	2300      	movs	r3, #0
 800c6be:	3401      	adds	r4, #1
 800c6c0:	9305      	str	r3, [sp, #20]
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	f04f 0c0a 	mov.w	ip, #10
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6ce:	3a30      	subs	r2, #48	@ 0x30
 800c6d0:	2a09      	cmp	r2, #9
 800c6d2:	d903      	bls.n	800c6dc <_vfiprintf_r+0x1cc>
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d0c6      	beq.n	800c666 <_vfiprintf_r+0x156>
 800c6d8:	9105      	str	r1, [sp, #20]
 800c6da:	e7c4      	b.n	800c666 <_vfiprintf_r+0x156>
 800c6dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	e7f0      	b.n	800c6c8 <_vfiprintf_r+0x1b8>
 800c6e6:	ab03      	add	r3, sp, #12
 800c6e8:	9300      	str	r3, [sp, #0]
 800c6ea:	462a      	mov	r2, r5
 800c6ec:	4b12      	ldr	r3, [pc, #72]	@ (800c738 <_vfiprintf_r+0x228>)
 800c6ee:	a904      	add	r1, sp, #16
 800c6f0:	4630      	mov	r0, r6
 800c6f2:	f7fd fbdb 	bl	8009eac <_printf_float>
 800c6f6:	4607      	mov	r7, r0
 800c6f8:	1c78      	adds	r0, r7, #1
 800c6fa:	d1d6      	bne.n	800c6aa <_vfiprintf_r+0x19a>
 800c6fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c6fe:	07d9      	lsls	r1, r3, #31
 800c700:	d405      	bmi.n	800c70e <_vfiprintf_r+0x1fe>
 800c702:	89ab      	ldrh	r3, [r5, #12]
 800c704:	059a      	lsls	r2, r3, #22
 800c706:	d402      	bmi.n	800c70e <_vfiprintf_r+0x1fe>
 800c708:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c70a:	f7fe f92b 	bl	800a964 <__retarget_lock_release_recursive>
 800c70e:	89ab      	ldrh	r3, [r5, #12]
 800c710:	065b      	lsls	r3, r3, #25
 800c712:	f53f af1f 	bmi.w	800c554 <_vfiprintf_r+0x44>
 800c716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c718:	e71e      	b.n	800c558 <_vfiprintf_r+0x48>
 800c71a:	ab03      	add	r3, sp, #12
 800c71c:	9300      	str	r3, [sp, #0]
 800c71e:	462a      	mov	r2, r5
 800c720:	4b05      	ldr	r3, [pc, #20]	@ (800c738 <_vfiprintf_r+0x228>)
 800c722:	a904      	add	r1, sp, #16
 800c724:	4630      	mov	r0, r6
 800c726:	f7fd fe59 	bl	800a3dc <_printf_i>
 800c72a:	e7e4      	b.n	800c6f6 <_vfiprintf_r+0x1e6>
 800c72c:	0800cfe0 	.word	0x0800cfe0
 800c730:	0800cfea 	.word	0x0800cfea
 800c734:	08009ead 	.word	0x08009ead
 800c738:	0800c4ed 	.word	0x0800c4ed
 800c73c:	0800cfe6 	.word	0x0800cfe6

0800c740 <__swbuf_r>:
 800c740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c742:	460e      	mov	r6, r1
 800c744:	4614      	mov	r4, r2
 800c746:	4605      	mov	r5, r0
 800c748:	b118      	cbz	r0, 800c752 <__swbuf_r+0x12>
 800c74a:	6a03      	ldr	r3, [r0, #32]
 800c74c:	b90b      	cbnz	r3, 800c752 <__swbuf_r+0x12>
 800c74e:	f7fd fff1 	bl	800a734 <__sinit>
 800c752:	69a3      	ldr	r3, [r4, #24]
 800c754:	60a3      	str	r3, [r4, #8]
 800c756:	89a3      	ldrh	r3, [r4, #12]
 800c758:	071a      	lsls	r2, r3, #28
 800c75a:	d501      	bpl.n	800c760 <__swbuf_r+0x20>
 800c75c:	6923      	ldr	r3, [r4, #16]
 800c75e:	b943      	cbnz	r3, 800c772 <__swbuf_r+0x32>
 800c760:	4621      	mov	r1, r4
 800c762:	4628      	mov	r0, r5
 800c764:	f000 f82a 	bl	800c7bc <__swsetup_r>
 800c768:	b118      	cbz	r0, 800c772 <__swbuf_r+0x32>
 800c76a:	f04f 37ff 	mov.w	r7, #4294967295
 800c76e:	4638      	mov	r0, r7
 800c770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c772:	6823      	ldr	r3, [r4, #0]
 800c774:	6922      	ldr	r2, [r4, #16]
 800c776:	1a98      	subs	r0, r3, r2
 800c778:	6963      	ldr	r3, [r4, #20]
 800c77a:	b2f6      	uxtb	r6, r6
 800c77c:	4283      	cmp	r3, r0
 800c77e:	4637      	mov	r7, r6
 800c780:	dc05      	bgt.n	800c78e <__swbuf_r+0x4e>
 800c782:	4621      	mov	r1, r4
 800c784:	4628      	mov	r0, r5
 800c786:	f7ff fd99 	bl	800c2bc <_fflush_r>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	d1ed      	bne.n	800c76a <__swbuf_r+0x2a>
 800c78e:	68a3      	ldr	r3, [r4, #8]
 800c790:	3b01      	subs	r3, #1
 800c792:	60a3      	str	r3, [r4, #8]
 800c794:	6823      	ldr	r3, [r4, #0]
 800c796:	1c5a      	adds	r2, r3, #1
 800c798:	6022      	str	r2, [r4, #0]
 800c79a:	701e      	strb	r6, [r3, #0]
 800c79c:	6962      	ldr	r2, [r4, #20]
 800c79e:	1c43      	adds	r3, r0, #1
 800c7a0:	429a      	cmp	r2, r3
 800c7a2:	d004      	beq.n	800c7ae <__swbuf_r+0x6e>
 800c7a4:	89a3      	ldrh	r3, [r4, #12]
 800c7a6:	07db      	lsls	r3, r3, #31
 800c7a8:	d5e1      	bpl.n	800c76e <__swbuf_r+0x2e>
 800c7aa:	2e0a      	cmp	r6, #10
 800c7ac:	d1df      	bne.n	800c76e <__swbuf_r+0x2e>
 800c7ae:	4621      	mov	r1, r4
 800c7b0:	4628      	mov	r0, r5
 800c7b2:	f7ff fd83 	bl	800c2bc <_fflush_r>
 800c7b6:	2800      	cmp	r0, #0
 800c7b8:	d0d9      	beq.n	800c76e <__swbuf_r+0x2e>
 800c7ba:	e7d6      	b.n	800c76a <__swbuf_r+0x2a>

0800c7bc <__swsetup_r>:
 800c7bc:	b538      	push	{r3, r4, r5, lr}
 800c7be:	4b29      	ldr	r3, [pc, #164]	@ (800c864 <__swsetup_r+0xa8>)
 800c7c0:	4605      	mov	r5, r0
 800c7c2:	6818      	ldr	r0, [r3, #0]
 800c7c4:	460c      	mov	r4, r1
 800c7c6:	b118      	cbz	r0, 800c7d0 <__swsetup_r+0x14>
 800c7c8:	6a03      	ldr	r3, [r0, #32]
 800c7ca:	b90b      	cbnz	r3, 800c7d0 <__swsetup_r+0x14>
 800c7cc:	f7fd ffb2 	bl	800a734 <__sinit>
 800c7d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7d4:	0719      	lsls	r1, r3, #28
 800c7d6:	d422      	bmi.n	800c81e <__swsetup_r+0x62>
 800c7d8:	06da      	lsls	r2, r3, #27
 800c7da:	d407      	bmi.n	800c7ec <__swsetup_r+0x30>
 800c7dc:	2209      	movs	r2, #9
 800c7de:	602a      	str	r2, [r5, #0]
 800c7e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7e4:	81a3      	strh	r3, [r4, #12]
 800c7e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ea:	e033      	b.n	800c854 <__swsetup_r+0x98>
 800c7ec:	0758      	lsls	r0, r3, #29
 800c7ee:	d512      	bpl.n	800c816 <__swsetup_r+0x5a>
 800c7f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c7f2:	b141      	cbz	r1, 800c806 <__swsetup_r+0x4a>
 800c7f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7f8:	4299      	cmp	r1, r3
 800c7fa:	d002      	beq.n	800c802 <__swsetup_r+0x46>
 800c7fc:	4628      	mov	r0, r5
 800c7fe:	f7fe feff 	bl	800b600 <_free_r>
 800c802:	2300      	movs	r3, #0
 800c804:	6363      	str	r3, [r4, #52]	@ 0x34
 800c806:	89a3      	ldrh	r3, [r4, #12]
 800c808:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c80c:	81a3      	strh	r3, [r4, #12]
 800c80e:	2300      	movs	r3, #0
 800c810:	6063      	str	r3, [r4, #4]
 800c812:	6923      	ldr	r3, [r4, #16]
 800c814:	6023      	str	r3, [r4, #0]
 800c816:	89a3      	ldrh	r3, [r4, #12]
 800c818:	f043 0308 	orr.w	r3, r3, #8
 800c81c:	81a3      	strh	r3, [r4, #12]
 800c81e:	6923      	ldr	r3, [r4, #16]
 800c820:	b94b      	cbnz	r3, 800c836 <__swsetup_r+0x7a>
 800c822:	89a3      	ldrh	r3, [r4, #12]
 800c824:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c82c:	d003      	beq.n	800c836 <__swsetup_r+0x7a>
 800c82e:	4621      	mov	r1, r4
 800c830:	4628      	mov	r0, r5
 800c832:	f000 f883 	bl	800c93c <__smakebuf_r>
 800c836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c83a:	f013 0201 	ands.w	r2, r3, #1
 800c83e:	d00a      	beq.n	800c856 <__swsetup_r+0x9a>
 800c840:	2200      	movs	r2, #0
 800c842:	60a2      	str	r2, [r4, #8]
 800c844:	6962      	ldr	r2, [r4, #20]
 800c846:	4252      	negs	r2, r2
 800c848:	61a2      	str	r2, [r4, #24]
 800c84a:	6922      	ldr	r2, [r4, #16]
 800c84c:	b942      	cbnz	r2, 800c860 <__swsetup_r+0xa4>
 800c84e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c852:	d1c5      	bne.n	800c7e0 <__swsetup_r+0x24>
 800c854:	bd38      	pop	{r3, r4, r5, pc}
 800c856:	0799      	lsls	r1, r3, #30
 800c858:	bf58      	it	pl
 800c85a:	6962      	ldrpl	r2, [r4, #20]
 800c85c:	60a2      	str	r2, [r4, #8]
 800c85e:	e7f4      	b.n	800c84a <__swsetup_r+0x8e>
 800c860:	2000      	movs	r0, #0
 800c862:	e7f7      	b.n	800c854 <__swsetup_r+0x98>
 800c864:	20000108 	.word	0x20000108

0800c868 <_raise_r>:
 800c868:	291f      	cmp	r1, #31
 800c86a:	b538      	push	{r3, r4, r5, lr}
 800c86c:	4605      	mov	r5, r0
 800c86e:	460c      	mov	r4, r1
 800c870:	d904      	bls.n	800c87c <_raise_r+0x14>
 800c872:	2316      	movs	r3, #22
 800c874:	6003      	str	r3, [r0, #0]
 800c876:	f04f 30ff 	mov.w	r0, #4294967295
 800c87a:	bd38      	pop	{r3, r4, r5, pc}
 800c87c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c87e:	b112      	cbz	r2, 800c886 <_raise_r+0x1e>
 800c880:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c884:	b94b      	cbnz	r3, 800c89a <_raise_r+0x32>
 800c886:	4628      	mov	r0, r5
 800c888:	f000 f830 	bl	800c8ec <_getpid_r>
 800c88c:	4622      	mov	r2, r4
 800c88e:	4601      	mov	r1, r0
 800c890:	4628      	mov	r0, r5
 800c892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c896:	f000 b817 	b.w	800c8c8 <_kill_r>
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d00a      	beq.n	800c8b4 <_raise_r+0x4c>
 800c89e:	1c59      	adds	r1, r3, #1
 800c8a0:	d103      	bne.n	800c8aa <_raise_r+0x42>
 800c8a2:	2316      	movs	r3, #22
 800c8a4:	6003      	str	r3, [r0, #0]
 800c8a6:	2001      	movs	r0, #1
 800c8a8:	e7e7      	b.n	800c87a <_raise_r+0x12>
 800c8aa:	2100      	movs	r1, #0
 800c8ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	4798      	blx	r3
 800c8b4:	2000      	movs	r0, #0
 800c8b6:	e7e0      	b.n	800c87a <_raise_r+0x12>

0800c8b8 <raise>:
 800c8b8:	4b02      	ldr	r3, [pc, #8]	@ (800c8c4 <raise+0xc>)
 800c8ba:	4601      	mov	r1, r0
 800c8bc:	6818      	ldr	r0, [r3, #0]
 800c8be:	f7ff bfd3 	b.w	800c868 <_raise_r>
 800c8c2:	bf00      	nop
 800c8c4:	20000108 	.word	0x20000108

0800c8c8 <_kill_r>:
 800c8c8:	b538      	push	{r3, r4, r5, lr}
 800c8ca:	4d07      	ldr	r5, [pc, #28]	@ (800c8e8 <_kill_r+0x20>)
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	4604      	mov	r4, r0
 800c8d0:	4608      	mov	r0, r1
 800c8d2:	4611      	mov	r1, r2
 800c8d4:	602b      	str	r3, [r5, #0]
 800c8d6:	f7f5 fb6f 	bl	8001fb8 <_kill>
 800c8da:	1c43      	adds	r3, r0, #1
 800c8dc:	d102      	bne.n	800c8e4 <_kill_r+0x1c>
 800c8de:	682b      	ldr	r3, [r5, #0]
 800c8e0:	b103      	cbz	r3, 800c8e4 <_kill_r+0x1c>
 800c8e2:	6023      	str	r3, [r4, #0]
 800c8e4:	bd38      	pop	{r3, r4, r5, pc}
 800c8e6:	bf00      	nop
 800c8e8:	2000218c 	.word	0x2000218c

0800c8ec <_getpid_r>:
 800c8ec:	f7f5 bb5c 	b.w	8001fa8 <_getpid>

0800c8f0 <__swhatbuf_r>:
 800c8f0:	b570      	push	{r4, r5, r6, lr}
 800c8f2:	460c      	mov	r4, r1
 800c8f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8f8:	2900      	cmp	r1, #0
 800c8fa:	b096      	sub	sp, #88	@ 0x58
 800c8fc:	4615      	mov	r5, r2
 800c8fe:	461e      	mov	r6, r3
 800c900:	da0d      	bge.n	800c91e <__swhatbuf_r+0x2e>
 800c902:	89a3      	ldrh	r3, [r4, #12]
 800c904:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c908:	f04f 0100 	mov.w	r1, #0
 800c90c:	bf14      	ite	ne
 800c90e:	2340      	movne	r3, #64	@ 0x40
 800c910:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c914:	2000      	movs	r0, #0
 800c916:	6031      	str	r1, [r6, #0]
 800c918:	602b      	str	r3, [r5, #0]
 800c91a:	b016      	add	sp, #88	@ 0x58
 800c91c:	bd70      	pop	{r4, r5, r6, pc}
 800c91e:	466a      	mov	r2, sp
 800c920:	f000 f848 	bl	800c9b4 <_fstat_r>
 800c924:	2800      	cmp	r0, #0
 800c926:	dbec      	blt.n	800c902 <__swhatbuf_r+0x12>
 800c928:	9901      	ldr	r1, [sp, #4]
 800c92a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c92e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c932:	4259      	negs	r1, r3
 800c934:	4159      	adcs	r1, r3
 800c936:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c93a:	e7eb      	b.n	800c914 <__swhatbuf_r+0x24>

0800c93c <__smakebuf_r>:
 800c93c:	898b      	ldrh	r3, [r1, #12]
 800c93e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c940:	079d      	lsls	r5, r3, #30
 800c942:	4606      	mov	r6, r0
 800c944:	460c      	mov	r4, r1
 800c946:	d507      	bpl.n	800c958 <__smakebuf_r+0x1c>
 800c948:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c94c:	6023      	str	r3, [r4, #0]
 800c94e:	6123      	str	r3, [r4, #16]
 800c950:	2301      	movs	r3, #1
 800c952:	6163      	str	r3, [r4, #20]
 800c954:	b003      	add	sp, #12
 800c956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c958:	ab01      	add	r3, sp, #4
 800c95a:	466a      	mov	r2, sp
 800c95c:	f7ff ffc8 	bl	800c8f0 <__swhatbuf_r>
 800c960:	9f00      	ldr	r7, [sp, #0]
 800c962:	4605      	mov	r5, r0
 800c964:	4639      	mov	r1, r7
 800c966:	4630      	mov	r0, r6
 800c968:	f7fe febe 	bl	800b6e8 <_malloc_r>
 800c96c:	b948      	cbnz	r0, 800c982 <__smakebuf_r+0x46>
 800c96e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c972:	059a      	lsls	r2, r3, #22
 800c974:	d4ee      	bmi.n	800c954 <__smakebuf_r+0x18>
 800c976:	f023 0303 	bic.w	r3, r3, #3
 800c97a:	f043 0302 	orr.w	r3, r3, #2
 800c97e:	81a3      	strh	r3, [r4, #12]
 800c980:	e7e2      	b.n	800c948 <__smakebuf_r+0xc>
 800c982:	89a3      	ldrh	r3, [r4, #12]
 800c984:	6020      	str	r0, [r4, #0]
 800c986:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c98a:	81a3      	strh	r3, [r4, #12]
 800c98c:	9b01      	ldr	r3, [sp, #4]
 800c98e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c992:	b15b      	cbz	r3, 800c9ac <__smakebuf_r+0x70>
 800c994:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c998:	4630      	mov	r0, r6
 800c99a:	f000 f81d 	bl	800c9d8 <_isatty_r>
 800c99e:	b128      	cbz	r0, 800c9ac <__smakebuf_r+0x70>
 800c9a0:	89a3      	ldrh	r3, [r4, #12]
 800c9a2:	f023 0303 	bic.w	r3, r3, #3
 800c9a6:	f043 0301 	orr.w	r3, r3, #1
 800c9aa:	81a3      	strh	r3, [r4, #12]
 800c9ac:	89a3      	ldrh	r3, [r4, #12]
 800c9ae:	431d      	orrs	r5, r3
 800c9b0:	81a5      	strh	r5, [r4, #12]
 800c9b2:	e7cf      	b.n	800c954 <__smakebuf_r+0x18>

0800c9b4 <_fstat_r>:
 800c9b4:	b538      	push	{r3, r4, r5, lr}
 800c9b6:	4d07      	ldr	r5, [pc, #28]	@ (800c9d4 <_fstat_r+0x20>)
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	4604      	mov	r4, r0
 800c9bc:	4608      	mov	r0, r1
 800c9be:	4611      	mov	r1, r2
 800c9c0:	602b      	str	r3, [r5, #0]
 800c9c2:	f7f5 fb59 	bl	8002078 <_fstat>
 800c9c6:	1c43      	adds	r3, r0, #1
 800c9c8:	d102      	bne.n	800c9d0 <_fstat_r+0x1c>
 800c9ca:	682b      	ldr	r3, [r5, #0]
 800c9cc:	b103      	cbz	r3, 800c9d0 <_fstat_r+0x1c>
 800c9ce:	6023      	str	r3, [r4, #0]
 800c9d0:	bd38      	pop	{r3, r4, r5, pc}
 800c9d2:	bf00      	nop
 800c9d4:	2000218c 	.word	0x2000218c

0800c9d8 <_isatty_r>:
 800c9d8:	b538      	push	{r3, r4, r5, lr}
 800c9da:	4d06      	ldr	r5, [pc, #24]	@ (800c9f4 <_isatty_r+0x1c>)
 800c9dc:	2300      	movs	r3, #0
 800c9de:	4604      	mov	r4, r0
 800c9e0:	4608      	mov	r0, r1
 800c9e2:	602b      	str	r3, [r5, #0]
 800c9e4:	f7f5 fb58 	bl	8002098 <_isatty>
 800c9e8:	1c43      	adds	r3, r0, #1
 800c9ea:	d102      	bne.n	800c9f2 <_isatty_r+0x1a>
 800c9ec:	682b      	ldr	r3, [r5, #0]
 800c9ee:	b103      	cbz	r3, 800c9f2 <_isatty_r+0x1a>
 800c9f0:	6023      	str	r3, [r4, #0]
 800c9f2:	bd38      	pop	{r3, r4, r5, pc}
 800c9f4:	2000218c 	.word	0x2000218c

0800c9f8 <atan2f>:
 800c9f8:	f000 b828 	b.w	800ca4c <__ieee754_atan2f>

0800c9fc <sqrtf>:
 800c9fc:	b508      	push	{r3, lr}
 800c9fe:	ed2d 8b02 	vpush	{d8}
 800ca02:	eeb0 8a40 	vmov.f32	s16, s0
 800ca06:	f000 f81e 	bl	800ca46 <__ieee754_sqrtf>
 800ca0a:	eeb4 8a48 	vcmp.f32	s16, s16
 800ca0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca12:	d60c      	bvs.n	800ca2e <sqrtf+0x32>
 800ca14:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800ca34 <sqrtf+0x38>
 800ca18:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ca1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca20:	d505      	bpl.n	800ca2e <sqrtf+0x32>
 800ca22:	f7fd ff73 	bl	800a90c <__errno>
 800ca26:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ca2a:	2321      	movs	r3, #33	@ 0x21
 800ca2c:	6003      	str	r3, [r0, #0]
 800ca2e:	ecbd 8b02 	vpop	{d8}
 800ca32:	bd08      	pop	{r3, pc}
 800ca34:	00000000 	.word	0x00000000

0800ca38 <fabsf>:
 800ca38:	ee10 3a10 	vmov	r3, s0
 800ca3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ca40:	ee00 3a10 	vmov	s0, r3
 800ca44:	4770      	bx	lr

0800ca46 <__ieee754_sqrtf>:
 800ca46:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ca4a:	4770      	bx	lr

0800ca4c <__ieee754_atan2f>:
 800ca4c:	ee10 2a90 	vmov	r2, s1
 800ca50:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800ca54:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ca58:	b510      	push	{r4, lr}
 800ca5a:	eef0 7a40 	vmov.f32	s15, s0
 800ca5e:	d806      	bhi.n	800ca6e <__ieee754_atan2f+0x22>
 800ca60:	ee10 0a10 	vmov	r0, s0
 800ca64:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800ca68:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ca6c:	d904      	bls.n	800ca78 <__ieee754_atan2f+0x2c>
 800ca6e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ca72:	eeb0 0a67 	vmov.f32	s0, s15
 800ca76:	bd10      	pop	{r4, pc}
 800ca78:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800ca7c:	d103      	bne.n	800ca86 <__ieee754_atan2f+0x3a>
 800ca7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca82:	f000 b883 	b.w	800cb8c <atanf>
 800ca86:	1794      	asrs	r4, r2, #30
 800ca88:	f004 0402 	and.w	r4, r4, #2
 800ca8c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800ca90:	b943      	cbnz	r3, 800caa4 <__ieee754_atan2f+0x58>
 800ca92:	2c02      	cmp	r4, #2
 800ca94:	d05e      	beq.n	800cb54 <__ieee754_atan2f+0x108>
 800ca96:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cb68 <__ieee754_atan2f+0x11c>
 800ca9a:	2c03      	cmp	r4, #3
 800ca9c:	bf08      	it	eq
 800ca9e:	eef0 7a47 	vmoveq.f32	s15, s14
 800caa2:	e7e6      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800caa4:	b941      	cbnz	r1, 800cab8 <__ieee754_atan2f+0x6c>
 800caa6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800cb6c <__ieee754_atan2f+0x120>
 800caaa:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cb70 <__ieee754_atan2f+0x124>
 800caae:	2800      	cmp	r0, #0
 800cab0:	bfb8      	it	lt
 800cab2:	eef0 7a47 	vmovlt.f32	s15, s14
 800cab6:	e7dc      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cab8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cabc:	d110      	bne.n	800cae0 <__ieee754_atan2f+0x94>
 800cabe:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cac2:	f104 34ff 	add.w	r4, r4, #4294967295
 800cac6:	d107      	bne.n	800cad8 <__ieee754_atan2f+0x8c>
 800cac8:	2c02      	cmp	r4, #2
 800caca:	d846      	bhi.n	800cb5a <__ieee754_atan2f+0x10e>
 800cacc:	4b29      	ldr	r3, [pc, #164]	@ (800cb74 <__ieee754_atan2f+0x128>)
 800cace:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cad2:	edd3 7a00 	vldr	s15, [r3]
 800cad6:	e7cc      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cad8:	2c02      	cmp	r4, #2
 800cada:	d841      	bhi.n	800cb60 <__ieee754_atan2f+0x114>
 800cadc:	4b26      	ldr	r3, [pc, #152]	@ (800cb78 <__ieee754_atan2f+0x12c>)
 800cade:	e7f6      	b.n	800cace <__ieee754_atan2f+0x82>
 800cae0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cae4:	d0df      	beq.n	800caa6 <__ieee754_atan2f+0x5a>
 800cae6:	1a5b      	subs	r3, r3, r1
 800cae8:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800caec:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800caf0:	da1a      	bge.n	800cb28 <__ieee754_atan2f+0xdc>
 800caf2:	2a00      	cmp	r2, #0
 800caf4:	da01      	bge.n	800cafa <__ieee754_atan2f+0xae>
 800caf6:	313c      	adds	r1, #60	@ 0x3c
 800caf8:	db19      	blt.n	800cb2e <__ieee754_atan2f+0xe2>
 800cafa:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800cafe:	f7ff ff9b 	bl	800ca38 <fabsf>
 800cb02:	f000 f843 	bl	800cb8c <atanf>
 800cb06:	eef0 7a40 	vmov.f32	s15, s0
 800cb0a:	2c01      	cmp	r4, #1
 800cb0c:	d012      	beq.n	800cb34 <__ieee754_atan2f+0xe8>
 800cb0e:	2c02      	cmp	r4, #2
 800cb10:	d017      	beq.n	800cb42 <__ieee754_atan2f+0xf6>
 800cb12:	2c00      	cmp	r4, #0
 800cb14:	d0ad      	beq.n	800ca72 <__ieee754_atan2f+0x26>
 800cb16:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800cb7c <__ieee754_atan2f+0x130>
 800cb1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb1e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800cb80 <__ieee754_atan2f+0x134>
 800cb22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb26:	e7a4      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cb28:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800cb6c <__ieee754_atan2f+0x120>
 800cb2c:	e7ed      	b.n	800cb0a <__ieee754_atan2f+0xbe>
 800cb2e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cb84 <__ieee754_atan2f+0x138>
 800cb32:	e7ea      	b.n	800cb0a <__ieee754_atan2f+0xbe>
 800cb34:	ee17 3a90 	vmov	r3, s15
 800cb38:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800cb3c:	ee07 3a90 	vmov	s15, r3
 800cb40:	e797      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cb42:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800cb7c <__ieee754_atan2f+0x130>
 800cb46:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb4a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800cb80 <__ieee754_atan2f+0x134>
 800cb4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb52:	e78e      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cb54:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800cb80 <__ieee754_atan2f+0x134>
 800cb58:	e78b      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cb5a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800cb88 <__ieee754_atan2f+0x13c>
 800cb5e:	e788      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cb60:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800cb84 <__ieee754_atan2f+0x138>
 800cb64:	e785      	b.n	800ca72 <__ieee754_atan2f+0x26>
 800cb66:	bf00      	nop
 800cb68:	c0490fdb 	.word	0xc0490fdb
 800cb6c:	3fc90fdb 	.word	0x3fc90fdb
 800cb70:	bfc90fdb 	.word	0xbfc90fdb
 800cb74:	0800d144 	.word	0x0800d144
 800cb78:	0800d138 	.word	0x0800d138
 800cb7c:	33bbbd2e 	.word	0x33bbbd2e
 800cb80:	40490fdb 	.word	0x40490fdb
 800cb84:	00000000 	.word	0x00000000
 800cb88:	3f490fdb 	.word	0x3f490fdb

0800cb8c <atanf>:
 800cb8c:	b538      	push	{r3, r4, r5, lr}
 800cb8e:	ee10 5a10 	vmov	r5, s0
 800cb92:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800cb96:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800cb9a:	eef0 7a40 	vmov.f32	s15, s0
 800cb9e:	d310      	bcc.n	800cbc2 <atanf+0x36>
 800cba0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800cba4:	d904      	bls.n	800cbb0 <atanf+0x24>
 800cba6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800cbaa:	eeb0 0a67 	vmov.f32	s0, s15
 800cbae:	bd38      	pop	{r3, r4, r5, pc}
 800cbb0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800cce8 <atanf+0x15c>
 800cbb4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800ccec <atanf+0x160>
 800cbb8:	2d00      	cmp	r5, #0
 800cbba:	bfc8      	it	gt
 800cbbc:	eef0 7a47 	vmovgt.f32	s15, s14
 800cbc0:	e7f3      	b.n	800cbaa <atanf+0x1e>
 800cbc2:	4b4b      	ldr	r3, [pc, #300]	@ (800ccf0 <atanf+0x164>)
 800cbc4:	429c      	cmp	r4, r3
 800cbc6:	d810      	bhi.n	800cbea <atanf+0x5e>
 800cbc8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800cbcc:	d20a      	bcs.n	800cbe4 <atanf+0x58>
 800cbce:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800ccf4 <atanf+0x168>
 800cbd2:	ee30 7a07 	vadd.f32	s14, s0, s14
 800cbd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbda:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800cbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbe2:	dce2      	bgt.n	800cbaa <atanf+0x1e>
 800cbe4:	f04f 33ff 	mov.w	r3, #4294967295
 800cbe8:	e013      	b.n	800cc12 <atanf+0x86>
 800cbea:	f7ff ff25 	bl	800ca38 <fabsf>
 800cbee:	4b42      	ldr	r3, [pc, #264]	@ (800ccf8 <atanf+0x16c>)
 800cbf0:	429c      	cmp	r4, r3
 800cbf2:	d84f      	bhi.n	800cc94 <atanf+0x108>
 800cbf4:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800cbf8:	429c      	cmp	r4, r3
 800cbfa:	d841      	bhi.n	800cc80 <atanf+0xf4>
 800cbfc:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800cc00:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800cc04:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cc08:	2300      	movs	r3, #0
 800cc0a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cc0e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cc12:	1c5a      	adds	r2, r3, #1
 800cc14:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800cc18:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800ccfc <atanf+0x170>
 800cc1c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800cd00 <atanf+0x174>
 800cc20:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800cd04 <atanf+0x178>
 800cc24:	ee66 6a06 	vmul.f32	s13, s12, s12
 800cc28:	eee6 5a87 	vfma.f32	s11, s13, s14
 800cc2c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800cd08 <atanf+0x17c>
 800cc30:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cc34:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800cd0c <atanf+0x180>
 800cc38:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cc3c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cd10 <atanf+0x184>
 800cc40:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cc44:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800cd14 <atanf+0x188>
 800cc48:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cc4c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800cd18 <atanf+0x18c>
 800cc50:	eea6 5a87 	vfma.f32	s10, s13, s14
 800cc54:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cd1c <atanf+0x190>
 800cc58:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cc5c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800cd20 <atanf+0x194>
 800cc60:	eea7 5a26 	vfma.f32	s10, s14, s13
 800cc64:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800cd24 <atanf+0x198>
 800cc68:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cc6c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cc70:	eea5 7a86 	vfma.f32	s14, s11, s12
 800cc74:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cc78:	d121      	bne.n	800ccbe <atanf+0x132>
 800cc7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc7e:	e794      	b.n	800cbaa <atanf+0x1e>
 800cc80:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cc84:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cc88:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cc8c:	2301      	movs	r3, #1
 800cc8e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cc92:	e7be      	b.n	800cc12 <atanf+0x86>
 800cc94:	4b24      	ldr	r3, [pc, #144]	@ (800cd28 <atanf+0x19c>)
 800cc96:	429c      	cmp	r4, r3
 800cc98:	d80b      	bhi.n	800ccb2 <atanf+0x126>
 800cc9a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800cc9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cca2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cca6:	2302      	movs	r3, #2
 800cca8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ccac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ccb0:	e7af      	b.n	800cc12 <atanf+0x86>
 800ccb2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ccb6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ccba:	2303      	movs	r3, #3
 800ccbc:	e7a9      	b.n	800cc12 <atanf+0x86>
 800ccbe:	4a1b      	ldr	r2, [pc, #108]	@ (800cd2c <atanf+0x1a0>)
 800ccc0:	491b      	ldr	r1, [pc, #108]	@ (800cd30 <atanf+0x1a4>)
 800ccc2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ccc6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ccca:	edd3 6a00 	vldr	s13, [r3]
 800ccce:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ccd2:	2d00      	cmp	r5, #0
 800ccd4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ccd8:	edd2 7a00 	vldr	s15, [r2]
 800ccdc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cce0:	bfb8      	it	lt
 800cce2:	eef1 7a67 	vneglt.f32	s15, s15
 800cce6:	e760      	b.n	800cbaa <atanf+0x1e>
 800cce8:	bfc90fdb 	.word	0xbfc90fdb
 800ccec:	3fc90fdb 	.word	0x3fc90fdb
 800ccf0:	3edfffff 	.word	0x3edfffff
 800ccf4:	7149f2ca 	.word	0x7149f2ca
 800ccf8:	3f97ffff 	.word	0x3f97ffff
 800ccfc:	3c8569d7 	.word	0x3c8569d7
 800cd00:	3d4bda59 	.word	0x3d4bda59
 800cd04:	bd6ef16b 	.word	0xbd6ef16b
 800cd08:	3d886b35 	.word	0x3d886b35
 800cd0c:	3dba2e6e 	.word	0x3dba2e6e
 800cd10:	3e124925 	.word	0x3e124925
 800cd14:	3eaaaaab 	.word	0x3eaaaaab
 800cd18:	bd15a221 	.word	0xbd15a221
 800cd1c:	bd9d8795 	.word	0xbd9d8795
 800cd20:	bde38e38 	.word	0xbde38e38
 800cd24:	be4ccccd 	.word	0xbe4ccccd
 800cd28:	401bffff 	.word	0x401bffff
 800cd2c:	0800d160 	.word	0x0800d160
 800cd30:	0800d150 	.word	0x0800d150

0800cd34 <_init>:
 800cd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd36:	bf00      	nop
 800cd38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd3a:	bc08      	pop	{r3}
 800cd3c:	469e      	mov	lr, r3
 800cd3e:	4770      	bx	lr

0800cd40 <_fini>:
 800cd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd42:	bf00      	nop
 800cd44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd46:	bc08      	pop	{r3}
 800cd48:	469e      	mov	lr, r3
 800cd4a:	4770      	bx	lr
