<profile>

<section name = "Vitis HLS Report for 'Transpose'" level="0">
<item name = "Date">Thu Oct 13 07:49:24 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">v4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.536 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 212264, 10.000 ns, 1.061 ms, 2, 212264, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dataflow_parent_loop_proc15_fu_82">dataflow_parent_loop_proc15, 1, 212263, 5.000 ns, 1.061 ms, 1, 212263, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, 0, 770, 769, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 39, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dataflow_parent_loop_proc15_fu_82">dataflow_parent_loop_proc15, 16, 0, 770, 769, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc15_fu_82_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_dataflow_parent_loop_proc15_fu_82_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c_row_op_st_read">9, 2, 1, 2</column>
<column name="c_row_op_trans_st_write">9, 2, 1, 2</column>
<column name="ctrl1_reg_blk_n">9, 2, 1, 2</column>
<column name="ctrl1_reg_c17_blk_n">9, 2, 1, 2</column>
<column name="ctrl2_reg_blk_n">9, 2, 1, 2</column>
<column name="ctrl2_reg_c22_blk_n">9, 2, 1, 2</column>
<column name="layer1_reg_blk_n">9, 2, 1, 2</column>
<column name="layer1_reg_c27_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc15_fu_82_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_dataflow_parent_loop_proc15_fu_82_ap_ready">1, 0, 1, 0</column>
<column name="empty_166_reg_113">16, 0, 16, 0</column>
<column name="empty_167_reg_118">8, 0, 8, 0</column>
<column name="empty_reg_108">8, 0, 8, 0</column>
<column name="grp_dataflow_parent_loop_proc15_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Transpose, return value</column>
<column name="c_row_op_st_dout">in, 32, ap_fifo, c_row_op_st, pointer</column>
<column name="c_row_op_st_empty_n">in, 1, ap_fifo, c_row_op_st, pointer</column>
<column name="c_row_op_st_read">out, 1, ap_fifo, c_row_op_st, pointer</column>
<column name="c_row_op_trans_st_din">out, 32, ap_fifo, c_row_op_trans_st, pointer</column>
<column name="c_row_op_trans_st_full_n">in, 1, ap_fifo, c_row_op_trans_st, pointer</column>
<column name="c_row_op_trans_st_write">out, 1, ap_fifo, c_row_op_trans_st, pointer</column>
<column name="ctrl1_reg_dout">in, 32, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl1_reg_empty_n">in, 1, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl1_reg_read">out, 1, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl2_reg_dout">in, 32, ap_fifo, ctrl2_reg, pointer</column>
<column name="ctrl2_reg_empty_n">in, 1, ap_fifo, ctrl2_reg, pointer</column>
<column name="ctrl2_reg_read">out, 1, ap_fifo, ctrl2_reg, pointer</column>
<column name="layer1_reg_dout">in, 32, ap_fifo, layer1_reg, pointer</column>
<column name="layer1_reg_empty_n">in, 1, ap_fifo, layer1_reg, pointer</column>
<column name="layer1_reg_read">out, 1, ap_fifo, layer1_reg, pointer</column>
<column name="ctrl1_reg_c17_din">out, 32, ap_fifo, ctrl1_reg_c17, pointer</column>
<column name="ctrl1_reg_c17_full_n">in, 1, ap_fifo, ctrl1_reg_c17, pointer</column>
<column name="ctrl1_reg_c17_write">out, 1, ap_fifo, ctrl1_reg_c17, pointer</column>
<column name="ctrl2_reg_c22_din">out, 32, ap_fifo, ctrl2_reg_c22, pointer</column>
<column name="ctrl2_reg_c22_full_n">in, 1, ap_fifo, ctrl2_reg_c22, pointer</column>
<column name="ctrl2_reg_c22_write">out, 1, ap_fifo, ctrl2_reg_c22, pointer</column>
<column name="layer1_reg_c27_din">out, 32, ap_fifo, layer1_reg_c27, pointer</column>
<column name="layer1_reg_c27_full_n">in, 1, ap_fifo, layer1_reg_c27, pointer</column>
<column name="layer1_reg_c27_write">out, 1, ap_fifo, layer1_reg_c27, pointer</column>
</table>
</item>
</section>
</profile>
