<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GoWin\lab4\impl\gwsynthesis\lab4.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GoWin\lab4\src\lab4.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 07 13:49:37 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>611</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>447</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>95.300(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.507</td>
<td>uart_tx_inst/count_2_s0/Q</td>
<td>uart_tx_inst/transmitted_signal_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.197</td>
</tr>
<tr>
<td>2</td>
<td>10.285</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_25_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.419</td>
</tr>
<tr>
<td>3</td>
<td>10.335</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.369</td>
</tr>
<tr>
<td>4</td>
<td>10.335</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_13_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.369</td>
</tr>
<tr>
<td>5</td>
<td>10.490</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_21_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.213</td>
</tr>
<tr>
<td>6</td>
<td>11.369</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_0_s2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.599</td>
</tr>
<tr>
<td>7</td>
<td>11.369</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_4_s2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.599</td>
</tr>
<tr>
<td>8</td>
<td>11.369</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_5_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.599</td>
</tr>
<tr>
<td>9</td>
<td>11.369</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_6_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.599</td>
</tr>
<tr>
<td>10</td>
<td>11.400</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_28_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.568</td>
</tr>
<tr>
<td>11</td>
<td>11.400</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_29_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.568</td>
</tr>
<tr>
<td>12</td>
<td>11.400</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_30_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.568</td>
</tr>
<tr>
<td>13</td>
<td>11.400</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_31_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.568</td>
</tr>
<tr>
<td>14</td>
<td>11.404</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_14_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.564</td>
</tr>
<tr>
<td>15</td>
<td>11.404</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_15_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.564</td>
</tr>
<tr>
<td>16</td>
<td>11.404</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_16_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.564</td>
</tr>
<tr>
<td>17</td>
<td>11.404</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_17_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.564</td>
</tr>
<tr>
<td>18</td>
<td>11.411</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_12_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.557</td>
</tr>
<tr>
<td>19</td>
<td>11.413</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_1_s2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.555</td>
</tr>
<tr>
<td>20</td>
<td>11.413</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/count_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.555</td>
</tr>
<tr>
<td>21</td>
<td>11.441</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/i_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.527</td>
</tr>
<tr>
<td>22</td>
<td>11.474</td>
<td>sending_data_inst/count_10_s0/Q</td>
<td>sending_data_inst/data_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.230</td>
</tr>
<tr>
<td>23</td>
<td>11.512</td>
<td>sending_data_inst/count_10_s0/Q</td>
<td>sending_data_inst/data_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.192</td>
</tr>
<tr>
<td>24</td>
<td>11.534</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/data_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.434</td>
</tr>
<tr>
<td>25</td>
<td>11.534</td>
<td>sending_data_inst/button1_counter_17_s0/Q</td>
<td>sending_data_inst/data_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.434</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>sending_data_inst/i_13_s2/Q</td>
<td>sending_data_inst/i_13_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>sending_data_inst/i_31_s0/Q</td>
<td>sending_data_inst/i_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>sending_data_inst/button1_counter_2_s0/Q</td>
<td>sending_data_inst/button1_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>sending_data_inst/button1_counter_3_s0/Q</td>
<td>sending_data_inst/button1_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>sending_data_inst/button1_counter_12_s0/Q</td>
<td>sending_data_inst/button1_counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>uart_tx_inst/count_5_s0/Q</td>
<td>uart_tx_inst/count_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>uart_tx_inst/count_6_s0/Q</td>
<td>uart_tx_inst/count_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>uart_tx_inst/count_11_s0/Q</td>
<td>uart_tx_inst/count_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>uart_tx_inst/count_12_s0/Q</td>
<td>uart_tx_inst/count_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>uart_tx_inst/count_19_s0/Q</td>
<td>uart_tx_inst/count_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>sending_data_inst/button1_counter_0_s1/Q</td>
<td>sending_data_inst/button1_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>sending_data_inst/i_6_s0/Q</td>
<td>sending_data_inst/i_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>sending_data_inst/i_12_s0/Q</td>
<td>sending_data_inst/i_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>sending_data_inst/i_18_s0/Q</td>
<td>sending_data_inst/i_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>sending_data_inst/i_20_s0/Q</td>
<td>sending_data_inst/i_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>sending_data_inst/count_0_s0/Q</td>
<td>sending_data_inst/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>sending_data_inst/count_5_s0/Q</td>
<td>sending_data_inst/count_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>sending_data_inst/count_15_s0/Q</td>
<td>sending_data_inst/count_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>sending_data_inst/button1_counter_7_s0/Q</td>
<td>sending_data_inst/button1_counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>sending_data_inst/button1_counter_8_s0/Q</td>
<td>sending_data_inst/button1_counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>sending_data_inst/button1_counter_9_s0/Q</td>
<td>sending_data_inst/button1_counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>sending_data_inst/button1_counter_11_s0/Q</td>
<td>sending_data_inst/button1_counter_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>sending_data_inst/button1_counter_16_s0/Q</td>
<td>sending_data_inst/button1_counter_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.526</td>
<td>uart_tx_inst/count_4_s0/Q</td>
<td>uart_tx_inst/count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>25</td>
<td>0.526</td>
<td>uart_tx_inst/count_13_s0/Q</td>
<td>uart_tx_inst/count_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sending_data_inst/button1_counter_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sending_data_inst/button1_counter_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sending_data_inst/button1_counter_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sending_data_inst/button1_counter_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sending_data_inst/count_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sending_data_inst/i_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_tx_inst/i_20_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_tx_inst/i_21_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>sending_data_inst/i_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.406</td>
<td>9.333</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>uart_tx_inst/i_22_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/transmitted_signal_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>uart_tx_inst/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_2_s0/Q</td>
</tr>
<tr>
<td>2.685</td>
<td>0.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>uart_tx_inst/n32_s4/I2</td>
</tr>
<tr>
<td>3.450</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n32_s4/F</td>
</tr>
<tr>
<td>4.413</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>uart_tx_inst/n28_s3/I1</td>
</tr>
<tr>
<td>5.178</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n28_s3/F</td>
</tr>
<tr>
<td>5.798</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>uart_tx_inst/n37_s0/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n37_s0/F</td>
</tr>
<tr>
<td>7.005</td>
<td>0.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>uart_tx_inst/n48_s32/I2</td>
</tr>
<tr>
<td>7.615</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n48_s32/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>uart_tx_inst/n48_s28/I0</td>
</tr>
<tr>
<td>7.725</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n48_s28/O</td>
</tr>
<tr>
<td>7.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>uart_tx_inst/n48_s22/I0</td>
</tr>
<tr>
<td>7.846</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n48_s22/O</td>
</tr>
<tr>
<td>8.216</td>
<td>0.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uart_tx_inst/n48_s26/I2</td>
</tr>
<tr>
<td>9.002</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n48_s26/F</td>
</tr>
<tr>
<td>9.313</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>uart_tx_inst/n48_s23/I3</td>
</tr>
<tr>
<td>10.127</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n48_s23/F</td>
</tr>
<tr>
<td>11.933</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">uart_tx_inst/transmitted_signal_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>uart_tx_inst/transmitted_signal_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>uart_tx_inst/transmitted_signal_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.785, 46.923%; route: 5.073, 49.747%; tC2Q: 0.340, 3.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_25_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.627</td>
<td>2.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>sending_data_inst/i_31_s4/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/i_31_s4/F</td>
</tr>
<tr>
<td>10.341</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>sending_data_inst/n182_s9/I0</td>
</tr>
<tr>
<td>11.155</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n182_s9/F</td>
</tr>
<tr>
<td>11.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_25_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>sending_data_inst/i_25_s2/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>sending_data_inst/i_25_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.011, 42.586%; route: 5.068, 53.808%; tC2Q: 0.340, 3.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.627</td>
<td>2.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>sending_data_inst/i_31_s4/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/i_31_s4/F</td>
</tr>
<tr>
<td>10.341</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>sending_data_inst/n200_s8/I0</td>
</tr>
<tr>
<td>11.105</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n200_s8/F</td>
</tr>
<tr>
<td>11.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>sending_data_inst/i_7_s2/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>sending_data_inst/i_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.961, 42.282%; route: 5.068, 54.093%; tC2Q: 0.340, 3.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.627</td>
<td>2.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>sending_data_inst/i_31_s4/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/i_31_s4/F</td>
</tr>
<tr>
<td>10.341</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sending_data_inst/n194_s10/I0</td>
</tr>
<tr>
<td>11.105</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n194_s10/F</td>
</tr>
<tr>
<td>11.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sending_data_inst/i_13_s2/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sending_data_inst/i_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.961, 42.282%; route: 5.068, 54.093%; tC2Q: 0.340, 3.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.627</td>
<td>2.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>sending_data_inst/i_31_s4/I0</td>
</tr>
<tr>
<td>9.091</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/i_31_s4/F</td>
</tr>
<tr>
<td>10.341</td>
<td>1.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>sending_data_inst/n186_s10/I0</td>
</tr>
<tr>
<td>10.950</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n186_s10/F</td>
</tr>
<tr>
<td>10.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>sending_data_inst/i_21_s2/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>sending_data_inst/i_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.806, 41.307%; route: 5.068, 55.006%; tC2Q: 0.340, 3.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.336</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_0_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>sending_data_inst/i_0_s2/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>sending_data_inst/i_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 40.922%; route: 4.741, 55.129%; tC2Q: 0.340, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.336</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_4_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>sending_data_inst/i_4_s2/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>sending_data_inst/i_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 40.922%; route: 4.741, 55.129%; tC2Q: 0.340, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.336</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>sending_data_inst/i_5_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>sending_data_inst/i_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 40.922%; route: 4.741, 55.129%; tC2Q: 0.340, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.336</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>sending_data_inst/i_6_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>sending_data_inst/i_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 40.922%; route: 4.741, 55.129%; tC2Q: 0.340, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>sending_data_inst/i_28_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>sending_data_inst/i_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.073%; route: 4.709, 54.963%; tC2Q: 0.340, 3.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>sending_data_inst/i_29_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>sending_data_inst/i_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.073%; route: 4.709, 54.963%; tC2Q: 0.340, 3.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>sending_data_inst/i_30_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>sending_data_inst/i_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.073%; route: 4.709, 54.963%; tC2Q: 0.340, 3.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>sending_data_inst/i_31_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>sending_data_inst/i_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.073%; route: 4.709, 54.963%; tC2Q: 0.340, 3.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>sending_data_inst/i_14_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>sending_data_inst/i_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.089%; route: 4.706, 54.945%; tC2Q: 0.340, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>sending_data_inst/i_15_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>sending_data_inst/i_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.089%; route: 4.706, 54.945%; tC2Q: 0.340, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">sending_data_inst/i_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>sending_data_inst/i_16_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>sending_data_inst/i_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.089%; route: 4.706, 54.945%; tC2Q: 0.340, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.301</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>sending_data_inst/i_17_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>sending_data_inst/i_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.089%; route: 4.706, 54.945%; tC2Q: 0.340, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.293</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>sending_data_inst/i_12_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>sending_data_inst/i_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.124%; route: 4.698, 54.907%; tC2Q: 0.340, 3.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.291</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_1_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>sending_data_inst/i_1_s2/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>sending_data_inst/i_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.136%; route: 4.696, 54.894%; tC2Q: 0.340, 3.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.291</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/count_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>sending_data_inst/count_0_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>sending_data_inst/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.136%; route: 4.696, 54.894%; tC2Q: 0.340, 3.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>sending_data_inst/n306_s2/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n306_s2/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>sending_data_inst/i_2_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>sending_data_inst/i_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.519, 41.271%; route: 4.668, 54.746%; tC2Q: 0.340, 3.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>sending_data_inst/count_10_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/count_10_s0/Q</td>
</tr>
<tr>
<td>3.039</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>sending_data_inst/n238_s8/I2</td>
</tr>
<tr>
<td>3.853</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n238_s8/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>sending_data_inst/n238_s2/I3</td>
</tr>
<tr>
<td>5.459</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n238_s2/F</td>
</tr>
<tr>
<td>6.447</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td>sending_data_inst/n239_s0/I0</td>
</tr>
<tr>
<td>7.212</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n239_s0/F</td>
</tr>
<tr>
<td>8.187</td>
<td>0.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>sending_data_inst/n279_s559/I2</td>
</tr>
<tr>
<td>8.952</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n279_s559/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>sending_data_inst/n279_s538/I3</td>
</tr>
<tr>
<td>9.966</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n279_s538/F</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>sending_data_inst/data_7_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>sending_data_inst/data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.873, 47.063%; route: 4.017, 48.810%; tC2Q: 0.340, 4.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>sending_data_inst/count_10_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/count_10_s0/Q</td>
</tr>
<tr>
<td>3.039</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>sending_data_inst/n238_s8/I2</td>
</tr>
<tr>
<td>3.853</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n238_s8/F</td>
</tr>
<tr>
<td>4.695</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>sending_data_inst/n238_s2/I3</td>
</tr>
<tr>
<td>5.459</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n238_s2/F</td>
</tr>
<tr>
<td>6.447</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[2][B]</td>
<td>sending_data_inst/n239_s0/I0</td>
</tr>
<tr>
<td>7.212</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C13[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n239_s0/F</td>
</tr>
<tr>
<td>8.550</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>sending_data_inst/n279_s552/I0</td>
</tr>
<tr>
<td>9.159</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n279_s552/F</td>
</tr>
<tr>
<td>9.163</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>sending_data_inst/n279_s534/I2</td>
</tr>
<tr>
<td>9.928</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n279_s534/F</td>
</tr>
<tr>
<td>9.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">sending_data_inst/data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>sending_data_inst/data_3_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>sending_data_inst/data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.718, 45.383%; route: 4.134, 50.471%; tC2Q: 0.340, 4.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.278</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>sending_data_inst/n410_s2/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n410_s2/F</td>
</tr>
<tr>
<td>10.170</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">sending_data_inst/data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>sending_data_inst/data_3_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>sending_data_inst/data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.493, 41.418%; route: 4.601, 54.555%; tC2Q: 0.340, 4.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>sending_data_inst/button1_counter_17_s0/CLK</td>
</tr>
<tr>
<td>2.076</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C19[0][B]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_17_s0/Q</td>
</tr>
<tr>
<td>2.689</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>sending_data_inst/n86_s6/I3</td>
</tr>
<tr>
<td>3.283</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s6/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>sending_data_inst/n86_s5/I2</td>
</tr>
<tr>
<td>4.359</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s5/F</td>
</tr>
<tr>
<td>4.363</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>sending_data_inst/n86_s1/I3</td>
</tr>
<tr>
<td>5.127</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n86_s1/F</td>
</tr>
<tr>
<td>5.727</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>sending_data_inst/n134_s0/I2</td>
</tr>
<tr>
<td>6.336</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n134_s0/F</td>
</tr>
<tr>
<td>8.278</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>sending_data_inst/n410_s2/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">sending_data_inst/n410_s2/F</td>
</tr>
<tr>
<td>10.170</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">sending_data_inst/data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.736</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>sending_data_inst/data_6_s0/CLK</td>
</tr>
<tr>
<td>21.704</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>sending_data_inst/data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.493, 41.418%; route: 4.601, 54.555%; tC2Q: 0.340, 4.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 41.904%; route: 1.009, 58.096%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/i_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sending_data_inst/i_13_s2/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_13_s2/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sending_data_inst/n194_s10/I1</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n194_s10/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sending_data_inst/i_13_s2/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>sending_data_inst/i_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/i_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>sending_data_inst/i_31_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_31_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>sending_data_inst/n176_s2/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n176_s2/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>sending_data_inst/i_31_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>sending_data_inst/i_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>sending_data_inst/button1_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>sending_data_inst/n35_s3/I2</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n35_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>sending_data_inst/button1_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>sending_data_inst/button1_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>sending_data_inst/button1_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>sending_data_inst/n34_s3/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n34_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>sending_data_inst/button1_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>sending_data_inst/button1_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>sending_data_inst/button1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_12_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>sending_data_inst/n25_s3/I3</td>
</tr>
<tr>
<td>1.866</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n25_s3/F</td>
</tr>
<tr>
<td>1.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>sending_data_inst/button1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>sending_data_inst/button1_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>uart_tx_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_5_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>uart_tx_inst/n30_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n30_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>uart_tx_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>uart_tx_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>uart_tx_inst/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_6_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>uart_tx_inst/n29_s3/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n29_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>uart_tx_inst/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>uart_tx_inst/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>uart_tx_inst/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_11_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>uart_tx_inst/n24_s3/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n24_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>uart_tx_inst/count_11_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>uart_tx_inst/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>uart_tx_inst/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_12_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>uart_tx_inst/n23_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n23_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>uart_tx_inst/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>uart_tx_inst/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>uart_tx_inst/count_19_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_19_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>uart_tx_inst/n16_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n16_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>uart_tx_inst/count_19_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>uart_tx_inst/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>sending_data_inst/button1_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>sending_data_inst/n37_s8/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n37_s8/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>sending_data_inst/button1_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>sending_data_inst/button1_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/i_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>sending_data_inst/i_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_6_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>sending_data_inst/n201_s4/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n201_s4/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>sending_data_inst/i_6_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>sending_data_inst/i_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/i_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>sending_data_inst/i_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_12_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>sending_data_inst/n195_s4/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n195_s4/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>sending_data_inst/i_12_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>sending_data_inst/i_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/i_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>sending_data_inst/i_18_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_18_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>sending_data_inst/n189_s6/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n189_s6/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>sending_data_inst/i_18_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[1][A]</td>
<td>sending_data_inst/i_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/i_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/i_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>sending_data_inst/i_20_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_20_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>sending_data_inst/n187_s3/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n187_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/i_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>sending_data_inst/i_20_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>sending_data_inst/i_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>sending_data_inst/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/count_0_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>sending_data_inst/n266_s1/I1</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n266_s1/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>sending_data_inst/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>sending_data_inst/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>sending_data_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/count_5_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>sending_data_inst/n157_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n157_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>sending_data_inst/count_5_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>sending_data_inst/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>sending_data_inst/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/count_15_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>sending_data_inst/n147_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n147_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>sending_data_inst/count_15_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>sending_data_inst/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>sending_data_inst/button1_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>sending_data_inst/n30_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n30_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>sending_data_inst/button1_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>sending_data_inst/button1_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>sending_data_inst/button1_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_8_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>sending_data_inst/n29_s3/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n29_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>sending_data_inst/button1_counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>sending_data_inst/button1_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>sending_data_inst/button1_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_9_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>sending_data_inst/n28_s5/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n28_s5/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>sending_data_inst/button1_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>sending_data_inst/button1_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>sending_data_inst/button1_counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_11_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>sending_data_inst/n26_s3/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n26_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>sending_data_inst/button1_counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>sending_data_inst/button1_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>sending_data_inst/button1_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sending_data_inst/button1_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>sending_data_inst/button1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_16_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>sending_data_inst/n21_s3/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">sending_data_inst/n21_s3/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">sending_data_inst/button1_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>sending_data_inst/button1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>sending_data_inst/button1_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>uart_tx_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_4_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>uart_tx_inst/n31_s3/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n31_s3/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>uart_tx_inst/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>uart_tx_inst/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>uart_tx_inst/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_13_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>uart_tx_inst/n22_s3/I0</td>
</tr>
<tr>
<td>1.868</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n22_s3/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>uart_tx_inst/count_13_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>uart_tx_inst/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sending_data_inst/button1_counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sending_data_inst/button1_counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sending_data_inst/button1_counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sending_data_inst/button1_counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sending_data_inst/button1_counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sending_data_inst/button1_counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sending_data_inst/button1_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sending_data_inst/button1_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sending_data_inst/button1_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sending_data_inst/button1_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sending_data_inst/button1_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sending_data_inst/button1_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sending_data_inst/count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sending_data_inst/count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sending_data_inst/count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sending_data_inst/i_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sending_data_inst/i_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sending_data_inst/i_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/i_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/i_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/i_20_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/i_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/i_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/i_21_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sending_data_inst/i_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>sending_data_inst/i_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>sending_data_inst/i_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.333</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_tx_inst/i_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.009</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>uart_tx_inst/i_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>uart_tx_inst/i_22_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>157</td>
<td>clk_d</td>
<td>9.507</td>
<td>1.280</td>
</tr>
<tr>
<td>34</td>
<td>n134_3</td>
<td>10.285</td>
<td>2.667</td>
</tr>
<tr>
<td>33</td>
<td>data_update_Z</td>
<td>12.786</td>
<td>2.080</td>
</tr>
<tr>
<td>33</td>
<td>n306_6</td>
<td>11.369</td>
<td>1.125</td>
</tr>
<tr>
<td>33</td>
<td>i_31_6</td>
<td>12.786</td>
<td>2.538</td>
</tr>
<tr>
<td>32</td>
<td>n178_6</td>
<td>15.035</td>
<td>1.101</td>
</tr>
<tr>
<td>30</td>
<td>i_31_16</td>
<td>10.285</td>
<td>1.249</td>
</tr>
<tr>
<td>27</td>
<td>n152_6</td>
<td>12.786</td>
<td>1.578</td>
</tr>
<tr>
<td>26</td>
<td>n280_4</td>
<td>11.546</td>
<td>0.876</td>
</tr>
<tr>
<td>21</td>
<td>n89_3</td>
<td>13.127</td>
<td>0.990</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R8C13</td>
<td>79.17%</td>
</tr>
<tr>
<td>R8C15</td>
<td>79.17%</td>
</tr>
<tr>
<td>R8C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C15</td>
<td>79.17%</td>
</tr>
<tr>
<td>R13C10</td>
<td>76.39%</td>
</tr>
<tr>
<td>R11C14</td>
<td>75.00%</td>
</tr>
<tr>
<td>R8C11</td>
<td>73.61%</td>
</tr>
<tr>
<td>R11C17</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
