`timescale 1ns / 1ps


module testbench();
reg [3:0]a,b;
reg cin;
wire [7:0]sum;
wire cout;

bcd_adder uut (.a(a),.b(b),.cin(cin),.sum(sum),.cout(cout));
initial
begin
a=4'b1011;b=4'b0101;cin=4'b0000;
#10;
a=4'b0001;b=4'b0101;cin=4'b0000;
#10;
a=4'b0001;b=4'b0101;cin=4'b0001;
#10;
a=4'b0110;b=4'b0010;cin=4'b0001;
#10;
 
$finish();
end
endmodule
