[  323.217484] ISP Register Monitor v1.3 initializing
[  323.217623] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  323.245055] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  323.246622] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  323.246759] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  325.541799] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  325.550692] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  325.550710] *** PROBE: ISP device allocated successfully: 80514000 ***
[  325.550727] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  325.550732] *** PROBE: ISP device mutex and spinlock initialized ***
[  325.550740] *** PROBE: Event callback structure initialized at 0x8049c480 (offset 0xc from isp_dev) ***
[  325.550750] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  325.550758] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  325.550764] *** PROBE: Platform data: c06b4190 ***
[  325.550770] *** PROBE: Platform data validation passed ***
[  325.550775] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  325.550781] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  325.550787] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  325.550792] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  325.550798] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  325.565661] All ISP subdev platform drivers registered successfully
[  325.573364] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  325.573378] *** Registering platform device 0 from platform data ***
[  325.575908] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  325.575924] *** tx_isp_subdev_init: pdev=c06b3e70, sd=80546000, ops=c06b4490 ***
[  325.575930] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  325.575938] *** tx_isp_subdev_init: ops=c06b4490, ops->core=c06b44c4 ***
[  325.575944] *** tx_isp_subdev_init: ops->core->init=c066b008 ***
[  325.575951] *** tx_isp_subdev_init: Set sd->dev=c06b3e80, sd->pdev=c06b3e70 ***
[  325.575957] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  325.575964] tx_isp_module_init: Module initialized for isp-w00
[  325.575970] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  325.575976] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  325.575983] tx_isp_subdev_init: platform_get_resource returned c06b3f68 for device isp-w00
[  325.575991] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  325.576001] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  325.576008] isp_subdev_init_clks: Using platform data clock arrays: c06b3f58
[  325.576014] isp_subdev_init_clks: Using platform data clock configs
[  325.576021] Platform data clock[0]: name=cgu_isp, rate=100000000
[  325.576032] Clock cgu_isp: set rate 100000000 Hz, result=0
[  325.576040] Clock cgu_isp enabled successfully
[  325.576046] Platform data clock[1]: name=isp, rate=65535
[  325.576054] Clock isp enabled successfully
[  325.580210] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  325.580225] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  325.580235] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.580244] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  325.580254] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.580264] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  325.580278] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.580286] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.580296] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  325.580306] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  325.580316] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  325.580326] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  325.580335] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  325.580344] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  325.580354] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  325.580364] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  325.580373] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  325.580382] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  325.580392] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  325.580403] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  325.580412] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  325.582233] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  325.582246] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  325.582257] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  325.582266] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.582275] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.582285] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  325.582295] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  325.582304] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  325.582330] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  325.582340] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  325.582350] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  325.582360] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.582372] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.582381] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.582390] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  325.582400] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.582409] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.582418] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  325.582429] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  325.582439] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  325.582692] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  325.582702] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  325.582711] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  325.582721] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  325.582730] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  325.582740] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  325.582750] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  325.582759] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  325.582768] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  325.582778] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  325.582788] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  325.582797] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  325.582806] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  325.582816] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  325.582826] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  325.582835] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  325.582846] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  325.582856] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  325.582865] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  325.582874] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
[  325.582884] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  325.599130] CPM clock gates configured
[  325.599145] isp_subdev_init_clks: Successfully initialized 2 clocks
[  325.599155] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3e70, sd=80546000, ourISPdev=80514000 ***
[  325.599164] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[  325.599170] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  325.599175] *** DEBUG: About to check device name matches ***
[  325.599181] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  325.599188] *** LINKED CSI device: 80546000, regs: b0022000 ***
[  325.599195] *** CSI PROBE: Set dev_priv to csi_dev 80546000 AFTER subdev_init ***
[  325.599202] *** CSI PROBE: Set host_priv to csi_dev 80546000 AFTER subdev_init ***
[  325.599208] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  325.599214] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  325.599237] *** Platform device 0 (isp-w00) registered successfully ***
[  325.599244] *** Registering platform device 1 from platform data ***
[  325.603750] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  325.603765] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  325.603772] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  325.603778] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  325.603785] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  325.603790] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  325.603796] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  325.603802] *** VIC will operate in FULL mode with complete buffer operations ***
[  325.603808] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  325.603815] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  325.603821] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  325.603827] *** VIC PROBE: Stored vic_dev pointer 80546400 in subdev dev_priv ***
[  325.603834] *** VIC PROBE: Set host_priv to vic_dev 80546400 for Binary Ninja compatibility ***
[  325.603840] *** VIC PROBE: CRITICAL - Configuring VIC interrupts BEFORE clock enablement ***
[  325.603846] *** VIC HW INIT: Using SECONDARY VIC space (0x10023000) - avoids ISP Core register conflicts ***
[  325.603852] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  325.603859] *** VIC HW INIT: ACTUAL VIC interrupt registers: 0x1e0=0x00000000, 0x1e4=0x00000000 ***
[  325.603866] *** VIC HW INIT: ACTUAL VIC interrupt registers configured - using Binary Ninja reference ***
[  325.603873] *** VIC HW INIT VERIFY: 0x1e0=0x00000000 (expected 0x1), 0x1e4=0x00000000 (expected 0x3) ***
[  325.603880] *** VIC HW INIT VERIFY: 0x1e8=0x00000000 (expected 0xFFFFFFFE), 0x1ec=0x00000000 (expected 0xFFFFFFFC) ***
[  325.603886] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  325.603892] *** VIC HW INIT: WARNING - Some ACTUAL VIC interrupt registers may not be configured correctly ***
[  325.603898] *** VIC HW INIT: This may be normal if VIC hardware manages some registers automatically ***
[  325.603904] *** VIC HW INIT: Basic hardware initialization complete - ready for full VIC configuration ***
[  325.603910] *** VIC PROBE: SUCCESS - VIC interrupts configured BEFORE clocks enabled ***
[  325.603918] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  325.603925] *** tx_isp_subdev_init: pdev=c06b3f88, sd=80546400, ops=c06b4410 ***
[  325.603932] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  325.603938] *** tx_isp_subdev_init: ops=c06b4410, ops->core=c06b442c ***
[  325.603944] *** tx_isp_subdev_init: ops->core->init=c0680510 ***
[  325.603952] *** tx_isp_subdev_init: Set sd->dev=c06b3f98, sd->pdev=c06b3f88 ***
[  325.603958] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  325.603964] tx_isp_module_init: Module initialized for isp-w02
[  325.603970] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  325.603979] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  325.603986] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  325.603996] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06732f0, thread=c0666584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[  325.604004] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06732f0, thread=c0666584 ***
[  325.606283] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  325.606294] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  325.606301] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  325.606310] tx_isp_subdev_init: platform_get_resource returned c06b4080 for device isp-w02
[  325.606318] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  325.606328] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  325.606335] isp_subdev_init_clks: Using platform data clock arrays: c06b4070
[  325.606342] isp_subdev_init_clks: Using platform data clock configs
[  325.606350] Platform data clock[0]: name=cgu_isp, rate=100000000
[  325.606360] Clock cgu_isp: set rate 100000000 Hz, result=0
[  325.606366] Clock cgu_isp enabled successfully
[  325.606372] Platform data clock[1]: name=isp, rate=65535
[  325.606387] Clock isp enabled successfully
[  325.629126] CPM clock gates configured
[  325.629139] isp_subdev_init_clks: Successfully initialized 2 clocks
[  325.629150] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3f88, sd=80546400, ourISPdev=80514000 ***
[  325.629158] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[  325.629164] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  325.629170] *** DEBUG: About to check device name matches ***
[  325.629175] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  325.629182] *** DEBUG: Retrieved vic_dev from subdev data: 80546400 ***
[  325.629188] *** DEBUG: About to set ourISPdev->vic_dev = 80546400 ***
[  325.629194] *** DEBUG: ourISPdev before linking: 80514000 ***
[  325.629200] *** DEBUG: ourISPdev->vic_dev set to: 80546400 ***
[  325.629206] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  325.629212] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  325.629217] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  325.629225] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  325.629230] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  325.629236] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  325.629242] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  325.629266] *** Platform device 1 (isp-w02) registered successfully ***
[  325.629273] *** Registering platform device 2 from platform data ***
[  325.634099] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  325.634114] *** tx_isp_subdev_init: pdev=c06b3d98, sd=85c4c000, ops=c06b52f4 ***
[  325.634121] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  325.634127] *** tx_isp_subdev_init: ops=c06b52f4, ops->core=c06b5314 ***
[  325.634133] *** tx_isp_subdev_init: ops->core->init=c068caac ***
[  325.634141] *** tx_isp_subdev_init: Set sd->dev=c06b3da8, sd->pdev=c06b3d98 ***
[  325.634147] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b52f4 ***
[  325.634154] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b4490 ***
[  325.634160] tx_isp_module_init: Module initialized for isp-w01
[  325.634166] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  325.634175] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3d98, sd=85c4c000, ourISPdev=80514000 ***
[  325.634181] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  325.634187] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  325.634193] *** DEBUG: About to check device name matches ***
[  325.634199] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  325.634205] *** LINKED VIN device: 85c4c000 ***
[  325.634212] *** VIN SUBDEV OPS CONFIGURED: core=c06b5314, video=c06b5308, s_stream=c068cca4 ***
[  325.634219] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  325.634225] *** VIN INITIALIZATION: Calling tx_isp_vin_init immediately during probe ***
[  325.634231] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  325.634237] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  325.634243] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  325.634249] VIN: tx_isp_vin_init: a0 (sensor) =   (null)
[  325.634255] VIN: tx_isp_vin_init: using VIN device from global ISP: 85c4c000
[  325.634261] VIN: tx_isp_vin_init: no sensor available = 0x158
[  325.634267] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  325.634273] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0xffffffff
[  325.634279] VIN INITIALIZATION: Failed during probe: -1
[  325.634286] *** VIN PROBE: Set dev_priv to vin_dev 85c4c000 AFTER subdev_init ***
[  325.634292] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  325.634311] *** Platform device 2 (isp-w01) registered successfully ***
[  325.634318] *** Registering platform device 3 from platform data ***
[  325.636549] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  325.636565] *** tx_isp_subdev_init: pdev=c06b3c58, sd=85c4c400, ops=c06b4544 ***
[  325.636571] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  325.636578] *** tx_isp_subdev_init: ops=c06b4544, ops->core=c06bb4fc ***
[  325.636584] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  325.636591] *** tx_isp_subdev_init: Set sd->dev=c06b3c68, sd->pdev=c06b3c58 ***
[  325.636597] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b4544 ***
[  325.636604] *** tx_isp_subdev_init: ops->sensor=c06bb4f0, csi_subdev_ops=c06b4490 ***
[  325.636611] tx_isp_module_init: Module initialized for isp-fs
[  325.636616] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  325.636623] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  325.636630] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  325.636636] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  325.636643] *** FS PROBE: Set dev_priv to fs_dev 85c4c400 AFTER subdev_init ***
[  325.636650] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  325.636671] *** Platform device 3 (isp-fs) registered successfully ***
[  325.636677] *** Registering platform device 4 from platform data ***
[  325.639831] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  325.639845] *** tx_isp_create_core_device: Creating ISP core device ***
[  325.639855] *** tx_isp_create_core_device: Core device created successfully: 80546800 ***
[  325.639861] *** CORE PROBE: Set dev_priv to core_dev 80546800 ***
[  325.639867] *** CORE PROBE: Set host_priv to core_dev 80546800 - PREVENTS BadVA CRASH ***
[  325.639874] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  325.639882] *** tx_isp_subdev_init: pdev=c06b3b20, sd=80546800, ops=c06b4248 ***
[  325.639888] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  325.639895] *** tx_isp_subdev_init: ops=c06b4248, ops->core=c06b4274 ***
[  325.639901] *** tx_isp_subdev_init: ops->core->init=c067d0c8 ***
[  325.639908] *** tx_isp_subdev_init: Set sd->dev=c06b3b30, sd->pdev=c06b3b20 ***
[  325.639915] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  325.639921] tx_isp_module_init: Module initialized for isp-m0
[  325.639927] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  325.639935] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  325.639942] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  325.639952] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06732f0, thread=c0666584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[  325.639961] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06732f0, thread=c0666584 ***
[  325.644027] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  325.644039] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  325.644046] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  325.644055] tx_isp_subdev_init: platform_get_resource returned c06b3c20 for device isp-m0
[  325.644063] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  325.644073] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  325.644081] isp_subdev_init_clks: Using platform data clock arrays: c06b3c08
[  325.644087] isp_subdev_init_clks: Using platform data clock configs
[  325.644095] Platform data clock[0]: name=cgu_isp, rate=100000000
[  325.644104] Clock cgu_isp: set rate 100000000 Hz, result=0
[  325.644110] Clock cgu_isp enabled successfully
[  325.644117] Platform data clock[1]: name=isp, rate=65535
[  325.644124] Clock isp enabled successfully
[  325.644131] Platform data clock[2]: name=csi, rate=65535
[  325.644138] Clock csi enabled successfully
[  325.647930] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  325.647943] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  325.647953] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  325.647963] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  325.647975] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  325.647985] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  325.647994] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  325.648003] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  325.648016] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  325.648025] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  325.648035] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  325.648045] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  325.648054] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  325.648063] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  325.648073] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  325.648082] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  325.648091] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  325.648101] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  325.648111] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  325.648120] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  325.648129] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  325.648139] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  325.648149] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  325.648158] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  325.648167] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  325.648177] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  325.648187] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  325.648202] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  325.648212] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  325.648221] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  325.651216] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  325.651231] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  325.651240] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  325.669132] CPM clock gates configured
[  325.669146] isp_subdev_init_clks: Successfully initialized 3 clocks
[  325.669156] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3b20, sd=80546800, ourISPdev=80514000 ***
[  325.669165] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  325.669171] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  325.669176] *** DEBUG: About to check device name matches ***
[  325.669182] *** DEBUG: CORE device name matched! Setting up Core device ***
[  325.669189] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  325.669196] *** tx_isp_link_core_device: Linking core device 80546800 to ISP device 80514000 ***
[  325.669202] *** tx_isp_link_core_device: Core device linked successfully ***
[  325.669209] *** Core subdev already registered at slot 3: 80546800 ***
[  325.669215] *** LINKED CORE device: 80546800 ***
[  325.669220] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  325.669226] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  325.669232] *** tx_isp_core_device_init: Initializing core device: 80546800 ***
[  325.669245] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  325.669250] *** tx_isp_core_device_init: Core device initialized successfully ***
[  325.669256] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  325.669263] *** tx_isp_link_core_device: Linking core device 80546800 to ISP device 80514000 ***
[  325.669269] *** tx_isp_link_core_device: Core device linked successfully ***
[  325.669276] *** Core subdev already registered at slot 3: 80546800 ***
[  325.669289] *** tx_isp_core_probe: Assigned frame_channels=80546c00 to core_dev ***
[  325.669295] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  325.669301] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  325.669307] *** tx_isp_core_probe: Calling sensor_early_init ***
[  325.669312] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  325.669318] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  325.669324] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  325.669330] ispcore_slake_module: VIC device=80546400, state=1ispcore_slake_module: Processing subdevices
[  325.669339] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[  325.669348] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  325.669354] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  325.669361] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  325.669366] ispcore_slake_module: CSI slake success
[  325.669371] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  325.669377] *** tx_isp_vic_slake_subdev: ENTRY - sd=80546400 ***
[  325.669384] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80546400, current state=1 ***
[  325.669391] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  325.669396] ispcore_slake_module: VIC slake success
[  325.669400] *** ispcore_slake_module: Calling slake_module for Sensor subdev ***
[  325.669407] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  325.669413] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  325.669417] ispcore_slake_module: Sensor slake success
[  325.669422] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  325.669427] ispcore_slake_module: Managing ISP clocks
[  325.669432] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  325.669439] ispcore_slake_module: Complete, result=0<6>[  325.669445] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  325.669451] *** tx_isp_core_probe: Core device setup complete ***
[  325.669456] ***   - Core device: 80546800 ***
[  325.669462] ***   - Channel count: 6 ***
[  325.669467] ***   - Linked to ISP device: 80514000 ***
[  325.669473] *** tx_isp_core_probe: Initializing core tuning system ***
[  325.669478] isp_core_tuning_init: Initializing tuning data structure
[  325.669490] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[  325.669496] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  325.669502] *** SAFE: mode_flag properly initialized using struct member access ***
[  325.669507] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  325.669513] *** tx_isp_core_probe: Set platform driver data ***
[  325.669518] *** tx_isp_core_probe: Set global core device reference ***
[  325.669523] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  325.669529] ***   - Core device: 80546800 ***
[  325.669535] ***   - Tuning device: 84bf6000 ***
[  325.669540] *** tx_isp_core_probe: Creating frame channel devices ***
[  325.669545] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  325.674500] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  325.677006] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  325.684613] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  325.687517] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  325.687527] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  325.687533] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  325.687539] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  325.687545] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  325.687553] tisp_code_create_tuning_node: Allocated dynamic major 251
[  325.694714] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  325.694725] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  325.694731] *** tx_isp_core_probe: Core probe completed successfully ***
[  325.694752] *** Platform device 4 (isp-m0) registered successfully ***
[  325.694758] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  325.694781] *** Created /proc/jz/isp directory ***
[  325.694789] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  325.694798] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  325.694805] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  325.694812] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c06822c4 ***
[  325.694820] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 80546400 for isp-w02 ***
[  325.694828] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  325.694835] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  325.694844] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  325.694853] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  325.694863] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  325.694869] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  325.694874] *** Misc device registration handled via main tx-isp device ***
[  325.694879] *** Misc device registration handled via main tx-isp device ***
[  325.694885] *** Misc device registration handled via main tx-isp device ***
[  325.694891] *** Misc device registration handled via main tx-isp device ***
[  325.694896] *** Misc device registration handled via main tx-isp device ***
[  325.694902] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  325.694911] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  325.694918] *** Frame channel 1 initialized: 640x360, state=2 ***
[  325.694924] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  325.694931] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80546400 ***
[  325.694937] *** tx_isp_module_init: VIC device successfully linked ***
[  325.694942] *** INITIALIZING HARDWARE INTERRUPTS FOR IRQ 37 AND 38 ***
[  325.694948] *** USING BINARY NINJA tx_isp_request_irq FOR HARDWARE INTERRUPTS ***
[  325.694953] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  325.694958] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  325.694964] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  325.694970] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  325.694976] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  325.694981] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  325.694987] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  325.694993] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  325.694999] *** vic_start_ok SET TO 1 - INTERRUPTS WILL NOW BE PROCESSED! ***
[  325.695004] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  325.695009] *** PROBE: Binary Ninja reference implementation complete ***
[  325.697486] *** tx_isp_init: Platform device and driver registered successfully ***
[  325.729282] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  325.731119] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  325.731161] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  325.731171] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  327.241120] === gc2053 SENSOR MODULE INIT ===
[  327.243570] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[  330.258746] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  330.258753] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  330.258760] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  330.258767] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  330.258775] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  330.258781] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  330.258789] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  330.258795] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  330.258803] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  330.258809] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  330.258816] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  330.258823] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  330.258830] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  330.258837] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  330.258843] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  330.258849] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  330.258856] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  330.258863] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  330.258870] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  330.258876] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  330.258881] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  330.258888] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  330.258895] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  330.258902] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  330.258909] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  330.258915] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  330.258923] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  330.258929] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  330.258937] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  330.258942] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  330.258949] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  330.258956] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  330.269029] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  330.269041] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  330.269048] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  330.269055] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  330.269061] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  330.269068] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  330.269075] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  330.269081] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  330.269087] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  330.269096] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  330.269103] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  330.269109] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  330.269117] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  330.269122] *** tisp_init: ISP control register set to enable processing pipeline ***
[  330.269129] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  330.269135] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  330.269141] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  330.269147] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  330.269154] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  330.269161] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  330.269171] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  330.276618] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  330.276623] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  330.284341] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[  330.284350] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  330.298995] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  330.299011] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  330.299018] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[  330.299023] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[  330.299030] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  330.299038] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[  330.299045] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  330.299052] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  330.299059] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  330.299065] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  330.299071] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  330.299078] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  330.299085] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  330.299091] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  330.299098] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  330.299105] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  330.299111] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  330.299118] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  330.299127] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  330.299135] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  330.299141] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  330.299149] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  330.299155] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  330.299161] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  330.299167] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  330.299173] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  330.299179] *** This should eliminate green frames by enabling proper color processing ***
[  330.299185] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  330.299192] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  330.299199] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  330.299205] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  330.299212] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  330.299219] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  330.299225] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  330.299232] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  330.299239] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  330.299245] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  330.299250] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  330.299255] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  330.299261] *** tisp_init: Standard tuning parameters loaded successfully ***
[  330.299267] *** tisp_init: Custom tuning parameters loaded successfully ***
[  330.299273] tisp_set_csc_version: Setting CSC version 0
[  330.299279] *** CRITICAL ROOT CAUSE FIX: Skipping CSI PHY register 0xc write to prevent VIC interrupt corruption ***
[  330.299285] *** Register 0xc is CSI PHY Control - tuning system must not write to it! ***
[  330.299290] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  330.299297] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  330.299303] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  330.299309] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  330.299315] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  330.299321] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  330.299328] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  330.299333] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  330.299340] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  330.299347] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  330.299352] *** tisp_init: ISP processing pipeline fully enabled ***
[  330.299359] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  330.299365] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  330.299371] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  330.299378] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  330.299385] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  330.299390] tisp_init: ISP memory buffers configured
[  330.299395] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  330.299403] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  330.299411] tiziano_ae_params_refresh: Refreshing AE parameters
[  330.299422] tiziano_ae_params_refresh: AE parameters refreshed
[  330.299428] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  330.299434] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  330.299439] tiziano_ae_para_addr: Setting up AE parameter addresses
[  330.299445] tiziano_ae_para_addr: AE parameter addresses configured
[  330.299451] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  330.299459] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  330.299465] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  330.299473] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  330.299479] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  330.299487] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  330.299493] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  330.299501] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b525814 (Binary Ninja EXACT) ***
[  330.299507] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  330.299514] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  330.299521] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  330.299528] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  330.299534] tiziano_ae_set_hardware_param: Parameters written to AE0
[  330.299540] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  330.299547] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  330.299553] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  330.299560] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  330.299567] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  330.299573] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  330.299580] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  330.299587] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  330.299593] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  330.299600] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  330.299607] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  330.299613] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  330.299619] tiziano_ae_set_hardware_param: Parameters written to AE1
[  330.299626] *** system_irq_func_set: Registered handler at index 27 ***
[  330.299632] *** system_irq_func_set: Registered handler at index 26 ***
[  330.299638] *** system_irq_func_set: Registered handler at index 29 ***
[  330.299644] *** system_irq_func_set: Registered handler at index 28 ***
[  330.299652] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  330.299669] tiziano_deflicker_expt: Generated 119 LUT entries
[  330.299675] tisp_event_set_cb: Setting callback for event 1
[  330.299683] tisp_event_set_cb: Event 1 callback set to c0683d88
[  330.299689] tisp_event_set_cb: Setting callback for event 6
[  330.299695] tisp_event_set_cb: Event 6 callback set to c0683268
[  330.299701] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  330.299707] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  330.299714] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  330.299721] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  330.299727] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  330.299733] tiziano_awb_init: AWB hardware blocks enabled
[  330.299738] tiziano_gamma_init: Initializing Gamma processing
[  330.299743] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  330.299803] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  330.299809] tiziano_gib_init: Initializing GIB processing
[  330.299814] tiziano_lsc_init: Initializing LSC processing
[  330.299819] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  330.299826] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  330.299833] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  330.299840] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  330.299845] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  330.299903] tiziano_ccm_init: Initializing Color Correction Matrix
[  330.299908] tiziano_ccm_init: Using linear CCM parameters
[  330.299914] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  330.299921] jz_isp_ccm: EV=64, CT=9984
[  330.299927] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  330.299933] cm_control: saturation=128
[  330.299938] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  330.299945] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  330.299950] tiziano_ccm_init: CCM initialized successfully
[  330.299955] tiziano_dmsc_init: Initializing DMSC processing
[  330.299961] tiziano_sharpen_init: Initializing Sharpening
[  330.299966] tiziano_sharpen_init: Using linear sharpening parameters
[  330.299972] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  330.299979] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  330.299985] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  330.300011] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  330.300018] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  330.300024] tiziano_sharpen_init: Sharpening initialized successfully
[  330.300029] tiziano_sdns_init: Initializing SDNS processing
[  330.300037] tiziano_sdns_init: Using linear SDNS parameters
[  330.300043] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  330.300049] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  330.300055] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  330.300088] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  330.300095] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  330.300101] tiziano_sdns_init: SDNS processing initialized successfully
[  330.300107] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  330.300112] tiziano_mdns_init: Using linear MDNS parameters
[  330.300123] tiziano_mdns_init: MDNS processing initialized successfully
[  330.300128] tiziano_clm_init: Initializing CLM processing
[  330.300133] tiziano_dpc_init: Initializing DPC processing
[  330.300139] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  330.300145] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  330.300151] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  330.300157] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  330.300172] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  330.300179] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  330.300185] tiziano_hldc_init: Initializing HLDC processing
[  330.300191] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  330.300197] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  330.300204] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  330.300211] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  330.300218] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  330.300225] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  330.300232] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  330.300239] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  330.300246] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  330.300253] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  330.300260] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  330.300267] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  330.300274] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  330.300279] tiziano_adr_params_refresh: Refreshing ADR parameters
[  330.300285] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  330.300291] tiziano_adr_params_init: Initializing ADR parameter arrays
[  330.300298] tisp_adr_set_params: Writing ADR parameters to registers
[  330.300330] tisp_adr_set_params: ADR parameters written to hardware
[  330.300336] tisp_event_set_cb: Setting callback for event 18
[  330.300343] tisp_event_set_cb: Event 18 callback set to c0682f04
[  330.300348] tisp_event_set_cb: Setting callback for event 2
[  330.300355] tisp_event_set_cb: Event 2 callback set to c0682ed8
[  330.300360] tiziano_adr_init: ADR processing initialized successfully
[  330.300367] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  330.300372] tiziano_bcsh_init: Initializing BCSH processing
[  330.300377] tiziano_ydns_init: Initializing YDNS processing
[  330.300383] tiziano_rdns_init: Initializing RDNS processing
[  330.300387] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  330.300402] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1180000 (Binary Ninja EXACT) ***
[  330.300409] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1181000 (Binary Ninja EXACT) ***
[  330.300417] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1182000 (Binary Ninja EXACT) ***
[  330.300423] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1183000 (Binary Ninja EXACT) ***
[  330.300431] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1184000 (Binary Ninja EXACT) ***
[  330.300437] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1184800 (Binary Ninja EXACT) ***
[  330.300445] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1185000 (Binary Ninja EXACT) ***
[  330.300451] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1185800 (Binary Ninja EXACT) ***
[  330.300458] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  330.300465] *** tisp_init: AE0 buffer allocated at 0x01180000 ***
[  330.300471] *** CRITICAL FIX: data_b2f3c initialized to 0x81180000 (prevents stack corruption) ***
[  330.300479] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1188000 (Binary Ninja EXACT) ***
[  330.300487] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1189000 (Binary Ninja EXACT) ***
[  330.300493] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x118a000 (Binary Ninja EXACT) ***
[  330.300501] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x118b000 (Binary Ninja EXACT) ***
[  330.300507] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x118c000 (Binary Ninja EXACT) ***
[  330.300515] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x118c800 (Binary Ninja EXACT) ***
[  330.300521] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x118d000 (Binary Ninja EXACT) ***
[  330.300529] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x118d800 (Binary Ninja EXACT) ***
[  330.300535] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  330.300542] *** tisp_init: AE1 buffer allocated at 0x01188000 ***
[  330.300547] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  330.300553] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  330.300559] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  330.300566] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  330.300571] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  330.300579] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  330.300585] tiziano_ae_params_refresh: Refreshing AE parameters
[  330.300593] tiziano_ae_params_refresh: AE parameters refreshed
[  330.300599] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  330.300605] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  330.300610] tiziano_ae_para_addr: Setting up AE parameter addresses
[  330.300615] tiziano_ae_para_addr: AE parameter addresses configured
[  330.300622] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  330.300629] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  330.300636] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  330.300643] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  330.300650] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  330.300657] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  330.300663] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  330.300671] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b525814 (Binary Ninja EXACT) ***
[  330.300677] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  330.300685] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  330.300691] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  330.300698] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  330.300704] tiziano_ae_set_hardware_param: Parameters written to AE0
[  330.300710] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  330.300717] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  330.300723] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  330.300730] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  330.300737] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  330.300743] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  330.300750] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  330.300757] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  330.300763] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  330.300770] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  330.300777] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  330.300783] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  330.300789] tiziano_ae_set_hardware_param: Parameters written to AE1
[  330.300795] *** system_irq_func_set: Registered handler at index 27 ***
[  330.300801] *** system_irq_func_set: Registered handler at index 26 ***
[  330.300807] *** system_irq_func_set: Registered handler at index 29 ***
[  330.300813] *** system_irq_func_set: Registered handler at index 28 ***
[  330.300821] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  330.300837] tiziano_deflicker_expt: Generated 119 LUT entries
[  330.300843] tisp_event_set_cb: Setting callback for event 1
[  330.300849] tisp_event_set_cb: Event 1 callback set to c0683d88
[  330.300855] tisp_event_set_cb: Setting callback for event 6
[  330.300861] tisp_event_set_cb: Event 6 callback set to c0683268
[  330.300867] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  330.300873] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  330.300879] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  330.300886] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  330.300893] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  330.300898] tiziano_awb_init: AWB hardware blocks enabled
[  330.300903] tiziano_gamma_init: Initializing Gamma processing
[  330.300909] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  330.300967] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  330.300973] tiziano_gib_init: Initializing GIB processing
[  330.300978] tiziano_lsc_init: Initializing LSC processing
[  330.300983] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  330.300990] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  330.300997] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  330.301003] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  330.301009] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  330.301063] tiziano_ccm_init: Initializing Color Correction Matrix
[  330.301068] tiziano_ccm_init: Using linear CCM parameters
[  330.301073] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  330.301080] jz_isp_ccm: EV=64, CT=9984
[  330.301086] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  330.301092] cm_control: saturation=128
[  330.301097] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  330.301103] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  330.301109] tiziano_ccm_init: CCM initialized successfully
[  330.301114] tiziano_dmsc_init: Initializing DMSC processing
[  330.301119] tiziano_sharpen_init: Initializing Sharpening
[  330.301125] tiziano_sharpen_init: Using linear sharpening parameters
[  330.301130] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  330.301137] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  330.301143] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  330.301169] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  330.301175] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  330.301181] tiziano_sharpen_init: Sharpening initialized successfully
[  330.301187] tiziano_sdns_init: Initializing SDNS processing
[  330.301194] tiziano_sdns_init: Using linear SDNS parameters
[  330.301199] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  330.301206] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  330.301212] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  330.301244] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  330.301251] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  330.301257] tiziano_sdns_init: SDNS processing initialized successfully
[  330.301263] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  330.301268] tiziano_mdns_init: Using linear MDNS parameters
[  330.301279] tiziano_mdns_init: MDNS processing initialized successfully
[  330.301283] tiziano_clm_init: Initializing CLM processing
[  330.301289] tiziano_dpc_init: Initializing DPC processing
[  330.301294] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  330.301300] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  330.301307] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  330.301312] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  330.301327] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  330.301333] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  330.301339] tiziano_hldc_init: Initializing HLDC processing
[  330.301345] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  330.301352] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  330.301358] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  330.301365] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  330.301372] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  330.301379] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  330.301386] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  330.301393] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  330.301400] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  330.301407] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  330.301414] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  330.301421] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  330.301428] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  330.301433] tiziano_adr_params_refresh: Refreshing ADR parameters
[  330.301439] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  330.301445] tiziano_adr_params_init: Initializing ADR parameter arrays
[  330.301451] tisp_adr_set_params: Writing ADR parameters to registers
[  330.301483] tisp_adr_set_params: ADR parameters written to hardware
[  330.301489] tisp_event_set_cb: Setting callback for event 18
[  330.301495] tisp_event_set_cb: Event 18 callback set to c0682f04
[  330.301501] tisp_event_set_cb: Setting callback for event 2
[  330.301507] tisp_event_set_cb: Event 2 callback set to c0682ed8
[  330.301513] tiziano_adr_init: ADR processing initialized successfully
[  330.301519] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  330.301525] tiziano_bcsh_init: Initializing BCSH processing
[  330.301530] tiziano_ydns_init: Initializing YDNS processing
[  330.301535] tiziano_rdns_init: Initializing RDNS processing
[  330.301540] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  330.301545] tisp_event_init: Initializing ISP event system
[  330.301553] tisp_event_init: SAFE event system initialized with 20 nodes
[  330.301559] tisp_event_set_cb: Setting callback for event 4
[  330.301565] tisp_event_set_cb: Event 4 callback set to c0682f30
[  330.301571] tisp_event_set_cb: Setting callback for event 5
[  330.301577] tisp_event_set_cb: Event 5 callback set to c06833f8
[  330.301583] tisp_event_set_cb: Setting callback for event 7
[  330.301590] tisp_event_set_cb: Event 7 callback set to c0682fc4
[  330.301595] tisp_event_set_cb: Setting callback for event 9
[  330.301602] tisp_event_set_cb: Event 9 callback set to c068304c
[  330.301607] tisp_event_set_cb: Setting callback for event 8
[  330.301614] tisp_event_set_cb: Event 8 callback set to c0683110
[  330.301619] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  330.301625] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  330.301632] *** system_irq_func_set: Registered handler at index 13 ***
[  330.301637] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  330.301643] tisp_param_operate_init: Initializing parameter operations
[  330.301652] tisp_netlink_init: Initializing netlink communication
[  330.301657] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  330.301689] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  330.301704] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  330.301716] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  330.301722] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  330.301729] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  330.301734] tisp_code_create_tuning_node: Device already created, skipping
[  330.301740] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  330.301747] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  330.301753] tx_isp_subdev_pipo: entry - sd=80546400, arg=85619dd0
[  330.301760] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 80546400
[  330.301766] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  330.301771] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  330.301777] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  330.301783] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  330.301789] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  330.301795] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  330.301802] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  330.301809] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[  330.301815] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  330.301822] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  330.301829] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  330.301835] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  330.301842] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  330.301848] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  330.301855] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  330.301861] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  330.301867] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  330.301873] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  330.301879] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  330.301885] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  330.301892] ispvic_frame_channel_qbuf: arg1=80546400, arg2=  (null)
[  330.301899] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  330.301905] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  330.301911] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  330.301917] ispvic_frame_channel_s_stream: arg1=80546400, arg2=1
[  330.301924] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80546400
[  330.301931] ispvic_frame_channel_s_stream[2456]: streamon
[  330.301937] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  330.301943] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  330.301949] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  330.301955] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  330.301963] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  330.301968] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  330.301975] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  330.301981] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  330.301987] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  330.301993] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  330.301999] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  330.302006] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  330.302013] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  330.302021] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  330.302029] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  330.302036] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  330.302044] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  330.302050] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  330.302056] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  330.302061] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  330.302069] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  330.302075] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  330.302081] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  330.302088] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80546400, enable=1 ***
[  330.302094] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  330.302099] *** vic_core_s_stream: STREAM ON ***
[  330.302105] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  330.302111] *** vic_core_s_stream: CRITICAL FIX - Skipping VIC interrupt disable to keep IRQ 38 enabled ***
[  330.302118] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.302125] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.302132] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  330.302138] *** STREAMING: SKIPPING CPM clock reconfiguration to preserve CSI PHY configuration ***
[  330.302144] *** STREAMING: CPM clocks should already be configured during module init ***
[  330.302149] STREAMING: CPM clocks preserved - CSI PHY configuration should remain intact
[  330.302155] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  330.302162] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  330.302168] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  330.302174] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  330.302181] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  330.302187] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  330.302193] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  330.302199] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  330.302207] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  330.302214] *** tx_isp_vic_start: Frame size 0x07800438 calculated but NOT written to 0x4 (interrupt register) ***
[  330.302221] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  330.302227] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  330.302233] *** VIC unlock: Commands written, checking VIC status register ***
[  330.302240] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  330.302246] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  330.302251] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  330.302257] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  330.302263] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  330.302269] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  330.302276] *** VIC DIMENSIONS: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE) ***
[  330.302282] *** VIC REGISTER CONFIG: FORCE writing VIC configuration registers (required for interrupts) ***
[  330.302290] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  330.302297] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  330.302303] *** VIC INTERRUPT CONFIG: Clearing pending interrupts ***
[  330.302309] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  330.302315] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  330.302321] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  330.302327] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  330.302333] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  330.302339] *** ISP CORE PROTECTION: SKIPPING interrupt-disrupting core registers 0x30, 0x10 - VIC interrupts already working ***
[  330.302346] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  330.302352] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  330.302359] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  330.302365] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  330.302373] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  330.302381] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  330.302388] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  330.302394] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  330.302402] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  330.302407] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  330.302413] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  330.302419] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  330.302425] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  330.302431] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  330.302437] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  330.302443] *** VIC INTERRUPT HANDLER CALLED: arg1=80514000 ***
[  330.302451] *** VIC IRQ: STATUS1=0x00000000, STATUS2=0x00000000 ***
[  330.302457] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  330.302463] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  330.302469] *** vic_framedone_irq_function: SAFE implementation ***
[  330.302475] *** VIC FRAME DONE: Frame completion signaled safely ***
[  330.302481] *** VIC TEST 2: Manual frame done function returned -1066683192 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[  330.302487] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  330.302494] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  330.302499] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  330.302505] tx_vic_enable_irq: VIC interrupts already enabled
[  330.302511] *** tx_vic_enable_irq: completed successfully ***
[  330.302517] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  330.302523] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  330.302529] tx_isp_subdev_pipo: completed successfully, returning 0
[  330.302535] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  330.302540] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  330.302547] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  330.302552] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  330.302558] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  330.302565] *** ispcore_core_ops_init: First tisp_init completed ***
[  330.302570] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***<6>[  330.302577] *** tisp_init: REFERENCE DRIVER TIMING - Tuning system will be available immediately ***
[  330.302583] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  330.302591] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  330.302596] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  330.302603] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  330.302611] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  330.302617] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  330.302625] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  330.302631] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  330.302639] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  330.302646] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  330.302653] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  330.302660] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  330.302667] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  330.302673] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  330.302681] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  330.302687] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  330.302695] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  330.302701] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  330.302708] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  330.302713] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  330.302721] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  330.302727] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  330.302734] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  330.302741] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  330.302747] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  330.302752] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  330.302759] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  330.302766] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  330.302773] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  330.302780] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  330.302787] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  330.302794] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  330.302801] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  330.302808] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  330.302813] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  330.302821] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  330.302827] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  330.302835] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  330.302841] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  330.302848] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  330.302855] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  330.302861] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  330.302868] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  330.302875] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  330.302881] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  330.302887] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  330.302895] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  330.302903] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  330.302909] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  330.302916] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  330.302921] *** tisp_init: ISP control register set to enable processing pipeline ***
[  330.302928] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  330.302935] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  330.302941] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  330.302947] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  330.302953] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  330.302960] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  330.302972] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  330.310419] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  330.310425] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  330.318141] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[  330.318149] *** ISP CORE INTERRUPT: bank=legacy(+0xb*) status=0x00000400 (legacy=0x00000400 new=0x00000000) ***
[  330.324786] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.324802] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  330.324811] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  330.324821] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  330.324830] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  330.324839] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  330.324849] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  330.324858] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  330.324867] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  330.324876] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  330.324886] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  330.324895] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  330.324904] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  330.324913] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  330.324923] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.324932] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  330.324941] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  330.324951] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.324960] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  330.324969] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  330.324978] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.324987] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  330.324997] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  330.325006] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  330.325015] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  330.325024] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  330.325034] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  330.325043] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  330.325056] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  330.325065] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  330.325075] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  330.325083] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  330.325093] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  330.325102] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.325111] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  330.325121] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325130] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  330.325139] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325148] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325157] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  330.325167] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  330.325176] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  330.325185] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  330.325195] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325204] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  330.325213] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  330.325223] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325232] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  330.325241] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  330.325251] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  330.325260] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  330.325269] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  330.325279] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.325288] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  330.325297] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  330.325307] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  330.325316] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  330.325325] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  330.325335] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.325344] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  330.325353] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325363] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  330.325371] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325381] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325390] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  330.325399] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  330.325409] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  330.325418] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  330.325427] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325437] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  330.325446] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  330.325455] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325465] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  330.325474] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  330.325483] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  330.325493] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  330.325502] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  330.325511] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.325521] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  330.325530] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  330.325539] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  330.325549] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  330.325558] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  330.325567] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.325577] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  330.325586] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325595] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  330.325605] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325614] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325623] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  330.325633] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  330.325642] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  330.325651] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  330.325661] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325669] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  330.325679] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  330.325689] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325698] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  330.325707] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  330.325717] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  330.325726] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  330.325735] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  330.325745] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.325754] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  330.325763] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  330.325773] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  330.325782] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  330.325791] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  330.325801] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.325810] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  330.325819] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325829] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  330.325838] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325847] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  330.325857] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  330.325866] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  330.325875] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  330.325885] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  330.325894] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325903] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  330.325913] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  330.325922] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.325931] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  330.325941] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  330.325950] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  330.325959] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  330.325969] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  330.325978] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  330.326136] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4670.000 ms)
[  330.326145] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  330.326155] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4670.000 ms)
root@ing-wyze-cam3-a000 ~# [INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
[  330.347765] tiziano_ae_set_hardware_param: Parameters written to AE0
[  330.347771] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  330.347778] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  330.347785] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  330.347791] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  330.347798] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  330.347805] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  330.347811] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  330.347818] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  330.347825] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  330.347831] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  330.347838] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  330.347845] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  330.347850] tiziano_ae_set_hardware_param: Parameters written to AE1
[  330.347857] *** system_irq_func_set: Registered handler at index 27 ***
[  330.347863] *** system_irq_func_set: Registered handler at index 26 ***
[  330.347869] *** system_irq_func_set: Registered handler at index 29 ***
[  330.347875] *** system_irq_func_set: Registered handler at index 28 ***
[  330.347883] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  330.347900] tiziano_deflicker_expt: Generated 119 LUT entries
[  330.347906] tisp_event_set_cb: Setting callback for event 1
[  330.347913] tisp_event_set_cb: Event 1 callback set to c0683d88
[  330.347919] tisp_event_set_cb: Setting callback for event 6
[  330.347926] tisp_event_set_cb: Event 6 callback set to c0683268
[  330.347931] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  330.347937] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  330.347945] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  330.347951] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  330.347958] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  330.347963] tiziano_awb_init: AWB hardware blocks enabled
[  330.347969] tiziano_gamma_init: Initializing Gamma processing
[  330.347974] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  330.348033] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  330.348039] tiziano_gib_init: Initializing GIB processing
[  330.348045] tiziano_lsc_init: Initializing LSC processing
[  330.348050] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  330.348057] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  330.348063] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  330.348071] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  330.348076] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  330.348133] tiziano_ccm_init: Initializing Color Correction Matrix
[  330.348139] tiziano_ccm_init: Using linear CCM parameters
[  330.348145] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  330.348151] jz_isp_ccm: EV=64, CT=9984
[  330.348158] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  330.348164] cm_control: saturation=128
[  330.348169] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  330.348176] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  330.348181] tiziano_ccm_init: CCM initialized successfully
[  330.348186] tiziano_dmsc_init: Initializing DMSC processing
[  330.348192] tiziano_sharpen_init: Initializing Sharpening
[  330.348197] tiziano_sharpen_init: Using linear sharpening parameters
[  330.348203] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  330.348210] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  330.348287] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  330.348394] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  330.348404] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  330.348410] tiziano_sharpen_init: Sharpening initialized successfully
[  330.348416] tiziano_sdns_init: Initializing SDNS processing
[  330.348424] tiziano_sdns_init: Using linear SDNS parameters
[  330.348429] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  330.348437] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  330.348442] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  330.348475] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  330.348482] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  330.348487] tiziano_sdns_init: SDNS processing initialized successfully
[  330.348494] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  330.348499] tiziano_mdns_init: Using linear MDNS parameters
[  330.348510] tiziano_mdns_init: MDNS processing initialized successfully
[  330.348516] tiziano_clm_init: Initializing CLM processing
[  330.348521] tiziano_dpc_init: Initializing DPC processing
[  330.348527] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  330.348533] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  330.348540] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  330.348546] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  330.348561] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  330.348567] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  330.348573] tiziano_hldc_init: Initializing HLDC processing
[  330.348579] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  330.348586] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  330.348593] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  330.348599] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  330.348607] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  330.348614] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  330.348621] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  330.348627] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  330.348635] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  330.348642] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  330.348649] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  330.348655] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  330.348663] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  330.348668] tiziano_adr_params_refresh: Refreshing ADR parameters
[  330.348674] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  330.348679] tiziano_adr_params_init: Initializing ADR parameter arrays
[  330.348687] tisp_adr_set_params: Writing ADR parameters to registers
[  330.348719] tisp_adr_set_params: ADR parameters written to hardware
[  330.348725] tisp_event_set_cb: Setting callback for event 18
[  330.348732] tisp_event_set_cb: Event 18 callback set to c0682f04
[  330.348738] tisp_event_set_cb: Setting callback for event 2
[  330.348744] tisp_event_set_cb: Event 2 callback set to c0682ed8
[  330.348750] tiziano_adr_init: ADR processing initialized successfully
[  330.348757] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  330.348762] tiziano_bcsh_init: Initializing BCSH processing
[  330.348767] tiziano_ydns_init: Initializing YDNS processing
[  330.348773] tiziano_rdns_init: Initializing RDNS processing
[  330.348778] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  330.348792] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11a8000 (Binary Ninja EXACT) ***
[  330.348799] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11a9000 (Binary Ninja EXACT) ***
[  330.348807] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11aa000 (Binary Ninja EXACT) ***
[  330.348813] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11ab000 (Binary Ninja EXACT) ***
[  330.348821] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11ac000 (Binary Ninja EXACT) ***
[  330.348827] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11ac800 (Binary Ninja EXACT) ***
[  330.348835] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11ad000 (Binary Ninja EXACT) ***
[  330.348841] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11ad800 (Binary Ninja EXACT) ***
[  330.348849] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  330.348855] *** tisp_init: AE0 buffer allocated at 0x011a8000 ***
[  330.348861] *** CRITICAL FIX: data_b2f3c initialized to 0x811a8000 (prevents stack corruption) ***
[  330.348870] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11b0000 (Binary Ninja EXACT) ***
[  330.348877] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11b1000 (Binary Ninja EXACT) ***
[  330.348884] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11b2000 (Binary Ninja EXACT) ***
[  330.348891] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11b3000 (Binary Ninja EXACT) ***
[  330.348898] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11b4000 (Binary Ninja EXACT) ***
[  330.348905] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11b4800 (Binary Ninja EXACT) ***
[  330.348912] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11b5000 (Binary Ninja EXACT) ***
[  330.348919] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11b5800 (Binary Ninja EXACT) ***
[  330.348926] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  330.348932] *** tisp_init: AE1 buffer allocated at 0x011b0000 ***
[  330.348937] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  330.348944] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  330.348950] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[  330.348957] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  330.350253] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  330.350267] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  330.350276] tiziano_ae_params_refresh: Refreshing AE parameters
[  330.350288] tiziano_ae_params_refresh: AE parameters refreshed
[  330.350294] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  330.350300] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  330.350306] tiziano_ae_para_addr: Setting up AE parameter addresses
[  330.350311] tiziano_ae_para_addr: AE parameter addresses configured
[  330.350318] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  330.350326] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  330.350333] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  330.350340] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  330.350347] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  330.350354] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  330.350361] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  330.350368] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b525814 (Binary Ninja EXACT) ***
[  330.350375] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  330.350382] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  330.350389] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  330.350396] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  330.350402] tiziano_ae_set_hardware_param: Parameters written to AE0
[  330.350408] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  330.350415] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  330.350421] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  330.350428] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  330.350435] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  330.350442] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  330.350449] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  330.350455] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  330.350462] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  330.350469] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  330.350475] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  330.350482] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  330.350488] tiziano_ae_set_hardware_param: Parameters written to AE1
[  330.350495] *** system_irq_func_set: Registered handler at index 27 ***
[  330.350501] *** system_irq_func_set: Registered handler at index 26 ***
[  330.350507] *** system_irq_func_set: Registered handler at index 29 ***
[  330.350513] *** system_irq_func_set: Registered handler at index 28 ***
[  330.350521] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  330.350538] tiziano_deflicker_expt: Generated 119 LUT entries
[  330.350544] tisp_event_set_cb: Setting callback for event 1
[  330.350551] tisp_event_set_cb: Event 1 callback set to c0683d88
[  330.350557] tisp_event_set_cb: Setting callback for event 6
[  330.350564] tisp_event_set_cb: Event 6 callback set to c0683268
[  330.350569] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  330.350575] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  330.350583] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  330.350589] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  330.350596] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  330.350601] tiziano_awb_init: AWB hardware blocks enabled
[  330.350607] tiziano_gamma_init: Initializing Gamma processing
[  330.350612] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  330.350672] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  330.350677] tiziano_gib_init: Initializing GIB processing
[  330.350683] tiziano_lsc_init: Initializing LSC processing
[  330.350688] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  330.350695] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  330.350702] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  330.350709] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  330.350715] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  330.350773] tiziano_ccm_init: Initializing Color Correction Matrix
warn: shm_init,53shm init already
[  330.350779] tiziano_ccm_init: Using linear CCM parameters
[  330.350785] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  330.350791] jz_isp_ccm: EV=64, CT=9984
[  330.350798] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  330.350803] cm_control: saturation=128
[  330.350809] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  330.350815] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  330.350821] tiziano_ccm_init: CCM initialized successfully
[  330.350826] tiziano_dmsc_init: Initializing DMSC processing
[  330.350831] tiziano_sharpen_init: Initializing Sharpening
[  330.350837] tiziano_sharpen_init: Using linear sharpening parameters
[  330.350843] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  330.350849] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  330.350855] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  330.350882] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  330.350889] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  330.350895] tiziano_sharpen_init: Sharpening initialized successfully
[  330.350900] tiziano_sdns_init: Initializing SDNS processing
[  330.350908] tiziano_sdns_init: Using linear SDNS parameters
[  330.350913] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  330.350921] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  330.350927] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  330.350959] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  330.350966] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  330.350972] tiziano_sdns_init: SDNS processing initialized successfully
[  330.350978] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  330.350983] tiziano_mdns_init: Using linear MDNS parameters
[  330.350994] tiziano_mdns_init: MDNS processing initialized successfully
[  330.350999] tiziano_clm_init: Initializing CLM processing
[  330.351005] tiziano_dpc_init: Initializing DPC processing
[  330.351010] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  330.351016] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  330.351023] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  330.351029] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  330.351044] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  330.351050] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  330.351056] tiziano_hldc_init: Initializing HLDC processing
[  330.351063] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  330.351069] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  330.351075] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  330.351083] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  330.351089] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  330.351097] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  330.351103] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  330.351110] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  330.351117] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  330.351125] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  330.351131] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  330.351138] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  330.351145] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  330.351151] tiziano_adr_params_refresh: Refreshing ADR parameters
[  330.351157] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  330.351162] tiziano_adr_params_init: Initializing ADR parameter arrays
[  330.351169] tisp_adr_set_params: Writing ADR parameters to registers
[  330.351201] tisp_adr_set_params: ADR parameters written to hardware
[  330.351207] tisp_event_set_cb: Setting callback for event 18
[  330.351213] tisp_event_set_cb: Event 18 callback set to c0682f04
[  330.351219] tisp_event_set_cb: Setting callback for event 2
[  330.351225] tisp_event_set_cb: Event 2 callback set to c0682ed8
[  330.351231] tiziano_adr_init: ADR processing initialized successfully
[  330.351237] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  330.351243] tiziano_bcsh_init: Initializing BCSH processing
[  330.351248] tiziano_ydns_init: Initializing YDNS processing
[  330.351253] tiziano_rdns_init: Initializing RDNS processing
[  330.351259] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  330.351264] tisp_event_init: Initializing ISP event system
[  330.351271] tisp_event_init: SAFE event system initialized with 20 nodes
[  330.351277] tisp_event_set_cb: Setting callback for event 4
[  330.351284] tisp_event_set_cb: Event 4 callback set to c0682f30
[  330.351289] tisp_event_set_cb: Setting callback for event 5
[  330.351296] tisp_event_set_cb: Event 5 callback set to c06833f8
[  330.351302] tisp_event_set_cb: Setting callback for event 7
[  330.351308] tisp_event_set_cb: Event 7 callback set to c0682fc4
[  330.351314] tisp_event_set_cb: Setting callback for event 9
[  330.351321] tisp_event_set_cb: Event 9 callback set to c068304c
[  330.351326] tisp_event_set_cb: Setting callback for event 8
[  330.351333] tisp_event_set_cb: Event 8 callback set to c0683110
[  330.351338] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  330.351344] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  330.351351] *** system_irq_func_set: Registered handler at index 13 ***
[  330.351356] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[  330.351362] tisp_param_operate_init: Initializing parameter operations
[  330.351369] tisp_netlink_init: Initializing netlink communication
[  330.351375] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  330.351406] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  330.351419] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  330.351431] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  330.351438] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  330.351444] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  330.351449] tisp_code_create_tuning_node: Device already created, skipping
[  330.351455] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[  330.351462] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[  330.351469] tx_isp_subdev_pipo: entry - sd=80546400, arg=85619dd0
[  330.351476] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 80546400
[  330.351481] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[  330.351487] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[  330.351493] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[  330.351499] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[  330.351505] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[  330.351511] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[  330.351518] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[  330.351525] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[  330.351531] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[  330.351538] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[  330.351545] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[  330.351551] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[  330.351558] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[  330.351564] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[  330.351571] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[  330.351577] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[  330.351583] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[  330.351589] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[  330.351595] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[  330.351601] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  330.351609] ispvic_frame_channel_qbuf: arg1=80546400, arg2=  (null)
[  330.351615] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[  330.351621] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[  330.351627] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  330.351634] ispvic_frame_channel_s_stream: arg1=80546400, arg2=1
[  330.351640] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80546400
[  330.351647] ispvic_frame_channel_s_stream[2456]: streamon
[  330.351654] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  330.351660] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  330.351666] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  330.351671] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  330.351679] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  330.351685] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  330.351692] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  330.351698] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  330.351703] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  330.351709] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  330.351715] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  330.351722] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  330.351729] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  330.351737] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  330.351745] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  330.351752] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  330.351760] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  330.351766] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  330.351772] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  330.351778] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  330.351785] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  330.351791] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[  330.351797] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[  330.351804] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80546400, enable=1 ***
[  330.351810] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  330.351815] *** vic_core_s_stream: STREAM ON ***
[  330.351821] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  330.351827] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[  330.351833] tx_isp_subdev_pipo: completed successfully, returning 0
[  330.351839] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized ***
[  330.351844] *** NO MORE 'qbuffer null' or 'bank no free' errors should occur ***
[  330.351850] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  330.351856] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  330.351862] *** tisp_init: INITIALIZATION COMPLETE - this function will never run again ***
[  330.351869] *** ispcore_core_ops_init: Second tisp_init completed ***
[  330.351875] *** ispcore_core_ops_init: VIC already streaming (state 4) - preserving state to avoid reinitialization ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  330.351884] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  330.351891] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  330.351897] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  330.351903] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  330.351909] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  330.351914] ispcore_core_ops_init: Complete, result=0<6>[  330.351920] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  330.351925] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  330.351933] csi_core_ops_init: sd=80546000, csi_dev=80546000, enable=1
[  330.351939] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  330.351945] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  330.351952] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  330.351958] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  330.351965] csi_video_s_stream: sd=80546000, enable=1
[  330.351971] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.351978] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.351984] csi_video_s_stream: Stream ON - CSI state set to 4
[  330.351990] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  330.351997] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  330.352003] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80546400, enable=1 ***
[  330.352009] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  330.352015] *** vic_core_s_stream: STREAM ON ***
[  330.352020] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  330.352026] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  330.352033] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  330.352040] *** vin_s_stream: SAFE implementation - sd=85c4c000, enable=1 ***
[  330.352047] vin_s_stream: VIN state = 3, enable = 1
[  330.352052] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.352058] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.352064] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  330.352070] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  330.352076] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  330.352083] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[  330.352089] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  330.352096] *** VIC STATE CHECK: vic_dev->state=4 (need >=3), enable=1 ***
[  330.352103] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  330.352109] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  330.352118] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  330.352124] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[  330.352131] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  330.352139] gc2053: s_stream called with enable=1
[  330.352147] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.352153] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.352159] gc2053: About to write streaming registers for interface 1
[  330.352165] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.352175] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.352500] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.352509] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.352517] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.352843] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.352850] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.352857] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.352863] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.352870] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.352876] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.352883] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  330.352889] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  330.352896] gc2053: s_stream called with enable=1
[  330.352903] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.352909] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.352915] gc2053: About to write streaming registers for interface 1
[  330.352921] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.352930] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.353242] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.353249] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.353258] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.353572] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.353579] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.353585] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.353592] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.353598] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.353604] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.353610] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  330.353625] ISP IOCTL: cmd=0x800456d0 arg=0x7f9f9320
[  330.353631] TX_ISP_VIDEO_LINK_SETUP: config=0
[  330.353638] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  330.353645] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  330.353651] tx_isp_video_link_stream: Starting streaming on all subdevices
[  330.353657] tx_isp_video_link_stream: Activating all subdevice modules first
[  330.353664] tx_isp_video_link_stream: Activating subdev[1] (isp-w02)
[  330.353671] tx_isp_video_link_stream: All subdevice modules activated
[  330.353677] tx_isp_video_link_stream: Calling link_stream on subdev[0] (isp-w00)
[  330.353683] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  330.353690] csi_video_s_stream: sd=80546000, enable=1
[  330.353695] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.353701] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.353707] csi_video_s_stream: Stream ON - CSI state set to 4
[  330.353713] tx_isp_video_link_stream: Calling link_stream on subdev[1] (isp-w02)
[  330.353720] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80546400, enable=1 ***
[  330.353726] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  330.353731] *** vic_core_s_stream: STREAM ON ***
[  330.353737] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  330.353743] tx_isp_video_link_stream: Calling link_stream on subdev[2] (isp-w01)
[  330.353751] *** vin_s_stream: SAFE implementation - sd=85c4c000, enable=1 ***
[  330.353757] vin_s_stream: VIN state = 4, enable = 1
[  330.353762] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.353768] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.353774] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  330.353780] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  330.353787] tx_isp_video_link_stream: Calling link_stream on subdev[3] (isp-m0)
[  330.353793] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  330.353799] *** VIC STATE CHECK: vic_dev->state=4 (need >=3), enable=1 ***
[  330.353805] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  330.353812] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[  330.353819] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[  330.353825] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  330.353833] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[  330.353840] tx_isp_video_link_stream: Calling link_stream on subdev[4] (gc2053)
[  330.353847] gc2053: s_stream called with enable=1
[  330.353853] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.353859] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.353865] gc2053: About to write streaming registers for interface 1
[  330.353872] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.353881] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.354193] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.354201] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.354209] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.359009] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.359022] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.359029] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.359037] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.359043] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.359050] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.359057] tx_isp_video_link_stream: Calling link_stream on subdev[5] (gc2053)
[  330.359064] gc2053: s_stream called with enable=1
[  330.359071] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.359077] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.359083] gc2053: About to write streaming registers for interface 1
[  330.359089] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.359099] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.359425] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.359433] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.359441] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.359755] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.359763] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.359769] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.359776] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.359782] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.359788] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.359795] tx_isp_video_link_stream: Successfully started streaming on all subdevices
[  330.403311] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[  330.403327] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[  330.405460] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4820.000 ms)
[  330.405471] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4820.000 ms)
[  330.577096] ISP M0 device open called from pid 2611
[  330.577131] *** REFERENCE DRIVER IMPLEMENTATION ***
[  330.577139] ISP M0 tuning buffer allocated: 805b8000 (size=0x500c, aligned)
[  330.577145] tisp_par_ioctl global variable set: 805b8000
[  330.577199] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  330.577207] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  330.577213] isp_core_tuning_init: Initializing tuning data structure
[  330.577232] isp_core_tuning_init: Tuning data structure initialized at 805c0000
[  330.577239] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  330.577245] *** SAFE: mode_flag properly initialized using struct member access ***
[  330.577252] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805c0000
[  330.577258] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  330.577264] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  330.577270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.577278] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  330.577284] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  330.577290] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  330.577295] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  330.577320] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  330.577327] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  330.577333] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  330.577341] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  330.577348] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  330.577355] CRITICAL: Cannot access saturation field at 805c0024 - PREVENTING BadVA CRASH
[  330.577711] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.577724] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  330.577732] Set control: cmd=0x980901 value=128
[  330.577798] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.577806] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  330.577812] Set control: cmd=0x98091b value=128
[  330.577869] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.577877] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  330.577884] Set control: cmd=0x980902 value=128
[  330.577890] tisp_bcsh_saturation: saturation=128
[  330.577896] tiziano_bcsh_update: Updating BCSH parameters
[  330.577903]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  330.577908] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  330.577963] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.577971] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  330.577978] Set control: cmd=0x980900 value=128
[  330.578049] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.578057] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  330.578064] Set control: cmd=0x980901 value=128
[  330.578118] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.578126] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  330.578133] Set control: cmd=0x98091b value=128
[  330.578186] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.578194] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  330.578201] Set control: cmd=0x980902 value=128
[  330.578207] tisp_bcsh_saturation: saturation=128
[  330.578212] tiziano_bcsh_update: Updating BCSH parameters
[  330.578220]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  330.578225] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  330.578307] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.578316] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  330.578322] Set control: cmd=0x980900 value=128
[  330.578396] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.578406] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.578412] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.578483] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.578491] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.578496] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.579568] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.579581] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  330.579588] Set control: cmd=0x980914 value=0
[  330.579972] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.579984] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  330.579990] Set control: cmd=0x980915 value=0
[  330.580130] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.580140] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.580146] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.580284] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  330.580295] tx_isp_video_link_stream: Stopping streaming on all subdevices
[  330.580303] tx_isp_video_link_stream: Calling link_stream on subdev[0] (isp-w00)
[  330.580310] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  330.580317] csi_video_s_stream: sd=80546000, enable=0
[  330.580322] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.580330] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.580335] csi_video_s_stream: Stream OFF - CSI state set to 3
[  330.580342] tx_isp_video_link_stream: Calling link_stream on subdev[1] (isp-w02)
[  330.580349] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80546400, enable=0 ***
[  330.580356] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  330.580361] *** vic_core_s_stream: STREAM OFF ***
[  330.580366] vic_core_s_stream: Stream OFF - state 4 -> 3
[  330.580373] tx_isp_video_link_stream: Calling link_stream on subdev[2] (isp-w01)
[  330.580380] *** vin_s_stream: SAFE implementation - sd=85c4c000, enable=0 ***
[  330.580387] vin_s_stream: VIN state = 4, enable = 0
[  330.580392] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.580398] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.580404] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  330.580410] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  330.580417] tx_isp_video_link_stream: Calling link_stream on subdev[3] (isp-m0)
[  330.580424] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  330.580431] *** VIC STATE CHECK: vic_dev->state=3 (need >=3), enable=0 ***
[  330.580438] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  330.580444] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[  330.580452] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[  330.580459] tx_isp_video_link_stream: Calling link_stream on subdev[4] (gc2053)
[  330.580467] gc2053: s_stream called with enable=0
[  330.580474] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.580480] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  330.580486] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  330.580496] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.580820] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.580828] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.580837] sensor_write: reg=0x3e val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.583075] sensor_write: reg=0x3e val=0x00 SUCCESS
[  330.583089] sensor_write_array: reg[2] 0x3e=0x00 OK
[  330.583096] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.583103] gc2053: Sensor hardware streaming stopped
[  330.583111] tx_isp_video_link_stream: Calling link_stream on subdev[5] (gc2053)
[  330.583118] gc2053: s_stream called with enable=0
[  330.583125] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.583131] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  330.583137] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  330.583146] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.583464] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.583472] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.583480] sensor_write: reg=0x3e val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.585906] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.585918] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  330.585924] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  330.585930] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  330.585936] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  330.586058] sensor_write: reg=0x3e val=0x00 SUCCESS
[  330.586067] sensor_write_array: reg[2] 0x3e=0x00 OK
[  330.586074] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.586080] gc2053: Sensor hardware streaming stopped
[  330.586088] tx_isp_video_link_stream: Successfully stopped streaming on all subdevices
[  330.586098] ISP IOCTL: cmd=0x800456d1 arg=0x7f9f9320
[  330.586106] tx_isp_video_link_destroy: Destroying links for config 0
[  330.586114] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  330.586122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.586129] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  330.586136] Set control: cmd=0x8000164 value=1
[  330.586144] ISP IOCTL: cmd=0x800456d0 arg=0x7f9f9320
[  330.586150] TX_ISP_VIDEO_LINK_SETUP: config=0
[  330.586156] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  330.586162] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  330.586169] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  330.586175] tx_isp_video_link_stream: Starting streaming on all subdevices
[  330.586180] tx_isp_video_link_stream: Activating all subdevice modules first
[  330.586188] tx_isp_video_link_stream: Activating subdev[1] (isp-w02)
[  330.586195] tx_isp_video_link_stream: All subdevice modules activated
[  330.586202] tx_isp_video_link_stream: Calling link_stream on subdev[0] (isp-w00)
[  330.586208] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  330.586215] csi_video_s_stream: sd=80546000, enable=1
[  330.586221] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.586228] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.586233] csi_video_s_stream: Stream ON - CSI state set to 4
[  330.586240] tx_isp_video_link_stream: Calling link_stream on subdev[1] (isp-w02)
[  330.586247] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80546400, enable=1 ***
[  330.586253] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  330.586258] *** vic_core_s_stream: STREAM ON ***
[  330.586264] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  330.586270] *** vic_core_s_stream: CRITICAL FIX - Skipping VIC interrupt disable to keep IRQ 38 enabled ***
[  330.586276] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.586282] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.586288] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  330.586294] *** STREAMING: SKIPPING CPM clock reconfiguration to preserve CSI PHY configuration ***
[  330.586300] *** STREAMING: CPM clocks should already be configured during module init ***
[  330.586306] STREAMING: CPM clocks preserved - CSI PHY configuration should remain intact
[  330.586312] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  330.586318] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  330.586324] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  330.586330] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  330.586337] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  330.586343] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  330.586349] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  330.586355] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  330.586362] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  330.586370] *** tx_isp_vic_start: Frame size 0x07800438 calculated but NOT written to 0x4 (interrupt register) ***
[  330.586376] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  330.586382] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  330.586388] *** VIC unlock: Commands written, checking VIC status register ***
[  330.586395] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  330.586401] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  330.586407] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  330.586412] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  330.586418] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  330.586424] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  330.586432] *** VIC DIMENSIONS: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE) ***
[  330.586438] *** VIC REGISTER CONFIG: FORCE writing VIC configuration registers (required for interrupts) ***
[  330.586446] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  330.586453] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  330.586459] *** VIC INTERRUPT CONFIG: Clearing pending interrupts ***
[  330.586465] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  330.586471] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  330.586477] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  330.586483] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  330.586489] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  330.586496] *** ISP CORE PROTECTION: SKIPPING interrupt-disrupting core registers 0x30, 0x10 - VIC interrupts already working ***
[  330.586502] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  330.586508] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  330.586515] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  330.586521] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  330.586529] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x3130322a, 0x4=0x00000000 ***
[  330.586537] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000001, 0x100=0x00000000, 0x14=0x00000630 ***
[  330.586544] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  330.586550] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  330.586558] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[  330.586563] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  330.586569] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  330.586575] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  330.586580] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  330.586586] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  330.586592] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  330.586599] *** VIC INTERRUPT HANDLER CALLED: arg1=80514000 ***
[  330.586606] *** VIC IRQ: STATUS1=0x00000000, STATUS2=0x00000000 ***
[  330.586612] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  330.586618] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  330.586624] *** vic_framedone_irq_function: SAFE implementation ***
[  330.586630] *** VIC FRAME DONE: Frame completion signaled safely ***
[  330.586636] *** VIC TEST 2: Manual frame done function returned -1066683192 ***
[  330.586642] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  330.586648] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  330.586655] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  330.586660] tx_vic_enable_irq: VIC interrupts already enabled
[  330.586666] *** tx_vic_enable_irq: completed successfully ***
[  330.586672] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  330.586679] tx_isp_video_link_stream: Calling link_stream on subdev[2] (isp-w01)
[  330.586686] *** vin_s_stream: SAFE implementation - sd=85c4c000, enable=1 ***
[  330.586693] vin_s_stream: VIN state = 3, enable = 1
[  330.586698] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.586705] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.586710] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  330.586716] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  330.586723] tx_isp_video_link_stream: Calling link_stream on subdev[3] (isp-m0)
[  330.586730] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  330.586737] *** VIC STATE CHECK: vic_dev->state=4 (need >=3), enable=1 ***
[  330.586743] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  330.586750] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[  330.586758] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[  330.586764] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  330.586772] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[  330.586779] tx_isp_video_link_stream: Calling link_stream on subdev[4] (gc2053)
[  330.586786] gc2053: s_stream called with enable=1
[  330.586793] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.586799] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.586806] gc2053: About to write streaming registers for interface 1
[  330.586812] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.586821] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.587144] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.587152] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.587160] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.587482] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.587489] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.587496] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.587502] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.587508] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.587515] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.587521] tx_isp_video_link_stream: Calling link_stream on subdev[5] (gc2053)
[  330.587528] gc2053: s_stream called with enable=1
[  330.587534] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.587540] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.587547] gc2053: About to write streaming registers for interface 1
[  330.587553] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.587562] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.587874] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.587881] sensor_write_array: reg[1] 0xfe=0x00 OK
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
[  330.587890] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.589010] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.589020] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.589028] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.589035] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.589041] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.589047] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.589054] tx_isp_video_link_stream: Successfully started streaming on all subdevices
[  330.593208] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.593221] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  330.593228] Set control: cmd=0x980918 value=2
[  330.593440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593450] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593456] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593582] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593591] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593597] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593714] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593724] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593730] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593834] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593842] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593848] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593988] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593996] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594002] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594131] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594245] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594254] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594260] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594374] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594383] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594388] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594582] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594590] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594596] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594715] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594724] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594730] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.877320] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  330.877332] codec_codec_ctl: set sample rate...
[  330.877465] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[  330.586580] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  330.586592] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  330.586599] *** VIC INTERRUPT HANDLER CALLED: arg1=80514000 ***
[  330.586606] *** VIC IRQ: STATUS1=0x00000000, STATUS2=0x00000000 ***
[  330.586612] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  330.586618] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  330.586624] *** vic_framedone_irq_function: SAFE implementation ***
[  330.586630] *** VIC FRAME DONE: Frame completion signaled safely ***
[  330.586636] *** VIC TEST 2: Manual frame done function returned -1066683192 ***
[  330.586642] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  330.586648] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  330.586655] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  330.586660] tx_vic_enable_irq: VIC interrupts already enabled
[  330.586666] *** tx_vic_enable_irq: completed successfully ***
[  330.586672] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  330.586679] tx_isp_video_link_stream: Calling link_stream on subdev[2] (isp-w01)
[  330.586686] *** vin_s_stream: SAFE implementation - sd=85c4c000, enable=1 ***
[  330.586693] vin_s_stream: VIN state = 3, enable = 1
[  330.586698] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  330.586705] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  330.586710] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  330.586716] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  330.586723] tx_isp_video_link_stream: Calling link_stream on subdev[3] (isp-m0)
[  330.586730] *** ispcore_video_s_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  330.586737] *** VIC STATE CHECK: vic_dev->state=4 (need >=3), enable=1 ***
[  330.586743] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[  330.586750] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[  330.586758] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[  330.586764] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[  330.586772] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts ***
[  330.586779] tx_isp_video_link_stream: Calling link_stream on subdev[4] (gc2053)
[  330.586786] gc2053: s_stream called with enable=1
[  330.586793] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.586799] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.586806] gc2053: About to write streaming registers for interface 1
[  330.586812] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.586821] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.587144] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.587152] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.587160] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.587482] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.587489] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.587496] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.587502] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.587508] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.587515] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.587521] tx_isp_video_link_stream: Calling link_stream on subdev[5] (gc2053)
[  330.587528] gc2053: s_stream called with enable=1
[  330.587534] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  330.587540] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  330.587547] gc2053: About to write streaming registers for interface 1
[  330.587553] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  330.587562] sensor_write: reg=0xfe val=0x00, client=85558d00, adapter=i2c0, addr=0x37
[  330.587874] sensor_write: reg=0xfe val=0x00 SUCCESS
[  330.587881] sensor_write_array: reg[1] 0xfe=0x00 OK
[  330.587890] sensor_write: reg=0x3e val=0x91, client=85558d00, adapter=i2c0, addr=0x37
[  330.589010] sensor_write: reg=0x3e val=0x91 SUCCESS
[  330.589020] sensor_write_array: reg[2] 0x3e=0x91 OK
[  330.589028] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  330.589035] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  330.589041] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  330.589047] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  330.589054] tx_isp_video_link_stream: Successfully started streaming on all subdevices
[  330.593208] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  330.593221] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  330.593228] Set control: cmd=0x980918 value=2
[  330.593440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593450] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593456] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593582] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593591] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593597] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593714] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593724] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593730] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593834] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593842] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.593848] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.593988] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.593996] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594002] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594116] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594125] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594131] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594245] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594254] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594260] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594374] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594383] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594388] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594582] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594590] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594596] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.594715] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  330.594724] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  330.594730] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  330.877320] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  330.877332] codec_codec_ctl: set sample rate...
[  330.877465] codec_codec_ctl: set device...
[  331.328979] codec_set_device: set device: MIC...
[  331.586164] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  331.586177] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  331.586183] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  331.586189] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  331.586195] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  331.730367] *** FRAME CHANNEL OPEN: minor=54 ***
[  331.730379] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[  331.730386] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[  331.730393] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  331.730399] *** SAFE: Frame channel device stored in file->private_data ***
[  331.730405] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  331.730413] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[  331.730431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  331.730439] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  331.730447] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[  331.731047] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  331.731058] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  331.731065] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[  331.731072] Channel 0: Request 4 buffers, type=1 memory=2
[  331.731078] Channel 0: USERPTR mode - client will provide buffers
[  331.731085] Channel 0: USERPTR mode - 4 user buffers expected
[  331.731095] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 811f3680 ***
[  331.731102] *** Channel 0: VIC active_buffer_count set to 4 ***
[  331.731107] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  331.731114] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[  331.731139] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.731146] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.731153] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.731159] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  331.731167] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  331.731174] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  331.731181] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.731189] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  331.731195] *** Channel 0: QBUF - Queue buffer index=0 ***
[  331.731201] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  331.731209] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  331.731215] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  331.731223] *** Channel 0: QBUF EVENT - No VIC callback ***
[  331.731230] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  331.731238] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  331.731246] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[  331.731254] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=1 ***
[  331.731261] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  331.731268] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  331.731275] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  331.731285] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.731292] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.731298] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.731305] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  331.731312] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  331.731319] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  331.731327] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.731333] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  331.731340] *** Channel 0: QBUF - Queue buffer index=1 ***
[  331.731346] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  331.731353] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  331.731359] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  331.731365] *** Channel 0: QBUF EVENT - No VIC callback ***
[  331.731372] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  331.731380] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  331.731388] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[  331.731396] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=2 ***
[  331.731403] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  331.731409] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  331.731416] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  331.731425] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.731431] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.731437] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.731443] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  331.731451] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  331.731459] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  331.731465] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.731473] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  331.731479] *** Channel 0: QBUF - Queue buffer index=2 ***
[  331.731485] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  331.731492] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  331.731498] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  331.731505] *** Channel 0: QBUF EVENT - No VIC callback ***
[  331.731511] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  331.731519] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  331.731527] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[  331.731535] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=3 ***
[  331.731541] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  331.731548] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  331.731555] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  331.731563] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.731570] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.731576] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.731582] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  331.731590] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  331.731597] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  331.731604] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.731611] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  331.731618] *** Channel 0: QBUF - Queue buffer index=3 ***
[  331.731624] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  331.731631] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  331.731637] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  331.731643] *** Channel 0: QBUF EVENT - No VIC callback ***
[  331.731650] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  331.731658] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  331.731666] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  331.731673] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=4 ***
[  331.731680] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  331.731687] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  331.731693] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  331.731785] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  331.731795] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  331.731802] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[  331.731808] Channel 0: STREAMON - Enqueuing buffers in driver
[  331.731814] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[  331.733598] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.733612] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.733619] *** Channel 0: Frame completion wait ***
[  331.733624] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  331.733631] *** Channel 0: Frame wait returned 10 ***
[  331.733637] *** Channel 0: Frame was ready, consuming it ***
[  331.733741] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  331.733750] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  331.733757] *** Channel 0: DQBUF - dequeue buffer request ***
[  331.733763] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  331.733771] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  331.733777] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  331.733989] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.734001] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.734007] *** Channel 0: Frame completion wait ***
[  331.734013] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  331.792228] *** FRAME CHANNEL OPEN: minor=53 ***
[  331.792241] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[  331.792248] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[  331.792254] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[  331.792260] *** SAFE: Frame channel device stored in file->private_data ***
[  331.792266] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[  331.792274] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[  331.792292] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[  331.792299] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[  331.792308] Channel 1: Set format 640x360 pixfmt=0x3231564e
[  331.793147] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[  331.793158] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[  331.793165] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[  331.793172] Channel 1: Request 2 buffers, type=1 memory=2
[  331.793178] Channel 1: USERPTR mode - client will provide buffers
[  331.793185] Channel 1: USERPTR mode - 2 user buffers expected
[  331.793195] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 811f3a00 ***
[  331.793202] *** Channel 1: VIC active_buffer_count set to 2 ***
[  331.793208] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[  331.793214] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[  331.793228] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.793236] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.793242] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.793248] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  331.793256] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  331.793264] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  331.793271] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.793278] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  331.793284] *** Channel 1: QBUF - Queue buffer index=0 ***
[  331.793290] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  331.793298] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  331.793306] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  331.793314] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  331.793322] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[  331.793330] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811f3a00, vbm_buffer_count=1 ***
[  331.793336] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  331.793344] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  331.793350] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  331.793360] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.793368] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.793374] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.793380] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  331.793387] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  331.793395] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  331.793402] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.793409] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  331.793416] *** Channel 1: QBUF - Queue buffer index=1 ***
[  331.793422] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  331.793428] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  331.793435] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  331.793443] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  331.793451] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  331.793459] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811f3a00, vbm_buffer_count=2 ***
[  331.793466] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  331.793472] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  331.793479] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  331.793573] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[  331.793584] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[  331.793591] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[  331.793597] Channel 1: STREAMON - Enqueuing buffers in driver
[  331.793604] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[  331.797765] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.797779] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.797786] *** Channel 1: Frame completion wait ***
[  331.797792] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  331.797798] *** Channel 1: Frame wait returned 10 ***
[  331.797804] *** Channel 1: Frame was ready, consuming it ***
[  331.797860] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  331.797868] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  331.797874] *** Channel 1: DQBUF - dequeue buffer request ***
[  331.797880] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  331.797888] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  331.797896] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  331.797911] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.797918] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.797924] *** Channel 1: Frame completion wait ***
[  331.797930] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  331.828972] *** Channel 0: Frame wait returned 0 ***
[  331.828984] *** Channel 0: Frame wait timeout/error, generating frame ***
[  331.829004] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.829012] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.829018] *** Channel 0: Frame completion wait ***
[  331.829024] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  331.829030] *** Channel 0: Frame wait returned 10 ***
[  331.829036] *** Channel 0: Frame was ready, consuming it ***
[  331.829044] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.829051] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.829057] *** Channel 0: Frame completion wait ***
[  331.829062] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  331.888964] *** Channel 1: Frame wait returned 0 ***
[  331.888976] *** Channel 1: Frame wait timeout/error, generating frame ***
[  331.888998] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.889006] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.889013] *** Channel 1: Frame completion wait ***
[  331.889019] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  331.889025] *** Channel 1: Frame wait returned 10 ***
[  331.889031] *** Channel 1: Frame was ready, consuming it ***
[  331.889038] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.889046] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.889051] *** Channel 1: Frame completion wait ***
[  331.889057] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  331.928973] *** Channel 0: DQBUF wait returned 0 ***
[  331.928985] *** Channel 0: DQBUF timeout, generating frame ***
[  331.928994] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  331.929034] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  331.929042] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  331.929049] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  331.929054] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  331.929060] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  331.929195] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  331.929206] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  331.929212] *** Channel 0: DQBUF - dequeue buffer request ***
[  331.929218] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  331.929226] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  331.929233] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  331.929252] *** Channel 0: Frame wait returned 0 ***
[  331.929258] *** Channel 0: Frame wait timeout/error, generating frame ***
[  331.929270] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.929278] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.929284] *** Channel 0: Frame completion wait ***
[  331.929290] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  331.929296] *** Channel 0: Frame wait returned 10 ***
[  331.929302] *** Channel 0: Frame was ready, consuming it ***
[  331.929310] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.929317] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.929323] *** Channel 0: Frame completion wait ***
[  331.929328] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  331.939082] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.939096] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.939102] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.939108] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  331.939116] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  331.939124] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  331.939131] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.939138] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  331.939144] *** Channel 0: QBUF - Queue buffer index=0 ***
[  331.939150] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  331.939158] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  331.939166] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  331.939172] *** Channel 0: QBUF EVENT - No VIC callback ***
[  331.939180] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  331.939188] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  331.939196] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  331.939204] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=4 ***
[  331.939210] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  331.939218] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  331.939230] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  331.939300] *** Channel 0: Frame wait returned 9 ***
[  331.939307] *** Channel 0: Frame was ready, consuming it ***
[  331.939320] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.939328] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.939356] *** Channel 0: Frame completion wait ***
[  331.939362] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  331.988972] *** Channel 1: DQBUF wait returned 0 ***
[  331.988984] *** Channel 1: DQBUF timeout, generating frame ***
[  331.988993] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  331.989108] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  331.989117] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  331.989124] *** Channel 1: DQBUF - dequeue buffer request ***
[  331.989130] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  331.989138] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  331.989144] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  331.989162] *** Channel 1: Frame wait returned 0 ***
[  331.989168] *** Channel 1: Frame wait timeout/error, generating frame ***
[  331.989180] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.989186] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.989193] *** Channel 1: Frame completion wait ***
[  331.989199] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  331.989205] *** Channel 1: Frame wait returned 10 ***
[  331.989211] *** Channel 1: Frame was ready, consuming it ***
[  331.989219] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.989226] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.989232] *** Channel 1: Frame completion wait ***
[  331.989238] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  331.991175] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  331.991188] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  331.991195] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  331.991202] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  331.991209] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  331.991217] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  331.991224] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  331.991231] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  331.991238] *** Channel 1: QBUF - Queue buffer index=0 ***
[  331.991244] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  331.991252] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  331.991259] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  331.991268] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  331.991276] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  331.991284] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811f3a00, vbm_buffer_count=2 ***
[  331.991290] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  331.991298] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  331.991310] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  331.991398] *** Channel 1: Frame wait returned 10 ***
[  331.991405] *** Channel 1: Frame was ready, consuming it ***
[  331.991418] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  331.991426] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  331.991432] *** Channel 1: Frame completion wait ***
[  331.991438] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.038961] *** Channel 0: Frame wait returned 0 ***
[  332.038973] *** Channel 0: Frame wait timeout/error, generating frame ***
[  332.038994] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.039002] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.039008] *** Channel 0: Frame completion wait ***
[  332.039014] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.039020] *** Channel 0: Frame wait returned 10 ***
[  332.039026] *** Channel 0: Frame was ready, consuming it ***
[  332.039034] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.039040] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.039046] *** Channel 0: Frame completion wait ***
[  332.039052] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.088959] *** Channel 1: Frame wait returned 0 ***
[  332.088971] *** Channel 1: Frame wait timeout/error, generating frame ***
[  332.088991] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.088998] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.089005] *** Channel 1: Frame completion wait ***
[  332.089010] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.089017] *** Channel 1: Frame wait returned 10 ***
[  332.089022] *** Channel 1: Frame was ready, consuming it ***
[  332.089030] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.089037] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.089043] *** Channel 1: Frame completion wait ***
[  332.089049] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.129007] *** Channel 0: DQBUF wait returned 0 ***
[  332.129018] *** Channel 0: DQBUF timeout, generating frame ***
[  332.129028] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  332.129050] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  332.129058] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  332.129064] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  332.129070] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  332.129076] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  332.129196] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  332.129206] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  332.129214] *** Channel 0: DQBUF - dequeue buffer request ***
[  332.129220] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  332.129228] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  332.129234] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  332.139002] *** Channel 0: Frame wait returned 0 ***
[  332.139017] *** Channel 0: Frame wait timeout/error, generating frame ***
[  332.139044] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.139052] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.139059] *** Channel 0: Frame completion wait ***
[  332.139064] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.139071] *** Channel 0: Frame wait returned 10 ***
[  332.139076] *** Channel 0: Frame was ready, consuming it ***
[  332.139085] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.139092] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.139098] *** Channel 0: Frame completion wait ***
[  332.139103] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.139341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  332.139351] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  332.139358] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  332.139364] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  332.139372] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  332.139380] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  332.139386] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  332.139394] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  332.139400] *** Channel 0: QBUF - Queue buffer index=1 ***
[  332.139406] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  332.139414] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  332.139421] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  332.139428] *** Channel 0: QBUF EVENT - No VIC callback ***
[  332.139435] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  332.139444] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  332.139452] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  332.139460] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=4 ***
[  332.139466] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  332.139474] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  332.139485] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  332.139552] *** Channel 0: DQBUF wait returned 19 ***
[  332.139562] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[  332.139579] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  332.139586] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  332.139592] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  332.139598] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  332.139604] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  332.139722] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  332.139734] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  332.139740] *** Channel 0: DQBUF - dequeue buffer request ***
[  332.139746] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  332.139755] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  332.139762] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  332.149925] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  332.149939] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  332.149945] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  332.149952] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  332.149959] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  332.149966] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  332.149974] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  332.149981] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  332.149988] *** Channel 0: QBUF - Queue buffer index=2 ***
[  332.149994] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  332.150002] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  332.150008] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  332.150016] *** Channel 0: QBUF EVENT - No VIC callback ***
[  332.150022] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  332.150031] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  332.150039] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  332.150047] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=4 ***
[  332.150054] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  332.150060] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  332.150074] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  332.150140] *** Channel 0: Frame wait returned 9 ***
[  332.150147] *** Channel 0: Frame was ready, consuming it ***
[  332.150160] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.150166] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.150173] *** Channel 0: Frame completion wait ***
[  332.150179] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.188961] *** Channel 1: DQBUF wait returned 0 ***
[  332.188973] *** Channel 1: DQBUF timeout, generating frame ***
[  332.188982] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  332.189091] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  332.189100] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  332.189106] *** Channel 1: DQBUF - dequeue buffer request ***
[  332.189112] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  332.189120] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  332.189127] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  332.189144] *** Channel 1: Frame wait returned 0 ***
[  332.189151] *** Channel 1: Frame wait timeout/error, generating frame ***
[  332.189162] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.189170] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.189176] *** Channel 1: Frame completion wait ***
[  332.189182] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.189188] *** Channel 1: Frame wait returned 10 ***
[  332.189194] *** Channel 1: Frame was ready, consuming it ***
[  332.189202] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.189208] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.189214] *** Channel 1: Frame completion wait ***
[  332.189220] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.190784] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  332.190798] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  332.190804] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  332.190811] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  332.190818] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  332.190826] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  332.190834] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  332.190840] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  332.190847] *** Channel 1: QBUF - Queue buffer index=1 ***
[  332.190853] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  332.190862] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  332.190869] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  332.190877] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  332.190885] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  332.190894] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811f3a00, vbm_buffer_count=2 ***
[  332.190900] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  332.190908] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  332.190920] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  332.190983] *** Channel 1: Frame wait returned 10 ***
[  332.190990] *** Channel 1: Frame was ready, consuming it ***
[  332.191003] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.191010] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.191016] *** Channel 1: Frame completion wait ***
[  332.191022] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.248951] *** Channel 0: Frame wait returned 0 ***
[  332.248963] *** Channel 0: Frame wait timeout/error, generating frame ***
[  332.248984] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.248992] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.248998] *** Channel 0: Frame completion wait ***
[  332.249004] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.249010] *** Channel 0: Frame wait returned 10 ***
[  332.249016] *** Channel 0: Frame was ready, consuming it ***
[  332.249024] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.249031] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.249037] *** Channel 0: Frame completion wait ***
[  332.249042] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.288951] *** Channel 1: Frame wait returned 0 ***
[  332.288963] *** Channel 1: Frame wait timeout/error, generating frame ***
[  332.288983] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.288991] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.288998] *** Channel 1: Frame completion wait ***
[  332.289004] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.289010] *** Channel 1: Frame wait returned 10 ***
[  332.289016] *** Channel 1: Frame was ready, consuming it ***
[  332.289024] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.289030] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.289036] *** Channel 1: Frame completion wait ***
[  332.289042] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.338963] *** Channel 0: DQBUF wait returned 0 ***
[  332.338975] *** Channel 0: DQBUF timeout, generating frame ***
[  332.338984] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[  332.339006] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  332.339014] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  332.339020] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  332.339026] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  332.339032] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  332.339147] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  332.339156] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  332.339163] *** Channel 0: DQBUF - dequeue buffer request ***
[  332.339169] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  332.339177] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  332.339184] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  332.349144] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  332.349157] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  332.349164] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  332.349170] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  332.349178] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  332.349186] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  332.349192] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  332.349200] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  332.349206] *** Channel 0: QBUF - Queue buffer index=3 ***
[  332.349212] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  332.349220] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  332.349228] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  332.349234] *** Channel 0: QBUF EVENT - No VIC callback ***
[  332.349242] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  332.349250] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  332.349258] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  332.349266] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=4 ***
[  332.349273] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  332.349280] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  332.349291] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  332.349403] *** Channel 0: Frame wait returned 1 ***
[  332.349411] *** Channel 0: Frame was ready, consuming it ***
[  332.349427] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.349434] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.349441] *** Channel 0: Frame completion wait ***
[  332.349446] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.388953] *** Channel 1: DQBUF wait returned 0 ***
[  332.388964] *** Channel 1: DQBUF timeout, generating frame ***
[  332.388974] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[  332.389080] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  332.389090] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  332.389112] *** Channel 1: DQBUF - dequeue buffer request ***
[  332.389118] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  332.389126] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  332.389133] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  332.389150] *** Channel 1: Frame wait returned 0 ***
[  332.389158] *** Channel 1: Frame wait timeout/error, generating frame ***
[  332.389170] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.389176] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.389183] *** Channel 1: Frame completion wait ***
[  332.389189] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.389195] *** Channel 1: Frame wait returned 10 ***
[  332.389201] *** Channel 1: Frame was ready, consuming it ***
[  332.389208] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.389215] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.389221] *** Channel 1: Frame completion wait ***
[  332.389227] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.389342] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  332.389352] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  332.389358] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  332.389365] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  332.389372] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  332.389380] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  332.389387] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  332.389394] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  332.389400] *** Channel 1: QBUF - Queue buffer index=0 ***
[  332.389406] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  332.389414] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  332.389422] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  332.389430] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  332.389438] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  332.389446] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811f3a00, vbm_buffer_count=2 ***
[  332.389453] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  332.389460] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  332.389472] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  332.389494] *** Channel 1: Frame wait returned 10 ***
[  332.389500] *** Channel 1: Frame was ready, consuming it ***
[  332.389509] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.389516] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.389522] *** Channel 1: Frame completion wait ***
[  332.389528] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.448946] *** Channel 0: Frame wait returned 0 ***
[  332.448958] *** Channel 0: Frame wait timeout/error, generating frame ***
[  332.448979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.448987] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.448993] *** Channel 0: Frame completion wait ***
[  332.448999] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.449005] *** Channel 0: Frame wait returned 10 ***
[  332.449011] *** Channel 0: Frame was ready, consuming it ***
[  332.449019] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.449026] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.449032] *** Channel 0: Frame completion wait ***
[  332.449037] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.488947] *** Channel 1: Frame wait returned 0 ***
[  332.488959] *** Channel 1: Frame wait timeout/error, generating frame ***
[  332.488979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.488987] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.488993] *** Channel 1: Frame completion wait ***
[  332.488999] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.489005] *** Channel 1: Frame wait returned 10 ***
[  332.489011] *** Channel 1: Frame was ready, consuming it ***
[  332.489019] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.489026] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.489031] *** Channel 1: Frame completion wait ***
[  332.489037] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.538941] *** Channel 0: DQBUF wait returned 0 ***
[  332.538953] *** Channel 0: DQBUF timeout, generating frame ***
[  332.538961] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[  332.538986] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  332.538993] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  332.539000] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  332.539005] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  332.539011] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  332.539125] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  332.539135] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  332.539141] *** Channel 0: DQBUF - dequeue buffer request ***
[  332.539147] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  332.539155] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  332.539162] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  332.549137] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  332.549152] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  332.549158] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  332.549165] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  332.549172] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  332.549180] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  332.549187] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  332.549195] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  332.549201] *** Channel 0: QBUF - Queue buffer index=0 ***
[  332.549207] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  332.549215] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  332.549222] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  332.549229] *** Channel 0: QBUF EVENT - No VIC callback ***
[  332.549236] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  332.549244] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  332.549252] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  332.549260] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=811f3680, vbm_buffer_count=4 ***
[  332.549267] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  332.549274] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  332.549285] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  332.549309] *** Channel 0: Frame wait returned 1 ***
[  332.549316] *** Channel 0: Frame was ready, consuming it ***
[  332.549328] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.549335] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.549341] *** Channel 0: Frame completion wait ***
[  332.549347] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.586493] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  332.586506] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  332.586513] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  332.586519] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  332.586524] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  332.588964] *** Channel 1: DQBUF wait returned 0 ***
[  332.588975] *** Channel 1: DQBUF timeout, generating frame ***
[  332.588984] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[  332.589090] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  332.589099] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  332.589105] *** Channel 1: DQBUF - dequeue buffer request ***
[  332.589111] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  332.589120] *** tx_isp_get_sensor: Found real sensor: 80546000 ***
[  332.589126] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  332.589143] *** Channel 1: Frame wait returned 0 ***
[  332.589150] *** Channel 1: Frame wait timeout/error, generating frame ***
[  332.589161] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.589169] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.589175] *** Channel 1: Frame completion wait ***
[  332.589181] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.589187] *** Channel 1: Frame wait returned 10 ***
[  332.589193] *** Channel 1: Frame was ready, consuming it ***
[  332.589201] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.589208] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.589213] *** Channel 1: Frame completion wait ***
[  332.589219] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.589306] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  332.589315] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  332.589322] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  332.589328] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  332.589335] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  332.589343] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  332.589350] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  332.589357] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  332.589363] *** Channel 1: QBUF - Queue buffer index=1 ***
[  332.589369] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  332.589378] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  332.589385] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  332.589393] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  332.589401] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  332.589409] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=811f3a00, vbm_buffer_count=2 ***
[  332.589416] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  332.589423] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  332.589435] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  332.589454] *** Channel 1: Frame wait returned 10 ***
[  332.589460] *** Channel 1: Frame was ready, consuming it ***
[  332.589469] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.589476] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.589482] *** Channel 1: Frame completion wait ***
[  332.589488] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  332.648941] *** Channel 0: Frame wait returned 0 ***
[  332.648954] *** Channel 0: Frame wait timeout/error, generating frame ***
[  332.648975] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.648983] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.648989] *** Channel 0: Frame completion wait ***
[  332.648995] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  332.649001] *** Channel 0: Frame wait returned 10 ***
[  332.649007] *** Channel 0: Frame was ready, consuming it ***
[  332.649015] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  332.649022] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  332.649028] *** Channel 0: Frame completion wait ***
[  332.649034] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      55148   jz-intc  jz-timerost
 14:         52   jz-intc  ipu
 15:      69706   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      20081   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        162   jz-intc  jz-i2c.0
 70:         19   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
