`timescale 1ns / 1ps
`include "defines.vh"


module alu(
	input wire[31:0] a,b,
	input wire[7:0] sel,
	input wire[4:0] sa,
	output reg [31:0] result
    );

	always @(*) begin
		case (sel)
			//é€»è¾‘è¿ç®—æŒ‡ä»¤
			`EXE_AND_OP :result<= a & b;
			`EXE_OR_OP  :result<= a | b;
			`EXE_XOR_OP :result<= a ^ b;
			`EXE_NOR_OP :result<= ~(a | b);
			`EXE_ANDI_OP:result<= a & { {16{1'b0}} ,b[15:0]};
			`EXE_ORI_OP :result<= a | { {16{1'b0}} ,b[15:0]};
			`EXE_XORI_OP:result<= a ^ { {16{1'b0}} ,b[15:0]};
			`EXE_LUI_OP :result<= {b[15:0],16'b0};

			//ç®—æœ¯è¿ç®—
			`EXE_ADD_OP
			:result <= a + b;
			`EXE_SUB_OP:result <= a - b;
			`EXE_SLT_OP:result <= a < b;


			//ç§»ä½è¿ç®—æŒ‡ä»¤
			`EXE_SLL_OP:result <= b << sa; //ç§»ä½sa
            `EXE_SRL_OP:result <= b >> sa;
            `EXE_SRA_OP:result <= $signed(b) >>> sa;
			`EXE_SLLV_OP:result <= b << a[4:0]; //ç§»ä½src a
            `EXE_SRLV_OP:result <= b >> a[4:0];
            `EXE_SRAV_OP:result <= $signed(b) >>> a[4:0];
            //·Ã´æÖ¸Áî
            `EXE_LB_OP:result <= a + b;
            `EXE_LBU_OP:result <= a + b;
            `EXE_LH_OP:result <= a + b;
            `EXE_LHU_OP:result <= a + b;
            `EXE_LW_OP:result <= a + b;
            `EXE_SB_OP:result <= a + b;
            `EXE_SH_OP:result <= a + b;
            `EXE_SW_OP:result <= a + b;
			default: result <= 32'b0;
		endcase
	end

endmodule
