Quartus Prime Archive log --	D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/DE1_SoC_Computer_tmp_archive.qarlog

Archive:	D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/DE1_SoC_Computer_tmp_archive.qar
Date:		Sun Feb 05 17:26:10 2023
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/DE1_SoC_Computer.qpf
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/DE1_SoC_Computer.qsf
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/DE1_SoC_Computer.sdc
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System.qsys
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System.sopcinfo
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/SOC_System.cmp
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/SOC_System.debuginfo
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/SOC_System.qip
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/SOC_System.regmap
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/SOC_System.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/SOC_System_ARM_A9_HPS_hps.svd
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_ARM_A9_HPS.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_ARM_A9_HPS_fpga_interfaces.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_ARM_A9_HPS_hps_io.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_ARM_A9_HPS_hps_io_border.sdc
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_ARM_A9_HPS_hps_io_border.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_Onchip_SRAM.hex
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_Onchip_SRAM.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_SysID.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_System_PLL.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_System_PLL_sys_pll.qip
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_System_PLL_sys_pll.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_irq_mapper.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_avalon_st_adapter.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_cmd_demux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_cmd_mux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_router.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_router_002.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_rsp_demux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_0_rsp_mux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_1.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_1_cmd_demux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_1_cmd_mux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_1_router.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_1_router_002.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_1_rsp_demux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/SOC_System_mm_interconnect_1_rsp_mux.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_default_burst_converter.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_incr_burst_converter.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_address_alignment.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_arbitrator.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_burst_adapter.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_slave_agent.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_slave_translator.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_merlin_width_adapter.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_reset_controller.sdc
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_reset_controller.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_reset_synchronizer.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/altera_wrap_burst_converter.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps.pre.xml
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_AC_ROM.hex
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_inst_ROM.hex
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0.ppf
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0.sdc
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_reset.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_p0_timing.tcl
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/hps_sdram_pll.sv
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/alt_types.pre.h
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/emif.pre.xml
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/sdram_io.pre.h
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/sequencer.pre.c
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/sequencer.pre.h
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/sequencer_auto.pre.h
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/sequencer_defines.pre.h
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/system.pre.h
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/tclrpt.pre.c
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/SOC_System/synthesis/submodules/sequencer/tclrpt.pre.h
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/de1_soc_top.sdc
D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/de1_soc_top.vhd
c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 105 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Sun Feb 05 17:26:13 2023
Source archive file:	D:/Ngo/classes/EC463_Spring2023/tut_Platform_Designer/hps-fpga_base_v18.1/DE1_SoC_Computer_tmp_archive.qar
Archive was extracted into	D:/Ngo/classes/EC463_Spring2023/hps-fpga_base_v18.1/
		 - successfully.
