

================================================================
== Vivado HLS Report for 'power'
================================================================
* Date:           Wed Jun 14 15:32:24 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  188|    2|  188|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- power_loop  |    0|  186|         6|          6|          1| 0 ~ 31 |    yes   |
        +--------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 6, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.66ns
ST_1: y_read (3)  [1/1] 0.00ns
:0  %y_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %y)

ST_1: x_read (4)  [1/1] 0.00ns
:1  %x_read = call double @_ssdm_op_Read.ap_auto.double(double %x)

ST_1: tmp_cast (5)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:2  %tmp_cast = zext i5 %y_read to i6

ST_1: tmp_2 (6)  [1/1] 2.66ns  loc: ../source_files/src/dut.cpp:16
:3  %tmp_2 = add i6 %tmp_cast, 1

ST_1: StgValue_13 (7)  [1/1] 1.77ns  loc: ../source_files/src/dut.cpp:16
:4  br label %1


 <State 2>: 7.79ns
ST_2: result_int (9)  [1/1] 0.00ns
:0  %result_int = phi double [ 1.000000e+00, %0 ], [ %result_int_1, %2 ]

ST_2: i (10)  [1/1] 0.00ns
:1  %i = phi i6 [ 1, %0 ], [ %i_1, %2 ]

ST_2: exitcond (11)  [1/1] 3.88ns  loc: ../source_files/src/dut.cpp:16
:2  %exitcond = icmp eq i6 %i, %tmp_2

ST_2: StgValue_17 (12)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:3  br i1 %exitcond, label %3, label %2

ST_2: result_int_1 (18)  [6/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read

ST_2: i_1 (20)  [1/1] 2.71ns  loc: ../source_files/src/dut.cpp:16
:6  %i_1 = add i6 %i, 1


 <State 3>: 7.79ns
ST_3: result_int_1 (18)  [5/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 4>: 7.79ns
ST_4: result_int_1 (18)  [4/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 5>: 7.79ns
ST_5: result_int_1 (18)  [3/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 6>: 7.79ns
ST_6: result_int_1 (18)  [2/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read


 <State 7>: 7.79ns
ST_7: empty (14)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 31, i64 0)

ST_7: StgValue_25 (15)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_7: tmp_1 (16)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind

ST_7: StgValue_27 (17)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:17
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: result_int_1 (18)  [1/6] 7.79ns  loc: ../source_files/src/dut.cpp:18
:4  %result_int_1 = fmul double %result_int, %x_read

ST_7: empty_2 (19)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:19
:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_1) nounwind

ST_7: StgValue_30 (21)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:16
:7  br label %1


 <State 8>: 0.00ns
ST_8: StgValue_31 (23)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:20
:0  ret double %result_int



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	wire read on port 'y' [3]  (0 ns)
	'add' operation ('tmp_2', ../source_files/src/dut.cpp:16) [6]  (2.66 ns)

 <State 2>: 7.79ns
The critical path consists of the following:
	'phi' operation ('result_int') with incoming values : ('result_int', ../source_files/src/dut.cpp:18) [9]  (0 ns)
	'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) [18]  (7.79 ns)

 <State 3>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) [18]  (7.79 ns)

 <State 4>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) [18]  (7.79 ns)

 <State 5>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) [18]  (7.79 ns)

 <State 6>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) [18]  (7.79 ns)

 <State 7>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) [18]  (7.79 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
