// Seed: 3727516770
module module_0;
  logic id_1;
  ;
  parameter id_2 = 1;
  assign id_1 = id_2[1'b0];
  assign module_1.id_20 = 0;
  always @(posedge 1)
    if (1) id_1 <= 1;
    else id_1 <= 1'b0;
  wire id_3;
  logic [1 : -1] id_4;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wand id_2,
    input wire id_3,
    output tri id_4,
    input tri id_5
    , id_27,
    input tri0 id_6,
    input tri1 id_7,
    output wand id_8,
    input supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    input wand id_12,
    input tri id_13,
    input tri id_14,
    input supply0 id_15,
    input wor id_16,
    input tri id_17,
    input tri1 id_18,
    output tri0 id_19,
    input wand id_20,
    output supply1 id_21,
    output tri id_22,
    output wire id_23,
    input wor id_24,
    output wire id_25
);
  module_0 modCall_1 ();
endmodule
