Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: MultiCycleProcessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MultiCycleProcessor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MultiCycleProcessor"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : MultiCycleProcessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\SignExtend.v" into library work
Parsing module <SignExtend>.
Parsing module <tb_SignExtend>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\RegisterFile.v" into library work
Parsing module <RegisterFile>.
Parsing module <tb_RegFil>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ProgramCounter.v" into library work
Parsing module <nbitReg>.
Parsing module <tb_nbitReg>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\nBitWriteEnReg.v" into library work
Parsing module <nBitWriteEnReg>.
Parsing module <tb_nBitWriteEnReg>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Mux4to1.v" into library work
Parsing module <Mux4to1>.
Parsing module <tb_mux4to1>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Mux3to1.v" into library work
Parsing module <Mux3to1>.
Parsing module <tb_mux3to1>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Mux.v" into library work
Parsing module <Mux>.
Parsing module <tb_mux>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\incrementer.v" into library work
Parsing module <inc>.
Parsing module <tb_inc>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\DataMemory.v" into library work
Parsing module <DataMemory>.
Parsing module <tb_dMem>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" into library work
Parsing module <Controller>.
Parsing module <MainDecoder>.
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 40. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 41. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 42. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 43. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 44. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 45. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 49. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 49. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 49. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 49. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 50. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 50. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 50. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 50. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 51. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 51. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 51. parameter declaration becomes local in MainDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 51. parameter declaration becomes local in MainDecoder with formal parameter declaration list
Parsing module <ALUDecoder>.
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 155. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 156. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 157. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 161. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 162. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 163. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 164. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 165. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 169. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 170. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 171. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 172. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 173. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 174. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v" Line 175. parameter declaration becomes local in ALUDecoder with formal parameter declaration list
Parsing module <tb_Controller>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" into library work
Parsing module <ALU>.
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" Line 11. parameter declaration becomes local in ALU with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" Line 12. parameter declaration becomes local in ALU with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" Line 13. parameter declaration becomes local in ALU with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" Line 14. parameter declaration becomes local in ALU with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" Line 15. parameter declaration becomes local in ALU with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" Line 16. parameter declaration becomes local in ALU with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\ALU.v" Line 17. parameter declaration becomes local in ALU with formal parameter declaration list
Parsing module <tb_ALU>.
Analyzing Verilog file "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" into library work
Parsing module <MultiCycleProcessor>.
Parsing module <tb_MultiCycle>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MultiCycleProcessor>.

Elaborating module <Controller(codeWidth=6)>.

Elaborating module <MainDecoder(opWidth=6)>.

Elaborating module <ALUDecoder(opWidth=6)>.

Elaborating module <ALU(width=32)>.

Elaborating module <RegisterFile(width=32,wordLength=32)>.
Reading initialization file \"rFile.txt\".

Elaborating module <SignExtend(in=32'sb010000,out=32)>.

Elaborating module <inc(width=32)>.

Elaborating module <DataMemory(width=32,wordLength=32)>.
Reading initialization file \"dMem.txt\".

Elaborating module <nBitWriteEnReg(width=32)>.

Elaborating module <nbitReg(width=32)>.

Elaborating module <Mux(width=32)>.

Elaborating module <Mux(width=5)>.

Elaborating module <Mux3to1(width=32)>.

Elaborating module <Mux4to1(width=32)>.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 97. All outputs of instance <controlUnit> of block <Controller> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 112. All outputs of instance <ALU1> of block <ALU> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 121. All outputs of instance <RegFile> of block <RegisterFile> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 130. All outputs of instance <SignExt> of block <SignExtend> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 134. All outputs of instance <incrementer> of block <inc> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 141. All outputs of instance <InstructionDataMem> of block <DataMemory> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 151. All outputs of instance <ProgramCounter> of block <nBitWriteEnReg> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 156. All outputs of instance <InstructionReg> of block <nBitWriteEnReg> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 161. All outputs of instance <DataReg> of block <nbitReg> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 166. All outputs of instance <AReg> of block <nbitReg> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 171. All outputs of instance <BReg> of block <nbitReg> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 176. All outputs of instance <ALUReg> of block <nbitReg> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 185. All outputs of instance <IorDMux> of block <Mux> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 190. All outputs of instance <RegDstMux> of block <Mux> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 195. All outputs of instance <MemtoRegMux> of block <Mux> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 200. All outputs of instance <ALUSrcAMux> of block <Mux> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 205. All outputs of instance <PCSrcMux> of block <Mux3to1> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v" line 210. All outputs of instance <ALUSrcBMux> of block <Mux4to1> are unconnected in block <MultiCycleProcessor>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MultiCycleProcessor>.
    Related source file is "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\MultiCycleProcessor.v".
        width = 32
        wordLength = 32
    Summary:
	no macro.
Unit <MultiCycleProcessor> synthesized.

Synthesizing Unit <MainDecoder>.
    Related source file is "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v".
        opWidth = 6
        ALUOpWidth = 2
    Found 1-bit register for signal <PCSrc<1>>.
    Found 1-bit register for signal <PCSrc<0>>.
    Found 1-bit register for signal <RegDst>.
    Found 1-bit register for signal <MemtoReg>.
    Found 1-bit register for signal <ALUSrcA>.
    Found 1-bit register for signal <ALUSrcB<1>>.
    Found 1-bit register for signal <ALUSrcB<0>>.
    Found 1-bit register for signal <ALUOp<1>>.
    Found 1-bit register for signal <ALUOp<0>>.
    Found 1-bit register for signal <IorD>.
    Found 1-bit register for signal <state<3>>.
    Found 1-bit register for signal <state<2>>.
    Found 1-bit register for signal <state<1>>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <MainDecoder> synthesized.

Synthesizing Unit <ALUDecoder>.
    Related source file is "C:\Users\Chris\Documents\CompE 475\Homework 3\MicroprocessorComponents\Controller.v".
        opWidth = 6
        ALUOpWidth = 2
    Summary:
	no macro.
Unit <ALUDecoder> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MultiCycleProcessor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MultiCycleProcessor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MultiCycleProcessor.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   0  out of    102     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.12 secs
 
--> 

Total memory usage is 257336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    0 (   0 filtered)

