<profile>

<section name = "Vivado HLS Report for 'pynq_dsp_hls'" level="0">
<item name = "Date">Sat Feb  8 19:04:07 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.000, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10, 67, 10, 67, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 24, 3 ~ 6, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1376, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 3, 1347, 2346, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 467, -</column>
<column name="Register">-, -, 962, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 2, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="pynq_dsp_hls_AXILiteS_s_axi_U">pynq_dsp_hls_AXILiteS_s_axi, 2, 0, 154, 174, 0</column>
<column name="pynq_dsp_hls_fcmpdEe_U3">pynq_dsp_hls_fcmpdEe, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpdEe_U4">pynq_dsp_hls_fcmpdEe, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpdEe_U5">pynq_dsp_hls_fcmpdEe, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fmulbkb_U1">pynq_dsp_hls_fmulbkb, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_physMemPtr_V_m_axi_U">pynq_dsp_hls_physMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_sitocud_U2">pynq_dsp_hls_sitocud, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_1_fu_1068_p2">+, 0, 0, 38, 2, 31</column>
<column name="ret_V_fu_366_p2">+, 0, 0, 38, 31, 3</column>
<column name="stageIndex_V_fu_454_p2">+, 0, 0, 12, 3, 1</column>
<column name="sh_amt_1_fu_748_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_2_fu_881_p2">-, 0, 0, 15, 8, 9</column>
<column name="sh_amt_3_fu_975_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_fu_716_p2">-, 0, 0, 15, 8, 9</column>
<column name="sub_ln461_1_fu_1156_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln461_fu_1073_p2">-, 0, 0, 39, 1, 32</column>
<column name="and_ln104_fu_411_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_1_fu_614_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_fu_609_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_1_fu_1007_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_fu_780_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_1_fu_1030_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_803_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_1_fu_942_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_2_fu_1036_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_3_fu_1133_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_fu_809_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_1_fu_1062_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_fu_835_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln71_fu_626_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln72_fu_654_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state50">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op288_writeresp_state50">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op93_readreq_state10">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln257_1_fu_563_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_2_fu_506_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_3_fu_512_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_fu_557_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln278_1_fu_875_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln278_fu_710_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln282_1_fu_887_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln282_fu_722_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln284_1_fu_965_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln284_fu_738_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln285_1_fu_970_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln285_fu_743_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_1_fu_990_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln295_fu_763_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln72_1_fu_599_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln72_fu_593_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln761_fu_382_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln887_fu_448_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="lshr_ln286_1_fu_996_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="lshr_ln286_fu_769_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="or_ln104_fu_422_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_1_fu_605_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_fu_569_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_1_fu_1020_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_fu_793_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_1_fu_1050_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_fu_823_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln64_fu_473_p2">or, 0, 0, 5, 5, 1</column>
<column name="or_ln72_fu_650_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln99_fu_395_p2">or, 0, 0, 2, 1, 1</column>
<column name="currentData_lch_fu_643_p3">select, 0, 0, 32, 1, 32</column>
<column name="ldst_fu_620_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln278_1_fu_1121_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln278_fu_930_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln282_1_fu_1012_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln282_fu_785_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_1_fu_947_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln285_2_fu_1042_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_3_fu_1138_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln285_fu_815_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln288_1_fu_1097_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln288_fu_906_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln295_1_fu_1114_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln295_fu_923_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln303_1_fu_1161_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln303_fu_1078_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln72_fu_659_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_ln297_1_fu_1105_p2">shl, 0, 0, 101, 32, 32</column>
<column name="shl_ln297_fu_914_p2">shl, 0, 0, 101, 32, 32</column>
<column name="xor_ln104_1_fu_416_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln104_fu_405_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_1_fu_1002_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_fu_775_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_1_fu_1024_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_fu_797_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_1_fu_1056_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_fu_829_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_1_fu_1128_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_fu_937_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln71_fu_633_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln99_fu_400_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">221, 51, 1, 51</column>
<column name="ap_phi_mux_readyLch_flag_1_phi_fu_293_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_flag_1_phi_fu_263_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_new_1_phi_fu_278_p6">9, 2, 1, 2</column>
<column name="configReg_address0">15, 3, 4, 12</column>
<column name="currentData_rch_fu_160">9, 2, 32, 64</column>
<column name="grp_fu_303_p0">27, 5, 32, 160</column>
<column name="grp_fu_303_p1">15, 3, 32, 96</column>
<column name="grp_fu_309_p0">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARLEN">15, 3, 32, 96</column>
<column name="physMemPtr_V_WDATA">15, 3, 32, 96</column>
<column name="physMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="readyLch_flag_1_reg_289">15, 3, 1, 3</column>
<column name="readyRch_flag_1_reg_259">15, 3, 1, 3</column>
<column name="t_V_reg_248">9, 2, 3, 6</column>
<column name="x_assign_1_fu_164">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_1_reg_1471">1, 0, 1, 0</column>
<column name="and_ln284_reg_1399">1, 0, 1, 0</column>
<column name="and_ln295_1_reg_1481">1, 0, 1, 0</column>
<column name="and_ln295_reg_1409">1, 0, 1, 0</column>
<column name="ap_CS_fsm">50, 0, 50, 0</column>
<column name="configReg_addr_1_reg_1279">2, 0, 4, 2</column>
<column name="configReg_load_1_reg_1288">32, 0, 32, 0</column>
<column name="currentData_rch_fu_160">32, 0, 32, 0</column>
<column name="icmp_ln257_2_reg_1293">1, 0, 1, 0</column>
<column name="icmp_ln257_3_reg_1298">1, 0, 1, 0</column>
<column name="icmp_ln278_1_reg_1429">1, 0, 1, 0</column>
<column name="icmp_ln278_reg_1363">1, 0, 1, 0</column>
<column name="icmp_ln282_1_reg_1444">1, 0, 1, 0</column>
<column name="icmp_ln282_reg_1378">1, 0, 1, 0</column>
<column name="icmp_ln285_1_reg_1461">1, 0, 1, 0</column>
<column name="icmp_ln285_reg_1389">1, 0, 1, 0</column>
<column name="icmp_ln72_1_reg_1326">1, 0, 1, 0</column>
<column name="icmp_ln72_reg_1321">1, 0, 1, 0</column>
<column name="icmp_ln761_reg_1213">1, 0, 1, 0</column>
<column name="labs_reg_1309">31, 0, 32, 1</column>
<column name="ldst_reg_1331">32, 0, 32, 0</column>
<column name="lrclk_V_0_data_reg">1, 0, 1, 0</column>
<column name="lrclk_V_0_vld_reg">0, 0, 1, 1</column>
<column name="or_ln104_reg_1222">1, 0, 1, 0</column>
<column name="or_ln257_reg_1315">1, 0, 1, 0</column>
<column name="p_Result_5_reg_1353">1, 0, 1, 0</column>
<column name="p_Result_6_reg_1419">1, 0, 1, 0</column>
<column name="p_Val2_3_reg_1246">32, 0, 32, 0</column>
<column name="p_Val2_4_reg_1251">32, 0, 32, 0</column>
<column name="r_V_reg_1179">30, 0, 30, 0</column>
<column name="readyLch">1, 0, 1, 0</column>
<column name="readyLch_flag_1_reg_289">1, 0, 1, 0</column>
<column name="readyRch">1, 0, 1, 0</column>
<column name="readyRch_flag_1_reg_259">1, 0, 1, 0</column>
<column name="readyRch_new_1_reg_273">1, 0, 1, 0</column>
<column name="reg_336">32, 0, 32, 0</column>
<column name="reg_V_1_reg_1414">32, 0, 32, 0</column>
<column name="reg_V_reg_1348">32, 0, 32, 0</column>
<column name="ret_V_1_reg_1486">31, 0, 31, 0</column>
<column name="ret_V_reg_1189">31, 0, 31, 0</column>
<column name="select_ln285_1_reg_1450">32, 0, 32, 0</column>
<column name="select_ln285_2_reg_1476">24, 0, 24, 0</column>
<column name="select_ln285_3_reg_1496">32, 0, 32, 0</column>
<column name="select_ln285_reg_1404">24, 0, 24, 0</column>
<column name="select_ln303_1_reg_1509">32, 0, 32, 0</column>
<column name="select_ln303_reg_1491">32, 0, 32, 0</column>
<column name="sh_amt_1_reg_1394">9, 0, 9, 0</column>
<column name="sh_amt_2_reg_1436">9, 0, 9, 0</column>
<column name="sh_amt_3_reg_1466">9, 0, 9, 0</column>
<column name="sh_amt_reg_1370">9, 0, 9, 0</column>
<column name="stageIndex_V_reg_1269">3, 0, 3, 0</column>
<column name="status_V_reg_1208">32, 0, 32, 0</column>
<column name="t_V_reg_248">3, 0, 3, 0</column>
<column name="threash_reg_1303">32, 0, 32, 0</column>
<column name="tmp_11_reg_1343">1, 0, 1, 0</column>
<column name="tmp_1_reg_1261">32, 0, 32, 0</column>
<column name="tmp_2_reg_1384">23, 0, 24, 1</column>
<column name="tmp_4_reg_1456">23, 0, 24, 1</column>
<column name="tmp_reg_1256">32, 0, 32, 0</column>
<column name="tmp_s_reg_1338">1, 0, 1, 0</column>
<column name="trunc_ln124_reg_1284">4, 0, 4, 0</column>
<column name="trunc_ln270_1_reg_1424">23, 0, 23, 0</column>
<column name="trunc_ln270_reg_1358">23, 0, 23, 0</column>
<column name="x_assign_1_fu_164">32, 0, 32, 0</column>
<column name="zext_ln215_reg_1184">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="lrclk_V">in, 1, ap_none, lrclk_V, scalar</column>
<column name="m_axi_physMemPtr_V_AWVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WDATA">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WSTRB">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WLAST">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RDATA">in, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RLAST">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
</table>
</item>
</section>
</profile>
