INST:    1100 0110 0110 0100 lbi r6, 100
ARCH:    REG: 6 VALUE: 0x0064  
VERILOG: REG: 6 VALUE: 0x0064
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000  
VERILOG: REG: 0 VALUE: 0x0000
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010  
VERILOG: REG: 1 VALUE: 0x0010
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000  
VERILOG: REG: 1 VALUE: 0x1000
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020  
VERILOG: REG: 2 VALUE: 0x0020
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000  
VERILOG: REG: 2 VALUE: 0x2000
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004  
VERILOG: REG: 7 VALUE: 0x0004
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664  
VERILOG: LOAD: ADDR: 0x0000 VALUE: 0xc664
ARCH:    REG: 3 VALUE: 0xc664  
VERILOG: REG: 3 VALUE: 0xc664
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002  
VERILOG: REG: 0 VALUE: 0x0002
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000  
VERILOG: LOAD: ADDR: 0x1000 VALUE: 0x0000
ARCH:    REG: 4 VALUE: 0x0000  
VERILOG: REG: 4 VALUE: 0x0000
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002  
VERILOG: REG: 1 VALUE: 0x1002
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664  
VERILOG: REG: 5 VALUE: 0xc664
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664  
VERILOG: STORE: ADDR: 0x2002 VALUE: 0xc664
ARCH:    REG: 2 VALUE: 0x2002  
VERILOG: REG: 2 VALUE: 0x2002
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003  
VERILOG: REG: 7 VALUE: 0x0003
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000  
VERILOG: LOAD: ADDR: 0x0002 VALUE: 0xc000
ARCH:    REG: 3 VALUE: 0xc000  
VERILOG: REG: 3 VALUE: 0xc000
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004  
VERILOG: REG: 0 VALUE: 0x0004
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000  
VERILOG: LOAD: ADDR: 0x1002 VALUE: 0x0000
ARCH:    REG: 4 VALUE: 0x0000  
VERILOG: REG: 4 VALUE: 0x0000
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004  
VERILOG: REG: 1 VALUE: 0x1004
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000  
VERILOG: REG: 5 VALUE: 0xc000
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000  
VERILOG: STORE: ADDR: 0x2004 VALUE: 0xc000
ARCH:    REG: 2 VALUE: 0x2004  
VERILOG: REG: 2 VALUE: 0x2004
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002  
VERILOG: REG: 7 VALUE: 0x0002
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110  
VERILOG: LOAD: ADDR: 0x0004 VALUE: 0xc110
ARCH:    REG: 3 VALUE: 0xc110  
VERILOG: REG: 3 VALUE: 0xc110
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006  
VERILOG: REG: 0 VALUE: 0x0006
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000  
VERILOG: LOAD: ADDR: 0x1004 VALUE: 0x0000
ARCH:    REG: 4 VALUE: 0x0000  
VERILOG: REG: 4 VALUE: 0x0000
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006  
VERILOG: REG: 1 VALUE: 0x1006
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110  
VERILOG: REG: 5 VALUE: 0xc110
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110  
VERILOG: STORE: ADDR: 0x2006 VALUE: 0xc110
ARCH:    REG: 2 VALUE: 0x2006  
VERILOG: REG: 2 VALUE: 0x2006
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001  
VERILOG: REG: 7 VALUE: 0x0001
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100  
VERILOG: LOAD: ADDR: 0x0006 VALUE: 0x9100
ARCH:    REG: 3 VALUE: 0x9100  
VERILOG: REG: 3 VALUE: 0x9100
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008  
VERILOG: REG: 0 VALUE: 0x0008
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000  
VERILOG: LOAD: ADDR: 0x1006 VALUE: 0x0000
ARCH:    REG: 4 VALUE: 0x0000  
VERILOG: REG: 4 VALUE: 0x0000
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008  
VERILOG: REG: 1 VALUE: 0x1008
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100  
VERILOG: REG: 5 VALUE: 0x9100
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100  
VERILOG: STORE: ADDR: 0x2008 VALUE: 0x9100
ARCH:    REG: 2 VALUE: 0x2008  
VERILOG: REG: 2 VALUE: 0x2008
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000  
VERILOG: REG: 7 VALUE: 0x0000
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0063  
VERILOG: REG: 6 VALUE: 0x0063
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0062 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0061 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0060 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x005f ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x005e ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x005d ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x005c ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x005b ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x005a ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0059 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0058 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0057 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0056 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0055 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0054 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0053 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0052 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0051 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0050 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x004f ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x004e ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x004d ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x004c ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x004b ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x004a ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0049 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0048 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0047 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0046 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0045 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0044 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0043 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0042 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0041 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0040 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x003f ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x003e ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x003d ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x003c ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x003b ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x003a ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0039 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0038 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0037 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0036 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0035 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0034 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0033 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0032 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0031 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0030 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x002f ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x002e ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x002d ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x002c ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x002b ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x002a ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0029 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0028 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0027 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0026 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0025 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0024 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0023 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0022 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0021 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x001f ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x001e ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x001d ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x001c ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x001b ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x001a ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0019 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0018 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0017 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0016 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0015 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0014 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0013 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0012 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0011 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x000f ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x000e ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x000d ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x000c ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0006 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1004 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1006 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2006 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2006 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0001 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0006 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0008 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1006 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1008 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0x9100 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2008 VALUE: 0x9100 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2008 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    0100 0110 1101 1111 addi r6, r6, -1
ARCH:    REG: 6 VALUE: 0x000b ***DIFF***
VERILOG: 
INST:    0110 1110 1110 0000 bnez r6, .outerLoop
INST:    1100 0000 0000 0000 lbi r0, 0
ARCH:    REG: 0 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    1100 0001 0001 0000 lbi r1, 16
ARCH:    REG: 1 VALUE: 0x0010 ***DIFF***
VERILOG: 
INST:    1001 0001 0000 0000 slbi r1, 0
ARCH:    REG: 1 VALUE: 0x1000 ***DIFF***
VERILOG: 
INST:    1100 0010 0010 0000 lbi r2, 32
ARCH:    REG: 2 VALUE: 0x0020 ***DIFF***
VERILOG: 
INST:    1001 0010 0000 0000 slbi r2, 0
ARCH:    REG: 2 VALUE: 0x2000 ***DIFF***
VERILOG: 
INST:    1100 0111 0000 0100 lbi r7, 4
ARCH:    REG: 7 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0000 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1000 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1002 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc664 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2002 VALUE: 0xc664 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2002 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0003 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0002 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r0, r0, 2
ARCH:    REG: 0 VALUE: 0x0004 ***DIFF***
VERILOG: 
INST:    1000 1001 1000 0000 ld r4, r1, 0
ARCH:    LOAD: ADDR: 0x1002 VALUE: 0x0000 ***DIFF***
VERILOG: 
ARCH:    REG: 4 VALUE: 0x0000 ***DIFF***
VERILOG: 
INST:    0100 0001 0010 0010 addi r1, r1, 2
ARCH:    REG: 1 VALUE: 0x1004 ***DIFF***
VERILOG: 
INST:    1101 1011 1001 0100 add r5, r3, r4
ARCH:    REG: 5 VALUE: 0xc000 ***DIFF***
VERILOG: 
INST:    1001 1010 1010 0010 stu r5, r2, 2
ARCH:    STORE: ADDR: 0x2004 VALUE: 0xc000 ***DIFF***
VERILOG: 
ARCH:    REG: 2 VALUE: 0x2004 ***DIFF***
VERILOG: 
INST:    0100 0111 1111 1111 addi r7, r7, -1
ARCH:    REG: 7 VALUE: 0x0002 ***DIFF***
VERILOG: 
INST:    0110 1111 1111 0000 bnez r7, .innerLoop
INST:    1000 1000 0110 0000 ld r3, r0, 0
ARCH:    LOAD: ADDR: 0x0004 VALUE: 0xc110 ***DIFF***
VERILOG: 
ARCH:    REG: 3 VALUE: 0xc110 ***DIFF***
VERILOG: 
INST:    0100 0000 0000 0010 addi r