
{
    "vendor": "digilent.com",
    "ip_name": "TriggerControlAxiAdapter",
    "version": "1.0",
    "axi4lite_interfaces": [
        {
            "name": "s_axi_control",
            "clock_domain": "s_axi_control_clk",
            "resetn_port": "s_axi_control_rst_n",
            "baseaddr_offset": 0
        }
    ],
    "registers": [
        {
            "name": "ch1LgMultCoef",
            "byte_offset": 16,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch1LgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh1LgMultCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "ch1LgAddCoef",
            "byte_offset": 24,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch1LgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh1LgAddCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "ch1HgMultCoef",
            "byte_offset": 32,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch1HgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh1HgMultCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "ch1HgAddCoef",
            "byte_offset": 40,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch1HgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh1HgAddCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "ch2LgMultCoef",
            "byte_offset": 48,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch2LgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh2LgMultCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "ch2LgAddCoef",
            "byte_offset": 56,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch2LgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh2LgAddCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "ch2HgMultCoef",
            "byte_offset": 64,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch2HgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh2HgMultCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "ch2HgAddCoef",
            "byte_offset": 72,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "ch2HgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "cExtCh2HgAddCoef",
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "config",
            "byte_offset": 80,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "Ch1Gain",
                    "high_bit": 0,
                    "low_bit": 0,
                    "access_type": "rw",
                    "port": "sCh1GainConfig",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "Ch2Gain",
                    "high_bit": 1,
                    "low_bit": 1,
                    "access_type": "rw",
                    "port": "sCh2GainConfig",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "Ch1Coupling",
                    "high_bit": 2,
                    "low_bit": 2,
                    "access_type": "rw",
                    "port": "sCh1Coupling",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "Ch2Coupling",
                    "high_bit": 3,
                    "low_bit": 3,
                    "access_type": "rw",
                    "port": "sCh2Coupling",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "TestMode",
                    "high_bit": 4,
                    "low_bit": 4,
                    "access_type": "rw",
                    "port": "sTestMode",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "EnableAcquisition",
                    "high_bit": 5,
                    "low_bit": 6,
                    "access_type": "rw",
                    "port": "sEnableAcquisition",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "SoftwareResetn",
                    "high_bit": 6,
                    "low_bit": 6,
                    "access_type": "rw",
                    "port": "lReset_n",
                    "clock_domain": "s_axi_control_clk"
                }
            ]
        },
        {
            "name": "status",
            "byte_offset": 88,
            "of_interface": "s_axi_control",
            "bitfields": [
                {
                    "name": "RstBusy",
                    "high_bit": 0,
                    "low_bit": 0,
                    "access_type": "ro",
                    "port": "sRstBusy",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "InitDoneADC",
                    "high_bit": 1,
                    "low_bit": 1,
                    "access_type": "ro",
                    "port": "sInitDoneADC",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "ConfigError",
                    "high_bit": 2,
                    "low_bit": 2,
                    "access_type": "ro",
                    "port": "sConfigError",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "InitDoneRelay",
                    "high_bit": 3,
                    "low_bit": 3,
                    "access_type": "ro",
                    "port": "sInitDoneRelay",
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "DataOverflow",
                    "high_bit": 4,
                    "low_bit": 4,
                    "access_type": "ro",
                    "port": "sDataOverflow",
                    "clock_domain": "SysClk100"
                }
            ]
        }
    ]
}