/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [6:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [16:0] celloutsig_1_17z;
  wire [24:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~((celloutsig_0_10z[8] | celloutsig_0_2z) & (celloutsig_0_7z | celloutsig_0_7z));
  assign celloutsig_0_15z = ~((celloutsig_0_10z[1] | celloutsig_0_7z) & (celloutsig_0_14z[5] | celloutsig_0_12z[0]));
  assign celloutsig_0_3z = in_data[65] | ~(celloutsig_0_2z);
  assign celloutsig_1_10z = in_data[127] | ~(celloutsig_1_4z[2]);
  assign celloutsig_0_0z = in_data[78:65] + in_data[73:60];
  assign celloutsig_1_18z = { celloutsig_1_11z[4:0], celloutsig_1_11z, celloutsig_1_13z } + { celloutsig_1_9z[8:1], celloutsig_1_17z };
  assign celloutsig_1_2z = in_data[172:157] / { 1'h1, in_data[159:145] };
  assign celloutsig_0_10z = { celloutsig_0_1z[8:0], celloutsig_0_2z } / { 1'h1, celloutsig_0_8z[3:2], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_15z = celloutsig_1_9z[10:6] >= celloutsig_1_2z[9:5];
  assign celloutsig_0_28z = { celloutsig_0_1z[4:0], celloutsig_0_15z } >= { celloutsig_0_13z[5:1], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[178:176] >= in_data[177:175];
  assign celloutsig_1_9z = { in_data[133:128], celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[15:5] };
  assign celloutsig_1_12z = { celloutsig_1_11z[7:3], celloutsig_1_10z, celloutsig_1_8z } % { 1'h1, in_data[115:112], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[87:77] % { 1'h1, celloutsig_0_0z[11:2] };
  assign celloutsig_0_21z = { celloutsig_0_1z[6:2], celloutsig_0_16z } % { 1'h1, celloutsig_0_10z[7:1] };
  assign celloutsig_0_29z = { celloutsig_0_0z[10:7], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_21z } % { 1'h1, celloutsig_0_0z[9:3], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_1_5z = celloutsig_1_3z[9:4] * celloutsig_1_2z[5:0];
  assign celloutsig_1_11z = { in_data[103:99], celloutsig_1_5z } * { celloutsig_1_3z[5:3], celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_3z[22], celloutsig_1_4z } * celloutsig_1_11z[9:1];
  assign celloutsig_1_17z = { celloutsig_1_11z[3:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_15z } * { celloutsig_1_12z[12:5], celloutsig_1_13z };
  assign celloutsig_0_13z = celloutsig_0_0z[10:1] * { celloutsig_0_1z[10:9], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_0z[4:0], celloutsig_0_9z } * { celloutsig_0_10z[7:4], celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_16z = in_data[73:71] * { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_1z = - { in_data[191:179], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = - { celloutsig_1_3z[9:3], celloutsig_1_0z };
  assign celloutsig_1_6z = - { celloutsig_1_2z[6:4], celloutsig_1_0z };
  assign celloutsig_1_8z = - celloutsig_1_1z;
  assign celloutsig_0_6z = - { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = - { celloutsig_0_6z[8:0], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_12z = - { celloutsig_0_6z[7:3], celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[121:116], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } | { in_data[157:149], celloutsig_1_1z };
  assign celloutsig_0_9z = | in_data[82:75];
  assign celloutsig_0_18z = | { celloutsig_0_2z, in_data[45:27] };
  assign celloutsig_1_7z = ~((celloutsig_1_4z[5] & celloutsig_1_3z[17]) | celloutsig_1_4z[4]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z & in_data[4]) | celloutsig_0_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_17z[2] & celloutsig_1_17z[6]) | celloutsig_1_2z[15]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z[1] & celloutsig_0_0z[4]) | celloutsig_0_1z[3]);
  assign celloutsig_0_2z = ~((in_data[42] & celloutsig_0_1z[5]) | in_data[13]);
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_0z[11:10], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign { out_data[152:128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
