/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_6z = !(celloutsig_0_2z[14] ? celloutsig_0_2z[6] : celloutsig_0_3z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[1] | celloutsig_1_4z);
  reg [8:0] _03_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 9'h000;
    else _03_ <= { celloutsig_0_14z[2:1], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z };
  assign out_data[40:32] = _03_;
  assign celloutsig_1_10z = { celloutsig_1_6z[2:1], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z } & { in_data[147:146], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[188:177] == { in_data[191:186], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[107:104], celloutsig_1_5z } > { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_15z = { in_data[165:159], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } > { in_data[105], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_2z[4:1], celloutsig_0_0z } > { in_data[64:61], celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_14z[3:1] > { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_3z = { in_data[91], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > celloutsig_0_2z[10:7];
  assign celloutsig_1_3z = { celloutsig_1_1z[10:4], celloutsig_1_0z, celloutsig_1_2z } > { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[184:182] > celloutsig_1_0z[2:0];
  assign celloutsig_1_11z = { celloutsig_1_1z[9:0], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z } && { celloutsig_1_1z[10:4], celloutsig_1_10z };
  assign celloutsig_1_19z = in_data[160:156] && celloutsig_1_1z[9:5];
  assign celloutsig_0_16z = celloutsig_0_2z[14:0] && { celloutsig_0_2z[11:2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z } % { 1'h1, celloutsig_0_11z };
  assign celloutsig_1_18z = { in_data[165], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_9z } % { 1'h1, in_data[131], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_14z = - { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_0z = - in_data[101:97];
  assign celloutsig_0_4z = { celloutsig_0_2z[16:6], celloutsig_0_2z, celloutsig_0_1z } !== { in_data[10:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = celloutsig_1_0z[3:1] !== celloutsig_1_1z[6:4];
  assign celloutsig_0_11z = { celloutsig_0_2z[12:10], celloutsig_0_6z } | { in_data[63:62], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[70:59], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | { in_data[41:26], celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] | in_data[155:153];
  assign celloutsig_1_16z = | { celloutsig_1_0z[2], celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_1z = | in_data[47:41];
  assign celloutsig_0_10z = | { celloutsig_0_2z[7:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_1z & in_data[41];
  assign celloutsig_1_8z = celloutsig_1_5z & celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_3z & celloutsig_1_1z[3];
  assign celloutsig_0_0z = ~^ in_data[71:69];
  assign celloutsig_0_9z = ~^ { in_data[26:16], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_15z = ^ { in_data[61:44], celloutsig_0_0z };
  assign celloutsig_0_23z = { in_data[38:33], celloutsig_0_6z, celloutsig_0_15z } - out_data[39:32];
  assign celloutsig_1_1z = in_data[136:126] - in_data[114:104];
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_4z) | (in_data[13] & celloutsig_0_11z[1]));
  assign { out_data[139:128], out_data[96], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z };
endmodule
