$comment
	File created using the following command:
		vcd file rafaelAula2.msim.vcd -direction
$end
$date
	Tue Aug 12 23:36:03 2025
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module EEPROM_53x18_FULL_vlg_vec_tst $end
$var reg 1 ! IN_0 $end
$var reg 1 " IN_1 $end
$var reg 1 # IN_2 $end
$var reg 1 $ IN_3 $end
$var reg 1 % IN_4 $end
$var reg 1 & IN_5 $end
$var reg 1 ' IN_6 $end
$var wire 1 ( ACC_IN $end
$var wire 1 ) ACC_OUT $end
$var wire 1 * AL_0 $end
$var wire 1 + AL_1 $end
$var wire 1 , ALU_OUT $end
$var wire 1 - BR_IN $end
$var wire 1 . HLT $end
$var wire 1 / IR_IN $end
$var wire 1 0 IR_OUT $end
$var wire 1 1 JMP $end
$var wire 1 2 MAR_IN $end
$var wire 1 3 NOT $end
$var wire 1 4 OPR_IN $end
$var wire 1 5 PC_INC $end
$var wire 1 6 PC_OUT $end
$var wire 1 7 RAM_IN $end
$var wire 1 8 RAM_OUT $end
$var wire 1 9 SUB $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 A ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 B ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 C ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 D HLT~output_o $end
$var wire 1 E PC_INC~output_o $end
$var wire 1 F JMP~output_o $end
$var wire 1 G PC_OUT~output_o $end
$var wire 1 H MAR_IN~output_o $end
$var wire 1 I RAM_IN~output_o $end
$var wire 1 J RAM_OUT~output_o $end
$var wire 1 K IR_IN~output_o $end
$var wire 1 L IR_OUT~output_o $end
$var wire 1 M ACC_OUT~output_o $end
$var wire 1 N ACC_IN~output_o $end
$var wire 1 O SUB~output_o $end
$var wire 1 P AL_1~output_o $end
$var wire 1 Q AL_0~output_o $end
$var wire 1 R ALU_OUT~output_o $end
$var wire 1 S NOT~output_o $end
$var wire 1 T BR_IN~output_o $end
$var wire 1 U OPR_IN~output_o $end
$var wire 1 V IN_6~input_o $end
$var wire 1 W IN_4~input_o $end
$var wire 1 X IN_5~input_o $end
$var wire 1 Y IN_3~input_o $end
$var wire 1 Z inst1|inst10~3_combout $end
$var wire 1 [ IN_1~input_o $end
$var wire 1 \ IN_2~input_o $end
$var wire 1 ] IN_0~input_o $end
$var wire 1 ^ inst1|inst10~53_combout $end
$var wire 1 _ inst2|inst10~17_combout $end
$var wire 1 ` inst3|inst10~3_combout $end
$var wire 1 a inst3|inst10~16_combout $end
$var wire 1 b inst410|inst10~6_combout $end
$var wire 1 c inst306|inst10~21_combout $end
$var wire 1 d inst306|inst10~56_combout $end
$var wire 1 e inst6|inst10~3_combout $end
$var wire 1 f inst6|inst10~25_combout $end
$var wire 1 g inst343|inst10~16_combout $end
$var wire 1 h inst343|inst10~22_combout $end
$var wire 1 i inst345|inst10~4_combout $end
$var wire 1 j inst345|inst10~10_combout $end
$var wire 1 k inst6|inst10~19_combout $end
$var wire 1 l inst6|inst10~26_combout $end
$var wire 1 m inst381|inst10~21_combout $end
$var wire 1 n inst381|inst10~20_combout $end
$var wire 1 o inst381|inst10~35_combout $end
$var wire 1 p inst418|inst10~19_combout $end
$var wire 1 q inst381|inst10~31_combout $end
$var wire 1 r inst381|inst10~11_combout $end
$var wire 1 s inst381|inst10~36_combout $end
$var wire 1 t inst418|inst10~3_combout $end
$var wire 1 u inst418|inst10~27_combout $end
$var wire 1 v inst547|inst4|inst8~2_combout $end
$var wire 1 w inst513|inst12~0_combout $end
$var wire 1 x inst547|inst4|inst8~3_combout $end
$var wire 1 y inst547|inst4|inst8~1_combout $end
$var wire 1 z inst418|inst10~20_combout $end
$var wire 1 { inst418|inst10~22_combout $end
$var wire 1 | inst418|inst10~28_combout $end
$var wire 1 } inst418|inst10~29_combout $end
$var wire 1 ~ inst13|inst10~1_combout $end
$var wire 1 !! inst13|inst10~2_combout $end
$var wire 1 "! inst547|inst4|inst8~0_combout $end
$var wire 1 #! inst420|inst10~1_combout $end
$var wire 1 $! inst16|inst10~3_combout $end
$var wire 1 %! inst16|inst10~16_combout $end
$var wire 1 &! inst35b3|inst10~4_combout $end
$var wire 1 '! inst35b3|inst10~10_combout $end
$var wire 1 (! inst18|inst10~3_combout $end
$var wire 1 )! inst18|inst10~16_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
12
03
04
05
16
07
08
09
0:
1;
x<
1=
1>
1?
0@
zA
zB
zC
0D
0E
0F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
$end
#90000
1&
1%
1"
1[
1W
1X
1&!
1|
1v
1i
1g
1c
0d
0b
0G
0H
02
06
1j
1d
1H
1L
10
12
#180000
1!
1]
1n
1'!
0j
1h
0d
0H
1J
0L
1T
1-
00
18
02
#240000
0&
0%
0"
0!
0]
0[
0W
0X
0n
0&!
0|
0v
1o
0i
0g
0c
0'!
1}
0h
1d
1b
1G
1H
0J
1R
0T
0o
1~
0-
1,
08
12
16
0}
0R
0~
0,
1#!
1!!
1P
1Q
1*
1+
0#!
0!!
0P
0Q
0*
0+
#1000000
