{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670862988347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670862988348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 00:36:28 2022 " "Processing started: Tue Dec 13 00:36:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670862988348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862988348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1212 -c test1212 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test1212 -c test1212" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862988348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670862988608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670862988608 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test1212.v(13) " "Verilog HDL information at test1212.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670862997865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1212.v 1 1 " "Found 1 design units, including 1 entities, in source file test1212.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1212 " "Found entity 1: test1212" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670862997866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862997866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test1212 " "Elaborating entity \"test1212\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670862997897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(26) " "Verilog HDL assignment warning at test1212.v(26): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997898 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(32) " "Verilog HDL assignment warning at test1212.v(32): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997898 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(38) " "Verilog HDL assignment warning at test1212.v(38): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997898 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(44) " "Verilog HDL assignment warning at test1212.v(44): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997898 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(50) " "Verilog HDL assignment warning at test1212.v(50): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997898 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(56) " "Verilog HDL assignment warning at test1212.v(56): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997898 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(62) " "Verilog HDL assignment warning at test1212.v(62): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997899 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(67) " "Verilog HDL assignment warning at test1212.v(67): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997899 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(72) " "Verilog HDL assignment warning at test1212.v(72): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997899 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(79) " "Verilog HDL assignment warning at test1212.v(79): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997899 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(86) " "Verilog HDL assignment warning at test1212.v(86): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997900 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(94) " "Verilog HDL assignment warning at test1212.v(94): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997900 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(102) " "Verilog HDL assignment warning at test1212.v(102): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997900 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(110) " "Verilog HDL assignment warning at test1212.v(110): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997900 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(118) " "Verilog HDL assignment warning at test1212.v(118): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997900 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(126) " "Verilog HDL assignment warning at test1212.v(126): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997900 "|test1212"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 test1212.v(131) " "Verilog HDL assignment warning at test1212.v(131): truncated value with size 32 to match size of target (27)" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670862997901 "|test1212"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670862998618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga ppt/109360142/quartus/cyclone/1212test/output_files/test1212.map.smsg " "Generated suppressed messages file D:/fpga ppt/109360142/quartus/cyclone/1212test/output_files/test1212.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862999113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670862999207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670862999207 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P\[0\] " "No output dependent on input pin \"P\[0\]\"" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670862999258 "|test1212|P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P\[1\] " "No output dependent on input pin \"P\[1\]\"" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670862999258 "|test1212|P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P\[2\] " "No output dependent on input pin \"P\[2\]\"" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670862999258 "|test1212|P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P\[3\] " "No output dependent on input pin \"P\[3\]\"" {  } { { "test1212.v" "" { Text "D:/fpga ppt/109360142/quartus/cyclone/1212test/test1212.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670862999258 "|test1212|P[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670862999258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670862999258 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670862999258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670862999258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670862999258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670862999286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 00:36:39 2022 " "Processing ended: Tue Dec 13 00:36:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670862999286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670862999286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670862999286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670862999286 ""}
