# Project
The goal of this project is to develop a VHDL implementation of the standard RV32I for FPGA usage. 

## Authors 
- [CLopMan](https://github.com/CLopMan)
- [ALVAROPING](https://github.com/ALVAROPING1)
- [joseaverde](https://github.com/joseaverde)
- [100472182](https://github.com/100472182)

# Introduction 
This document provides an overview of the project's organizational structure. Following sections delve into the specifics of each major task and the respective modules to be developed.

# Summary 
| Task | Date Started | Date Last Update | Last Update Author | Contributors | 
| ---- | ------------ | ----------------- | ------------------- | ------------ |
| [Control Unit](#Control-Unit) | | | | |
| [Registers](#Registers) | | | | |
| [PC and IR](#PC-and-IR) | | | | |
| [State Register](#State-Register) | | | | |
| [Memory](#Memory) | | | | |
| [Memory Interface](#Memory-Interface) | | | | |
| [ALU](#ALU) | 2024-01-30 | | | |
| [GPIO](#GPIO) | | | | |
| [Interruptions](#Interruptions) | | | | |

# Task

## Control Unit

## Registers

## PC and IR 

## State Register

## Memory 

## Memory Interface 

## ALU 

## GPIO

## Interruptions  


