{"Source Block": ["hdl/projects/fmcomms2/kc705/system_top.v@228:238@HdlStmAssign", "  assign ddr3_1_n = 3'b000;\n  assign fan_pwm  = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (\n"], "Clone Blocks": [["hdl/projects/fmcomms2/vc707/system_top.v@217:227", "\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@215:225", "\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n  // instantiations\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@224:234", "\n  // default logic\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm  = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@218:228", "  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (\n    .dio_t (gpio_t[48:32]),\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@226:236", "\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm  = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n  // instantiations\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@225:235", "  // default logic\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm  = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@213:223", "  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@214:224", "  wire            txnrx_s;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@229:239", "  assign fan_pwm  = 1'b1;\n  assign iic_rstn = 1'b1;\n  assign spi_csn_0 = spi_csn[0];\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n  assign txnrx  = (tdd_enable_s == 1'b1) ? txnrx_s  : gpio_txnrx;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf (\n    .dio_t (gpio_t[49:32]),\n"]], "Diff Content": {"Delete": [[233, "  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n"]], "Add": []}}