// UART
digraph {
	main [label=UART fixedsize=true width=2 shape=box fontsize=8 height=3]
	0 [label=secret style=invis]
		0 -> main [xlabel=hclk constraint=true]
	1 [label=secret style=invis]
		1 -> main [xlabel=hsurtclk constraint=true]
	2 [label=secret style=invis]
		2 -> main [xlabel=pwrite constraint=true]
	3 [label=secret style=invis]
		3 -> main [xlabel=paddr constraint=true]
	4 [label=secret style=invis]
		main -> 4 [xlabel=out constraint=true]
}