{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554884299552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554884299552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 16:18:19 2019 " "Processing started: Wed Apr 10 16:18:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554884299552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554884299552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpang -c pingpang " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpang -c pingpang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554884299553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554884299928 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pingpang.v(44) " "Verilog HDL information at pingpang.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1554884299992 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pingpang.v(98) " "Verilog HDL information at pingpang.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1554884299992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpang.v 1 1 " "Found 1 design units, including 1 entities, in source file pingpang.v" { { "Info" "ISGN_ENTITY_NAME" "1 pingpang " "Found entity 1: pingpang" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554884299993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554884299993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pingpang " "Elaborating entity \"pingpang\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554884300022 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_j1 pingpang.v(249) " "Verilog HDL Always Construct warning at pingpang.v(249): variable \"led_j1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1554884300029 "|pingpang"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_j2 pingpang.v(250) " "Verilog HDL Always Construct warning at pingpang.v(250): variable \"led_j2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1554884300029 "|pingpang"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_p12 pingpang.v(252) " "Verilog HDL Always Construct warning at pingpang.v(252): variable \"led_p12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1554884300029 "|pingpang"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_p11 pingpang.v(253) " "Verilog HDL Always Construct warning at pingpang.v(253): variable \"led_p11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1554884300029 "|pingpang"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_p22 pingpang.v(255) " "Verilog HDL Always Construct warning at pingpang.v(255): variable \"led_p22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1554884300029 "|pingpang"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_p21 pingpang.v(256) " "Verilog HDL Always Construct warning at pingpang.v(256): variable \"led_p21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1554884300029 "|pingpang"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pingpang.v(248) " "Verilog HDL Case Statement warning at pingpang.v(248): incomplete case statement has no default case item" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 248 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1554884300029 "|pingpang"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel pingpang.v(247) " "Verilog HDL Always Construct warning at pingpang.v(247): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1554884300030 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] pingpang.v(247) " "Inferred latch for \"sel\[0\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300038 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] pingpang.v(247) " "Inferred latch for \"sel\[1\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300038 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[2\] pingpang.v(247) " "Inferred latch for \"sel\[2\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300038 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[3\] pingpang.v(247) " "Inferred latch for \"sel\[3\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300038 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[4\] pingpang.v(247) " "Inferred latch for \"sel\[4\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300038 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[5\] pingpang.v(247) " "Inferred latch for \"sel\[5\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300039 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[6\] pingpang.v(247) " "Inferred latch for \"sel\[6\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300039 "|pingpang"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[7\] pingpang.v(247) " "Inferred latch for \"sel\[7\]\" at pingpang.v(247)" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554884300039 "|pingpang"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[1\]\$latch " "LATCH primitive \"sel\[1\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[2\]\$latch " "LATCH primitive \"sel\[2\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[3\]\$latch " "LATCH primitive \"sel\[3\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[4\]\$latch " "LATCH primitive \"sel\[4\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[5\]\$latch " "LATCH primitive \"sel\[5\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[6\]\$latch " "LATCH primitive \"sel\[6\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[0\]\$latch " "LATCH primitive \"sel\[0\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300200 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[0\]\$latch " "LATCH primitive \"sel\[0\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[1\]\$latch " "LATCH primitive \"sel\[1\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[2\]\$latch " "LATCH primitive \"sel\[2\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[3\]\$latch " "LATCH primitive \"sel\[3\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[4\]\$latch " "LATCH primitive \"sel\[4\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[5\]\$latch " "LATCH primitive \"sel\[5\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300233 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sel\[6\]\$latch " "LATCH primitive \"sel\[6\]\$latch\" is permanently enabled" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1554884300233 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[7\] VCC " "Pin \"sel\[7\]\" is stuck at VCC" {  } { { "pingpang.v" "" { Text "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/pingpang.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554884300871 "|pingpang|sel[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554884300871 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554884301093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/output_files/pingpang.map.smsg " "Generated suppressed messages file C:/Users/Administrator.DESKTOP-4RS6HJC/Desktop/FPGA/pingpang/output_files/pingpang.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1554884301156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554884301299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554884301299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554884301434 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554884301434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554884301434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554884301434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554884301572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 16:18:21 2019 " "Processing ended: Wed Apr 10 16:18:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554884301572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554884301572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554884301572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554884301572 ""}
