
2024 LTU FE Vehicle Control Unit Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f68  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08008168  08008168  00009168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008204  08008204  0000a028  2**0
                  CONTENTS
  4 .ARM          00000008  08008204  08008204  00009204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800820c  0800820c  0000a028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800820c  0800820c  0000920c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008210  08008210  00009210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08008214  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fa4  20000028  0800823c  0000a028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003fcc  0800823c  0000afcc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015581  00000000  00000000  0000a056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000323e  00000000  00000000  0001f5d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  00022818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ed9  00000000  00000000  00023b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a7ae  00000000  00000000  00024a31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016926  00000000  00000000  0004f1df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010ec2a  00000000  00000000  00065b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017472f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005080  00000000  00000000  00174774  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000093  00000000  00000000  001797f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000028 	.word	0x20000028
 800021c:	00000000 	.word	0x00000000
 8000220:	08008150 	.word	0x08008150

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000002c 	.word	0x2000002c
 800023c:	08008150 	.word	0x08008150

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b96a 	b.w	800052c <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	460c      	mov	r4, r1
 8000278:	2b00      	cmp	r3, #0
 800027a:	d14e      	bne.n	800031a <__udivmoddi4+0xaa>
 800027c:	4694      	mov	ip, r2
 800027e:	458c      	cmp	ip, r1
 8000280:	4686      	mov	lr, r0
 8000282:	fab2 f282 	clz	r2, r2
 8000286:	d962      	bls.n	800034e <__udivmoddi4+0xde>
 8000288:	b14a      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028a:	f1c2 0320 	rsb	r3, r2, #32
 800028e:	4091      	lsls	r1, r2
 8000290:	fa20 f303 	lsr.w	r3, r0, r3
 8000294:	fa0c fc02 	lsl.w	ip, ip, r2
 8000298:	4319      	orrs	r1, r3
 800029a:	fa00 fe02 	lsl.w	lr, r0, r2
 800029e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002a2:	fa1f f68c 	uxth.w	r6, ip
 80002a6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002aa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ae:	fb07 1114 	mls	r1, r7, r4, r1
 80002b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b6:	fb04 f106 	mul.w	r1, r4, r6
 80002ba:	4299      	cmp	r1, r3
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x64>
 80002be:	eb1c 0303 	adds.w	r3, ip, r3
 80002c2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002c6:	f080 8112 	bcs.w	80004ee <__udivmoddi4+0x27e>
 80002ca:	4299      	cmp	r1, r3
 80002cc:	f240 810f 	bls.w	80004ee <__udivmoddi4+0x27e>
 80002d0:	3c02      	subs	r4, #2
 80002d2:	4463      	add	r3, ip
 80002d4:	1a59      	subs	r1, r3, r1
 80002d6:	fa1f f38e 	uxth.w	r3, lr
 80002da:	fbb1 f0f7 	udiv	r0, r1, r7
 80002de:	fb07 1110 	mls	r1, r7, r0, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb00 f606 	mul.w	r6, r0, r6
 80002ea:	429e      	cmp	r6, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x94>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002f6:	f080 80fc 	bcs.w	80004f2 <__udivmoddi4+0x282>
 80002fa:	429e      	cmp	r6, r3
 80002fc:	f240 80f9 	bls.w	80004f2 <__udivmoddi4+0x282>
 8000300:	4463      	add	r3, ip
 8000302:	3802      	subs	r0, #2
 8000304:	1b9b      	subs	r3, r3, r6
 8000306:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800030a:	2100      	movs	r1, #0
 800030c:	b11d      	cbz	r5, 8000316 <__udivmoddi4+0xa6>
 800030e:	40d3      	lsrs	r3, r2
 8000310:	2200      	movs	r2, #0
 8000312:	e9c5 3200 	strd	r3, r2, [r5]
 8000316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031a:	428b      	cmp	r3, r1
 800031c:	d905      	bls.n	800032a <__udivmoddi4+0xba>
 800031e:	b10d      	cbz	r5, 8000324 <__udivmoddi4+0xb4>
 8000320:	e9c5 0100 	strd	r0, r1, [r5]
 8000324:	2100      	movs	r1, #0
 8000326:	4608      	mov	r0, r1
 8000328:	e7f5      	b.n	8000316 <__udivmoddi4+0xa6>
 800032a:	fab3 f183 	clz	r1, r3
 800032e:	2900      	cmp	r1, #0
 8000330:	d146      	bne.n	80003c0 <__udivmoddi4+0x150>
 8000332:	42a3      	cmp	r3, r4
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0xcc>
 8000336:	4290      	cmp	r0, r2
 8000338:	f0c0 80f0 	bcc.w	800051c <__udivmoddi4+0x2ac>
 800033c:	1a86      	subs	r6, r0, r2
 800033e:	eb64 0303 	sbc.w	r3, r4, r3
 8000342:	2001      	movs	r0, #1
 8000344:	2d00      	cmp	r5, #0
 8000346:	d0e6      	beq.n	8000316 <__udivmoddi4+0xa6>
 8000348:	e9c5 6300 	strd	r6, r3, [r5]
 800034c:	e7e3      	b.n	8000316 <__udivmoddi4+0xa6>
 800034e:	2a00      	cmp	r2, #0
 8000350:	f040 8090 	bne.w	8000474 <__udivmoddi4+0x204>
 8000354:	eba1 040c 	sub.w	r4, r1, ip
 8000358:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800035c:	fa1f f78c 	uxth.w	r7, ip
 8000360:	2101      	movs	r1, #1
 8000362:	fbb4 f6f8 	udiv	r6, r4, r8
 8000366:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800036a:	fb08 4416 	mls	r4, r8, r6, r4
 800036e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000372:	fb07 f006 	mul.w	r0, r7, r6
 8000376:	4298      	cmp	r0, r3
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x11c>
 800037a:	eb1c 0303 	adds.w	r3, ip, r3
 800037e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x11a>
 8000384:	4298      	cmp	r0, r3
 8000386:	f200 80cd 	bhi.w	8000524 <__udivmoddi4+0x2b4>
 800038a:	4626      	mov	r6, r4
 800038c:	1a1c      	subs	r4, r3, r0
 800038e:	fa1f f38e 	uxth.w	r3, lr
 8000392:	fbb4 f0f8 	udiv	r0, r4, r8
 8000396:	fb08 4410 	mls	r4, r8, r0, r4
 800039a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800039e:	fb00 f707 	mul.w	r7, r0, r7
 80003a2:	429f      	cmp	r7, r3
 80003a4:	d908      	bls.n	80003b8 <__udivmoddi4+0x148>
 80003a6:	eb1c 0303 	adds.w	r3, ip, r3
 80003aa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x146>
 80003b0:	429f      	cmp	r7, r3
 80003b2:	f200 80b0 	bhi.w	8000516 <__udivmoddi4+0x2a6>
 80003b6:	4620      	mov	r0, r4
 80003b8:	1bdb      	subs	r3, r3, r7
 80003ba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003be:	e7a5      	b.n	800030c <__udivmoddi4+0x9c>
 80003c0:	f1c1 0620 	rsb	r6, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ca:	431f      	orrs	r7, r3
 80003cc:	fa20 fc06 	lsr.w	ip, r0, r6
 80003d0:	fa04 f301 	lsl.w	r3, r4, r1
 80003d4:	ea43 030c 	orr.w	r3, r3, ip
 80003d8:	40f4      	lsrs	r4, r6
 80003da:	fa00 f801 	lsl.w	r8, r0, r1
 80003de:	0c38      	lsrs	r0, r7, #16
 80003e0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003e4:	fbb4 fef0 	udiv	lr, r4, r0
 80003e8:	fa1f fc87 	uxth.w	ip, r7
 80003ec:	fb00 441e 	mls	r4, r0, lr, r4
 80003f0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f4:	fb0e f90c 	mul.w	r9, lr, ip
 80003f8:	45a1      	cmp	r9, r4
 80003fa:	fa02 f201 	lsl.w	r2, r2, r1
 80003fe:	d90a      	bls.n	8000416 <__udivmoddi4+0x1a6>
 8000400:	193c      	adds	r4, r7, r4
 8000402:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000406:	f080 8084 	bcs.w	8000512 <__udivmoddi4+0x2a2>
 800040a:	45a1      	cmp	r9, r4
 800040c:	f240 8081 	bls.w	8000512 <__udivmoddi4+0x2a2>
 8000410:	f1ae 0e02 	sub.w	lr, lr, #2
 8000414:	443c      	add	r4, r7
 8000416:	eba4 0409 	sub.w	r4, r4, r9
 800041a:	fa1f f983 	uxth.w	r9, r3
 800041e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000422:	fb00 4413 	mls	r4, r0, r3, r4
 8000426:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800042a:	fb03 fc0c 	mul.w	ip, r3, ip
 800042e:	45a4      	cmp	ip, r4
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x1d2>
 8000432:	193c      	adds	r4, r7, r4
 8000434:	f103 30ff 	add.w	r0, r3, #4294967295
 8000438:	d267      	bcs.n	800050a <__udivmoddi4+0x29a>
 800043a:	45a4      	cmp	ip, r4
 800043c:	d965      	bls.n	800050a <__udivmoddi4+0x29a>
 800043e:	3b02      	subs	r3, #2
 8000440:	443c      	add	r4, r7
 8000442:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000446:	fba0 9302 	umull	r9, r3, r0, r2
 800044a:	eba4 040c 	sub.w	r4, r4, ip
 800044e:	429c      	cmp	r4, r3
 8000450:	46ce      	mov	lr, r9
 8000452:	469c      	mov	ip, r3
 8000454:	d351      	bcc.n	80004fa <__udivmoddi4+0x28a>
 8000456:	d04e      	beq.n	80004f6 <__udivmoddi4+0x286>
 8000458:	b155      	cbz	r5, 8000470 <__udivmoddi4+0x200>
 800045a:	ebb8 030e 	subs.w	r3, r8, lr
 800045e:	eb64 040c 	sbc.w	r4, r4, ip
 8000462:	fa04 f606 	lsl.w	r6, r4, r6
 8000466:	40cb      	lsrs	r3, r1
 8000468:	431e      	orrs	r6, r3
 800046a:	40cc      	lsrs	r4, r1
 800046c:	e9c5 6400 	strd	r6, r4, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	e750      	b.n	8000316 <__udivmoddi4+0xa6>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f103 	lsr.w	r1, r0, r3
 800047c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000480:	fa24 f303 	lsr.w	r3, r4, r3
 8000484:	4094      	lsls	r4, r2
 8000486:	430c      	orrs	r4, r1
 8000488:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800048c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000490:	fa1f f78c 	uxth.w	r7, ip
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3110 	mls	r1, r8, r0, r3
 800049c:	0c23      	lsrs	r3, r4, #16
 800049e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004a2:	fb00 f107 	mul.w	r1, r0, r7
 80004a6:	4299      	cmp	r1, r3
 80004a8:	d908      	bls.n	80004bc <__udivmoddi4+0x24c>
 80004aa:	eb1c 0303 	adds.w	r3, ip, r3
 80004ae:	f100 36ff 	add.w	r6, r0, #4294967295
 80004b2:	d22c      	bcs.n	800050e <__udivmoddi4+0x29e>
 80004b4:	4299      	cmp	r1, r3
 80004b6:	d92a      	bls.n	800050e <__udivmoddi4+0x29e>
 80004b8:	3802      	subs	r0, #2
 80004ba:	4463      	add	r3, ip
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b2a4      	uxth	r4, r4
 80004c0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004c4:	fb08 3311 	mls	r3, r8, r1, r3
 80004c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004cc:	fb01 f307 	mul.w	r3, r1, r7
 80004d0:	42a3      	cmp	r3, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x276>
 80004d4:	eb1c 0404 	adds.w	r4, ip, r4
 80004d8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004dc:	d213      	bcs.n	8000506 <__udivmoddi4+0x296>
 80004de:	42a3      	cmp	r3, r4
 80004e0:	d911      	bls.n	8000506 <__udivmoddi4+0x296>
 80004e2:	3902      	subs	r1, #2
 80004e4:	4464      	add	r4, ip
 80004e6:	1ae4      	subs	r4, r4, r3
 80004e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004ec:	e739      	b.n	8000362 <__udivmoddi4+0xf2>
 80004ee:	4604      	mov	r4, r0
 80004f0:	e6f0      	b.n	80002d4 <__udivmoddi4+0x64>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e706      	b.n	8000304 <__udivmoddi4+0x94>
 80004f6:	45c8      	cmp	r8, r9
 80004f8:	d2ae      	bcs.n	8000458 <__udivmoddi4+0x1e8>
 80004fa:	ebb9 0e02 	subs.w	lr, r9, r2
 80004fe:	eb63 0c07 	sbc.w	ip, r3, r7
 8000502:	3801      	subs	r0, #1
 8000504:	e7a8      	b.n	8000458 <__udivmoddi4+0x1e8>
 8000506:	4631      	mov	r1, r6
 8000508:	e7ed      	b.n	80004e6 <__udivmoddi4+0x276>
 800050a:	4603      	mov	r3, r0
 800050c:	e799      	b.n	8000442 <__udivmoddi4+0x1d2>
 800050e:	4630      	mov	r0, r6
 8000510:	e7d4      	b.n	80004bc <__udivmoddi4+0x24c>
 8000512:	46d6      	mov	lr, sl
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1a6>
 8000516:	4463      	add	r3, ip
 8000518:	3802      	subs	r0, #2
 800051a:	e74d      	b.n	80003b8 <__udivmoddi4+0x148>
 800051c:	4606      	mov	r6, r0
 800051e:	4623      	mov	r3, r4
 8000520:	4608      	mov	r0, r1
 8000522:	e70f      	b.n	8000344 <__udivmoddi4+0xd4>
 8000524:	3e02      	subs	r6, #2
 8000526:	4463      	add	r3, ip
 8000528:	e730      	b.n	800038c <__udivmoddi4+0x11c>
 800052a:	bf00      	nop

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <initializeCAN>:
 */

#include "CAN.h"

void initializeCAN(CAN_HandleTypeDef* hcan)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_Start(hcan) != HAL_OK)
 8000538:	6878      	ldr	r0, [r7, #4]
 800053a:	f002 faf7 	bl	8002b2c <HAL_CAN_Start>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <initializeCAN+0x18>
	{
		Error_Handler();
 8000544:	f001 fa59 	bl	80019fa <Error_Handler>
	}

	configCANFilters(hcan);
 8000548:	6878      	ldr	r0, [r7, #4]
 800054a:	f000 f941 	bl	80007d0 <configCANFilters>

	if (HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 800054e:	2102      	movs	r1, #2
 8000550:	6878      	ldr	r0, [r7, #4]
 8000552:	f002 fd35 	bl	8002fc0 <HAL_CAN_ActivateNotification>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <initializeCAN+0x30>
	{
		Error_Handler();
 800055c:	f001 fa4d 	bl	80019fa <Error_Handler>
	}
}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}

08000568 <nodeGuarding>:

void nodeGuarding(CAN_HandleTypeDef* hcan)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	@ 0x28
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	uint8_t data[1] = { (0x00U) };
 8000570:	2300      	movs	r3, #0
 8000572:	733b      	strb	r3, [r7, #12]
	uint32_t mailbox;

	txHeader.DLC = ECU_EMD_NMT_node_guarding_DLC;
 8000574:	2301      	movs	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
	txHeader.ExtId = DISABLE;
 8000578:	2300      	movs	r3, #0
 800057a:	617b      	str	r3, [r7, #20]
	txHeader.IDE = CAN_ID_STD;
 800057c:	2300      	movs	r3, #0
 800057e:	61bb      	str	r3, [r7, #24]
	txHeader.RTR = CAN_RTR_REMOTE;
 8000580:	2302      	movs	r3, #2
 8000582:	61fb      	str	r3, [r7, #28]
	txHeader.StdId = ECU_EMD_NMT_node_guarding_CANID;
 8000584:	f240 737a 	movw	r3, #1914	@ 0x77a
 8000588:	613b      	str	r3, [r7, #16]
	txHeader.TransmitGlobalTime = DISABLE;
 800058a:	2300      	movs	r3, #0
 800058c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_AddTxMessage(hcan, &txHeader, data, &mailbox) != HAL_OK)
 8000590:	f107 0308 	add.w	r3, r7, #8
 8000594:	f107 020c 	add.w	r2, r7, #12
 8000598:	f107 0110 	add.w	r1, r7, #16
 800059c:	6878      	ldr	r0, [r7, #4]
 800059e:	f002 fb09 	bl	8002bb4 <HAL_CAN_AddTxMessage>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <nodeGuarding+0x44>
	{
		Error_Handler();
 80005a8:	f001 fa27 	bl	80019fa <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(hcan, mailbox));
 80005ac:	bf00      	nop
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4619      	mov	r1, r3
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	f002 fbce 	bl	8002d54 <HAL_CAN_IsTxMessagePending>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d1f7      	bne.n	80005ae <nodeGuarding+0x46>

	return;
 80005be:	bf00      	nop
}
 80005c0:	3728      	adds	r7, #40	@ 0x28
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <startNode>:

void startNode(CAN_HandleTypeDef* hcan)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08e      	sub	sp, #56	@ 0x38
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	uint8_t data[8] = { (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U) };
 80005d0:	4a1e      	ldr	r2, [pc, #120]	@ (800064c <startNode+0x84>)
 80005d2:	f107 0318 	add.w	r3, r7, #24
 80005d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005da:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t mailbox;
	ECU_NMT_command_t nmt_t;
	uint8_t len, ide;

	nmt_t.ECU_NMT_CommandSpecifier = (0x01U);
 80005de:	2301      	movs	r3, #1
 80005e0:	743b      	strb	r3, [r7, #16]
	nmt_t.ECU_NMT_NodeId = (0x7AU);
 80005e2:	237a      	movs	r3, #122	@ 0x7a
 80005e4:	747b      	strb	r3, [r7, #17]

	Pack_ECU_NMT_command__DO_QUASAR_CANopen(&nmt_t, data, &len, &ide);
 80005e6:	f107 030e 	add.w	r3, r7, #14
 80005ea:	f107 020f 	add.w	r2, r7, #15
 80005ee:	f107 0118 	add.w	r1, r7, #24
 80005f2:	f107 0010 	add.w	r0, r7, #16
 80005f6:	f000 f914 	bl	8000822 <Pack_ECU_NMT_command__DO_QUASAR_CANopen>

	txHeader.DLC = ECU_NMT_command_DLC;
 80005fa:	2302      	movs	r3, #2
 80005fc:	633b      	str	r3, [r7, #48]	@ 0x30
	txHeader.ExtId = DISABLE;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.IDE = ide;
 8000602:	7bbb      	ldrb	r3, [r7, #14]
 8000604:	62bb      	str	r3, [r7, #40]	@ 0x28
	txHeader.RTR = CAN_RTR_DATA;
 8000606:	2300      	movs	r3, #0
 8000608:	62fb      	str	r3, [r7, #44]	@ 0x2c
	txHeader.StdId = ECU_NMT_command_CANID;
 800060a:	2300      	movs	r3, #0
 800060c:	623b      	str	r3, [r7, #32]
	txHeader.TransmitGlobalTime = DISABLE;
 800060e:	2300      	movs	r3, #0
 8000610:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

	if (HAL_CAN_AddTxMessage(hcan, &txHeader, data, &mailbox) != HAL_OK)
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	f107 0218 	add.w	r2, r7, #24
 800061c:	f107 0120 	add.w	r1, r7, #32
 8000620:	6878      	ldr	r0, [r7, #4]
 8000622:	f002 fac7 	bl	8002bb4 <HAL_CAN_AddTxMessage>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <startNode+0x68>
	{
		Error_Handler();
 800062c:	f001 f9e5 	bl	80019fa <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(hcan, mailbox));
 8000630:	bf00      	nop
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	4619      	mov	r1, r3
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f002 fb8c 	bl	8002d54 <HAL_CAN_IsTxMessagePending>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d1f7      	bne.n	8000632 <startNode+0x6a>

	return;
 8000642:	bf00      	nop
}
 8000644:	3738      	adds	r7, #56	@ 0x38
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	08008168 	.word	0x08008168

08000650 <clearErrors>:

void clearErrors(CAN_HandleTypeDef* hcan)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b092      	sub	sp, #72	@ 0x48
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	uint8_t data[8] = { (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U) };
 8000658:	4a29      	ldr	r2, [pc, #164]	@ (8000700 <clearErrors+0xb0>)
 800065a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800065e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000662:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t mailbox;
	EMD_RxPDO_3_t rxPDO3_t;
	uint8_t len, ide;

	rxPDO3_t.EMD_CMD_ActiveDischarge = 0;
 8000666:	2300      	movs	r3, #0
 8000668:	777b      	strb	r3, [r7, #29]
	rxPDO3_t.EMD_CMD_ClearErrors = (0x01U);
 800066a:	2301      	movs	r3, #1
 800066c:	76fb      	strb	r3, [r7, #27]
	rxPDO3_t.EMD_CMD_ControlMode = 0;
 800066e:	2300      	movs	r3, #0
 8000670:	763b      	strb	r3, [r7, #24]
	rxPDO3_t.EMD_CMD_DigitalOutput1 = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	f887 3020 	strb.w	r3, [r7, #32]
	rxPDO3_t.EMD_CMD_DigitalOutput2 = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	77fb      	strb	r3, [r7, #31]
	rxPDO3_t.EMD_CMD_LimitationMode = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	77bb      	strb	r3, [r7, #30]
	rxPDO3_t.EMD_CMD_RestartRequest = 0;
 8000680:	2300      	movs	r3, #0
 8000682:	773b      	strb	r3, [r7, #28]
	rxPDO3_t.EMD_CMD_SpeedRefLim = 0;
 8000684:	2300      	movs	r3, #0
 8000686:	617b      	str	r3, [r7, #20]
	rxPDO3_t.EMD_CMD_SpeedRefLim_VAL = 0;
 8000688:	2300      	movs	r3, #0
 800068a:	76bb      	strb	r3, [r7, #26]
	rxPDO3_t.EMD_CMD_TorqueRefLim = 0;
 800068c:	2300      	movs	r3, #0
 800068e:	823b      	strh	r3, [r7, #16]
	rxPDO3_t.EMD_CMD_TorqueRefLim_VAL = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	74bb      	strb	r3, [r7, #18]
	rxPDO3_t.EMD_MSGCNT_RxPDO3 = 0;
 8000694:	2300      	movs	r3, #0
 8000696:	767b      	strb	r3, [r7, #25]

	Pack_EMD_RxPDO_3__DO_QUASAR_CANopen(&rxPDO3_t, data, &len, &ide);
 8000698:	f107 030e 	add.w	r3, r7, #14
 800069c:	f107 020f 	add.w	r2, r7, #15
 80006a0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80006a4:	f107 0010 	add.w	r0, r7, #16
 80006a8:	f000 f8ef 	bl	800088a <Pack_EMD_RxPDO_3__DO_QUASAR_CANopen>

	txHeader.DLC = len;
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	643b      	str	r3, [r7, #64]	@ 0x40
	txHeader.ExtId = DISABLE;
 80006b0:	2300      	movs	r3, #0
 80006b2:	637b      	str	r3, [r7, #52]	@ 0x34
	txHeader.IDE = ide;
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	63bb      	str	r3, [r7, #56]	@ 0x38
	txHeader.RTR = CAN_RTR_DATA;
 80006b8:	2300      	movs	r3, #0
 80006ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
	txHeader.StdId = EMD_RxPDO_3_CANID;
 80006bc:	f240 437a 	movw	r3, #1146	@ 0x47a
 80006c0:	633b      	str	r3, [r7, #48]	@ 0x30
	txHeader.TransmitGlobalTime = DISABLE;
 80006c2:	2300      	movs	r3, #0
 80006c4:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

	if (HAL_CAN_AddTxMessage(hcan, &txHeader, data, &mailbox) != HAL_OK)
 80006c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006cc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80006d0:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f002 fa6d 	bl	8002bb4 <HAL_CAN_AddTxMessage>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <clearErrors+0x94>
	{
		Error_Handler();
 80006e0:	f001 f98b 	bl	80019fa <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(hcan, mailbox));
 80006e4:	bf00      	nop
 80006e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e8:	4619      	mov	r1, r3
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f002 fb32 	bl	8002d54 <HAL_CAN_IsTxMessagePending>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d1f7      	bne.n	80006e6 <clearErrors+0x96>

	return;
 80006f6:	bf00      	nop
}
 80006f8:	3748      	adds	r7, #72	@ 0x48
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	08008168 	.word	0x08008168

08000704 <torqueControlMessage>:

void torqueControlMessage(CAN_HandleTypeDef* hcan, int _speedRefLimit, int* _torqueRefLimit)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b094      	sub	sp, #80	@ 0x50
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	uint8_t data[8] = { (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U), (0x00U) };
 8000710:	4a2e      	ldr	r2, [pc, #184]	@ (80007cc <torqueControlMessage+0xc8>)
 8000712:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000716:	e892 0003 	ldmia.w	r2, {r0, r1}
 800071a:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t mailbox;
	EMD_RxPDO_3_t rxPDO3_t;
	uint8_t len, ide;

	rxPDO3_t.EMD_CMD_ActiveDischarge = 0;
 800071e:	2300      	movs	r3, #0
 8000720:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	rxPDO3_t.EMD_CMD_ClearErrors = 0;
 8000724:	2300      	movs	r3, #0
 8000726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	rxPDO3_t.EMD_CMD_ControlMode = (0x01U);
 800072a:	2301      	movs	r3, #1
 800072c:	f887 3020 	strb.w	r3, [r7, #32]
	rxPDO3_t.EMD_CMD_DigitalOutput1 = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	rxPDO3_t.EMD_CMD_DigitalOutput2 = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	rxPDO3_t.EMD_CMD_LimitationMode = 0;
 800073c:	2300      	movs	r3, #0
 800073e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	rxPDO3_t.EMD_CMD_RestartRequest = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	rxPDO3_t.EMD_CMD_SpeedRefLim = _speedRefLimit;
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	61fb      	str	r3, [r7, #28]
	rxPDO3_t.EMD_CMD_SpeedRefLim_VAL = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	rxPDO3_t.EMD_CMD_TorqueRefLim = *_torqueRefLimit;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	b21b      	sxth	r3, r3
 8000758:	833b      	strh	r3, [r7, #24]
	rxPDO3_t.EMD_CMD_TorqueRefLim_VAL = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	76bb      	strb	r3, [r7, #26]
	rxPDO3_t.EMD_MSGCNT_RxPDO3 = 0;
 800075e:	2300      	movs	r3, #0
 8000760:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	Pack_EMD_RxPDO_3__DO_QUASAR_CANopen(&rxPDO3_t, data, &len, &ide);
 8000764:	f107 0316 	add.w	r3, r7, #22
 8000768:	f107 0217 	add.w	r2, r7, #23
 800076c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000770:	f107 0018 	add.w	r0, r7, #24
 8000774:	f000 f889 	bl	800088a <Pack_EMD_RxPDO_3__DO_QUASAR_CANopen>

	txHeader.DLC = EMD_RxPDO_3_DLC;
 8000778:	2306      	movs	r3, #6
 800077a:	64bb      	str	r3, [r7, #72]	@ 0x48
	txHeader.ExtId = DISABLE;
 800077c:	2300      	movs	r3, #0
 800077e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	txHeader.IDE = ide;
 8000780:	7dbb      	ldrb	r3, [r7, #22]
 8000782:	643b      	str	r3, [r7, #64]	@ 0x40
	txHeader.RTR = CAN_RTR_DATA;
 8000784:	2300      	movs	r3, #0
 8000786:	647b      	str	r3, [r7, #68]	@ 0x44
	txHeader.StdId = EMD_RxPDO_3_CANID;
 8000788:	f240 437a 	movw	r3, #1146	@ 0x47a
 800078c:	63bb      	str	r3, [r7, #56]	@ 0x38
	txHeader.TransmitGlobalTime = DISABLE;
 800078e:	2300      	movs	r3, #0
 8000790:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	if (HAL_CAN_AddTxMessage(hcan, &txHeader, data, &mailbox) != HAL_OK)
 8000794:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000798:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800079c:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80007a0:	68f8      	ldr	r0, [r7, #12]
 80007a2:	f002 fa07 	bl	8002bb4 <HAL_CAN_AddTxMessage>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <torqueControlMessage+0xac>
	{
		Error_Handler();
 80007ac:	f001 f925 	bl	80019fa <Error_Handler>
	}

	while (HAL_CAN_IsTxMessagePending(hcan, mailbox));
 80007b0:	bf00      	nop
 80007b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007b4:	4619      	mov	r1, r3
 80007b6:	68f8      	ldr	r0, [r7, #12]
 80007b8:	f002 facc 	bl	8002d54 <HAL_CAN_IsTxMessagePending>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d1f7      	bne.n	80007b2 <torqueControlMessage+0xae>

	return;
 80007c2:	bf00      	nop
}
 80007c4:	3750      	adds	r7, #80	@ 0x50
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	08008168 	.word	0x08008168

080007d0 <configCANFilters>:

void configCANFilters(CAN_HandleTypeDef* hcan)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08c      	sub	sp, #48	@ 0x30
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef filter;

	filter.FilterActivation = CAN_FILTER_ENABLE;
 80007d8:	2301      	movs	r3, #1
 80007da:	62bb      	str	r3, [r7, #40]	@ 0x28
	filter.FilterBank = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]
	filter.FilterFIFOAssignment = CAN_LOW_PRIORITY_FIFO;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
	//filter.FilterIdHigh = ((0x300U)<<5);
	filter.FilterIdHigh = ((0x37U)<<5);
 80007e4:	f44f 63dc 	mov.w	r3, #1760	@ 0x6e0
 80007e8:	60bb      	str	r3, [r7, #8]
	filter.FilterIdLow = (0x000U);
 80007ea:	2300      	movs	r3, #0
 80007ec:	60fb      	str	r3, [r7, #12]
	//filter.FilterMaskIdHigh = ((0xFF8U)<<5);
	filter.FilterMaskIdHigh = ((0x37U)<<5);
 80007ee:	f44f 63dc 	mov.w	r3, #1760	@ 0x6e0
 80007f2:	613b      	str	r3, [r7, #16]
	filter.FilterMaskIdLow = (0x000U);
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
	//filter.FilterMode = CAN_FILTERMODE_IDMASK;
	filter.FilterMode = CAN_FILTERMODE_IDLIST;
 80007f8:	2301      	movs	r3, #1
 80007fa:	623b      	str	r3, [r7, #32]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80007fc:	2301      	movs	r3, #1
 80007fe:	627b      	str	r3, [r7, #36]	@ 0x24
	filter.SlaveStartFilterBank = 14;
 8000800:	230e      	movs	r3, #14
 8000802:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_CAN_ConfigFilter(hcan, &filter) != HAL_OK)
 8000804:	f107 0308 	add.w	r3, r7, #8
 8000808:	4619      	mov	r1, r3
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f002 f8a2 	bl	8002954 <HAL_CAN_ConfigFilter>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <configCANFilters+0x4a>
	{
		Error_Handler();
 8000816:	f001 f8f0 	bl	80019fa <Error_Handler>
	}
}
 800081a:	bf00      	nop
 800081c:	3730      	adds	r7, #48	@ 0x30
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <Pack_ECU_NMT_command__DO_QUASAR_CANopen>:
  _m->ECU_NMT_NodeId = (_d[1] & (0xFFU));
  return ECU_NMT_command_CANID;
}

uint32_t Pack_ECU_NMT_command__DO_QUASAR_CANopen(const ECU_NMT_command_t* _m, uint8_t* _d, uint8_t* _len, uint8_t* _ide)
{
 8000822:	b480      	push	{r7}
 8000824:	b087      	sub	sp, #28
 8000826:	af00      	add	r7, sp, #0
 8000828:	60f8      	str	r0, [r7, #12]
 800082a:	60b9      	str	r1, [r7, #8]
 800082c:	607a      	str	r2, [r7, #4]
 800082e:	603b      	str	r3, [r7, #0]
  uint8_t i; for (i = 0; i < ECU_NMT_command_DLC; _d[i++] = 0);
 8000830:	2300      	movs	r3, #0
 8000832:	75fb      	strb	r3, [r7, #23]
 8000834:	e007      	b.n	8000846 <Pack_ECU_NMT_command__DO_QUASAR_CANopen+0x24>
 8000836:	7dfb      	ldrb	r3, [r7, #23]
 8000838:	1c5a      	adds	r2, r3, #1
 800083a:	75fa      	strb	r2, [r7, #23]
 800083c:	461a      	mov	r2, r3
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	4413      	add	r3, r2
 8000842:	2200      	movs	r2, #0
 8000844:	701a      	strb	r2, [r3, #0]
 8000846:	7dfb      	ldrb	r3, [r7, #23]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d9f4      	bls.n	8000836 <Pack_ECU_NMT_command__DO_QUASAR_CANopen+0x14>

  _d[0] |= (_m->ECU_NMT_CommandSpecifier & (0xFFU));
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	781a      	ldrb	r2, [r3, #0]
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	4313      	orrs	r3, r2
 8000856:	b2da      	uxtb	r2, r3
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	701a      	strb	r2, [r3, #0]
  _d[1] |= (_m->ECU_NMT_NodeId & (0xFFU));
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	3301      	adds	r3, #1
 8000860:	7819      	ldrb	r1, [r3, #0]
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	785a      	ldrb	r2, [r3, #1]
 8000866:	68bb      	ldr	r3, [r7, #8]
 8000868:	3301      	adds	r3, #1
 800086a:	430a      	orrs	r2, r1
 800086c:	b2d2      	uxtb	r2, r2
 800086e:	701a      	strb	r2, [r3, #0]
  *_len = 2; *_ide = 0;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2202      	movs	r2, #2
 8000874:	701a      	strb	r2, [r3, #0]
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	2200      	movs	r2, #0
 800087a:	701a      	strb	r2, [r3, #0]
  return ECU_NMT_command_CANID;
 800087c:	2300      	movs	r3, #0
}
 800087e:	4618      	mov	r0, r3
 8000880:	371c      	adds	r7, #28
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <Pack_EMD_RxPDO_3__DO_QUASAR_CANopen>:
  _m->EMD_CMD_DigitalOutput1 = ((_d[5] >> 7) & (0x01U));
  return EMD_RxPDO_3_CANID;
}

uint32_t Pack_EMD_RxPDO_3__DO_QUASAR_CANopen(const EMD_RxPDO_3_t* _m, uint8_t* _d, uint8_t* _len, uint8_t* _ide)
{
 800088a:	b480      	push	{r7}
 800088c:	b087      	sub	sp, #28
 800088e:	af00      	add	r7, sp, #0
 8000890:	60f8      	str	r0, [r7, #12]
 8000892:	60b9      	str	r1, [r7, #8]
 8000894:	607a      	str	r2, [r7, #4]
 8000896:	603b      	str	r3, [r7, #0]
  uint8_t i; for (i = 0; i < EMD_RxPDO_3_DLC; _d[i++] = 0);
 8000898:	2300      	movs	r3, #0
 800089a:	75fb      	strb	r3, [r7, #23]
 800089c:	e007      	b.n	80008ae <Pack_EMD_RxPDO_3__DO_QUASAR_CANopen+0x24>
 800089e:	7dfb      	ldrb	r3, [r7, #23]
 80008a0:	1c5a      	adds	r2, r3, #1
 80008a2:	75fa      	strb	r2, [r7, #23]
 80008a4:	461a      	mov	r2, r3
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	4413      	add	r3, r2
 80008aa:	2200      	movs	r2, #0
 80008ac:	701a      	strb	r2, [r3, #0]
 80008ae:	7dfb      	ldrb	r3, [r7, #23]
 80008b0:	2b05      	cmp	r3, #5
 80008b2:	d9f4      	bls.n	800089e <Pack_EMD_RxPDO_3__DO_QUASAR_CANopen+0x14>

  _d[0] |= (_m->EMD_CMD_TorqueRefLim & (0xFFU));
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	781a      	ldrb	r2, [r3, #0]
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	4313      	orrs	r3, r2
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	701a      	strb	r2, [r3, #0]
  _d[1] |= ((_m->EMD_CMD_TorqueRefLim >> 8) & (0x3FU)) | ((_m->EMD_CMD_TorqueRefLim_VAL & (0x03U)) << 6);
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	3301      	adds	r3, #1
 80008cc:	7819      	ldrb	r1, [r3, #0]
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008d4:	121b      	asrs	r3, r3, #8
 80008d6:	b21b      	sxth	r3, r3
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	789b      	ldrb	r3, [r3, #2]
 80008e4:	019b      	lsls	r3, r3, #6
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	4313      	orrs	r3, r2
 80008ea:	b2da      	uxtb	r2, r3
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	3301      	adds	r3, #1
 80008f0:	430a      	orrs	r2, r1
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	701a      	strb	r2, [r3, #0]
  _d[2] |= (_m->EMD_CMD_SpeedRefLim & (0xFFU));
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	3302      	adds	r3, #2
 80008fa:	7819      	ldrb	r1, [r3, #0]
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	b2da      	uxtb	r2, r3
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	3302      	adds	r3, #2
 8000906:	430a      	orrs	r2, r1
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	701a      	strb	r2, [r3, #0]
  _d[3] |= ((_m->EMD_CMD_SpeedRefLim >> 8) & (0xFFU));
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	3303      	adds	r3, #3
 8000910:	7819      	ldrb	r1, [r3, #0]
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	121b      	asrs	r3, r3, #8
 8000918:	b2da      	uxtb	r2, r3
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	3303      	adds	r3, #3
 800091e:	430a      	orrs	r2, r1
 8000920:	b2d2      	uxtb	r2, r2
 8000922:	701a      	strb	r2, [r3, #0]
  _d[4] |= (_m->EMD_CMD_ControlMode & (0x0FU)) | ((_m->EMD_MSGCNT_RxPDO3 & (0x0FU)) << 4);
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	3304      	adds	r3, #4
 8000928:	7819      	ldrb	r1, [r3, #0]
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	7a1b      	ldrb	r3, [r3, #8]
 800092e:	f003 030f 	and.w	r3, r3, #15
 8000932:	b2da      	uxtb	r2, r3
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	7a5b      	ldrb	r3, [r3, #9]
 8000938:	011b      	lsls	r3, r3, #4
 800093a:	b2db      	uxtb	r3, r3
 800093c:	4313      	orrs	r3, r2
 800093e:	b2da      	uxtb	r2, r3
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	3304      	adds	r3, #4
 8000944:	430a      	orrs	r2, r1
 8000946:	b2d2      	uxtb	r2, r2
 8000948:	701a      	strb	r2, [r3, #0]
  _d[5] |= (_m->EMD_CMD_SpeedRefLim_VAL & (0x03U)) | ((_m->EMD_CMD_ClearErrors & (0x01U)) << 2) | ((_m->EMD_CMD_RestartRequest & (0x01U)) << 3) | ((_m->EMD_CMD_ActiveDischarge & (0x01U)) << 4) | ((_m->EMD_CMD_LimitationMode & (0x01U)) << 5) | ((_m->EMD_CMD_DigitalOutput2 & (0x01U)) << 6) | ((_m->EMD_CMD_DigitalOutput1 & (0x01U)) << 7);
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	3305      	adds	r3, #5
 800094e:	7819      	ldrb	r1, [r3, #0]
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	7a9b      	ldrb	r3, [r3, #10]
 8000954:	f003 0303 	and.w	r3, r3, #3
 8000958:	b2da      	uxtb	r2, r3
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	7adb      	ldrb	r3, [r3, #11]
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	b2db      	uxtb	r3, r3
 8000962:	f003 0304 	and.w	r3, r3, #4
 8000966:	b2db      	uxtb	r3, r3
 8000968:	4313      	orrs	r3, r2
 800096a:	b2da      	uxtb	r2, r3
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	7b1b      	ldrb	r3, [r3, #12]
 8000970:	00db      	lsls	r3, r3, #3
 8000972:	b2db      	uxtb	r3, r3
 8000974:	f003 0308 	and.w	r3, r3, #8
 8000978:	b2db      	uxtb	r3, r3
 800097a:	4313      	orrs	r3, r2
 800097c:	b2da      	uxtb	r2, r3
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	7b5b      	ldrb	r3, [r3, #13]
 8000982:	011b      	lsls	r3, r3, #4
 8000984:	b2db      	uxtb	r3, r3
 8000986:	f003 0310 	and.w	r3, r3, #16
 800098a:	b2db      	uxtb	r3, r3
 800098c:	4313      	orrs	r3, r2
 800098e:	b2da      	uxtb	r2, r3
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	7b9b      	ldrb	r3, [r3, #14]
 8000994:	015b      	lsls	r3, r3, #5
 8000996:	b2db      	uxtb	r3, r3
 8000998:	f003 0320 	and.w	r3, r3, #32
 800099c:	b2db      	uxtb	r3, r3
 800099e:	4313      	orrs	r3, r2
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	7bdb      	ldrb	r3, [r3, #15]
 80009a6:	019b      	lsls	r3, r3, #6
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	4313      	orrs	r3, r2
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	7c1b      	ldrb	r3, [r3, #16]
 80009b8:	01db      	lsls	r3, r3, #7
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	4313      	orrs	r3, r2
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	3305      	adds	r3, #5
 80009c4:	430a      	orrs	r2, r1
 80009c6:	b2d2      	uxtb	r2, r2
 80009c8:	701a      	strb	r2, [r3, #0]
  *_len = 6; *_ide = 0;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2206      	movs	r2, #6
 80009ce:	701a      	strb	r2, [r3, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]
  return EMD_RxPDO_3_CANID;
 80009d6:	f240 437a 	movw	r3, #1146	@ 0x47a
}
 80009da:	4618      	mov	r0, r3
 80009dc:	371c      	adds	r7, #28
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr

080009e6 <Unpack_IMD_Info_Isolation>:

#include "isolation.h"

// --------------------------------------------------------------------------
uint32_t Unpack_IMD_Info_Isolation(IMD_Info_t* _m, const uint8_t* _d, uint8_t dlc_)
{
 80009e6:	b480      	push	{r7}
 80009e8:	b085      	sub	sp, #20
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	60f8      	str	r0, [r7, #12]
 80009ee:	60b9      	str	r1, [r7, #8]
 80009f0:	4613      	mov	r3, r2
 80009f2:	71fb      	strb	r3, [r7, #7]
  _m->D_IMC_R_ISO = ((_d[1] & (0xFFU)) << 8) | (_d[0] & (0xFFU));
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	3301      	adds	r3, #1
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	021b      	lsls	r3, r3, #8
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	68ba      	ldr	r2, [r7, #8]
 8000a00:	7812      	ldrb	r2, [r2, #0]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	b29a      	uxth	r2, r3
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	801a      	strh	r2, [r3, #0]
  _m->D_IMC_STATUS = ((_d[3] & (0xFFU)) << 8) | (_d[2] & (0xFFU));
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	3303      	adds	r3, #3
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	021b      	lsls	r3, r3, #8
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	68ba      	ldr	r2, [r7, #8]
 8000a16:	3202      	adds	r2, #2
 8000a18:	7812      	ldrb	r2, [r2, #0]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	805a      	strh	r2, [r3, #2]
  _m->D_VIFC_STATUS = ((_d[5] & (0xFFU)) << 8) | (_d[4] & (0xFFU));
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	3305      	adds	r3, #5
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	021b      	lsls	r3, r3, #8
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	68ba      	ldr	r2, [r7, #8]
 8000a2e:	3204      	adds	r2, #4
 8000a30:	7812      	ldrb	r2, [r2, #0]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	809a      	strh	r2, [r3, #4]
  return IMD_Info_CANID;
 8000a3a:	2337      	movs	r3, #55	@ 0x37
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3714      	adds	r7, #20
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f003 0307 	and.w	r3, r3, #7
 8000a56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a58:	4b0b      	ldr	r3, [pc, #44]	@ (8000a88 <__NVIC_SetPriorityGrouping+0x40>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a64:	4013      	ands	r3, r2
 8000a66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000a70:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <__NVIC_SetPriorityGrouping+0x44>)
 8000a72:	4313      	orrs	r3, r2
 8000a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a76:	4a04      	ldr	r2, [pc, #16]	@ (8000a88 <__NVIC_SetPriorityGrouping+0x40>)
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	60d3      	str	r3, [r2, #12]
}
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	e000ed00 	.word	0xe000ed00
 8000a8c:	05fa0000 	.word	0x05fa0000

08000a90 <HAL_TIM_OC_DelayElapsedCallback>:
QueueHandle_t lowPriorityQueue;
QueueHandle_t highPriorityQueue;

// RTD Speaker ISR
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  //UNUSED(htim);

	HAL_GPIO_WritePin(RTD_PIN_PORT, RTD_PIN, RTD_DISABLE);
 8000a98:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <HAL_TIM_OC_DelayElapsedCallback+0x2c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f002 ff7e 	bl	80039a4 <HAL_GPIO_WritePin>

	HAL_TIM_OC_Stop_IT(&htim1, IGNITION_OUPUT_CAPTURE);
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <HAL_TIM_OC_DelayElapsedCallback+0x30>)
 8000aae:	f003 febf 	bl	8004830 <HAL_TIM_OC_Stop_IT>

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000008 	.word	0x20000008
 8000ac0:	200000dc 	.word	0x200000dc

08000ac4 <HAL_CAN_RxFifo0MsgPendingCallback>:

// CAN ISR

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b090      	sub	sp, #64	@ 0x40
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]

	CAN_RxHeaderTypeDef rxHeaderFIFO0;
	uint8_t dataFIFO0[8];
	CAN_MsgHeaderTypedef msgFIFO0;

	if (hcan->Instance == CAN1)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a19      	ldr	r2, [pc, #100]	@ (8000b38 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d12c      	bne.n	8000b30 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
	{
		if (HAL_CAN_GetRxMessage(hcan, CAN_LOW_PRIORITY_FIFO, &rxHeaderFIFO0, dataFIFO0) == HAL_OK)
 8000ad6:	f107 031c 	add.w	r3, r7, #28
 8000ada:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000ade:	2100      	movs	r1, #0
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f002 f95b 	bl	8002d9c <HAL_CAN_GetRxMessage>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d121      	bne.n	8000b30 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
		{
			msgFIFO0.StdID = rxHeaderFIFO0.StdId;
 8000aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aee:	617b      	str	r3, [r7, #20]
			msgFIFO0.RTR = rxHeaderFIFO0.RTR;
 8000af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000af2:	61bb      	str	r3, [r7, #24]

			memcpy(msgFIFO0.data, dataFIFO0, 8);
 8000af4:	f107 030c 	add.w	r3, r7, #12
 8000af8:	f107 021c 	add.w	r2, r7, #28
 8000afc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b00:	e883 0003 	stmia.w	r3, {r0, r1}

			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60bb      	str	r3, [r7, #8]
			xQueueSendFromISR(lowPriorityQueue, &msgFIFO0, &xHigherPriorityTaskWoken);
 8000b08:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000b0a:	6818      	ldr	r0, [r3, #0]
 8000b0c:	f107 0208 	add.w	r2, r7, #8
 8000b10:	f107 010c 	add.w	r1, r7, #12
 8000b14:	2300      	movs	r3, #0
 8000b16:	f005 f859 	bl	8005bcc <xQueueGenericSendFromISR>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d007      	beq.n	8000b30 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
 8000b20:	4b07      	ldr	r3, [pc, #28]	@ (8000b40 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	f3bf 8f4f 	dsb	sy
 8000b2c:	f3bf 8f6f 	isb	sy

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8000b30:	bf00      	nop
 8000b32:	3740      	adds	r7, #64	@ 0x40
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40006400 	.word	0x40006400
 8000b3c:	200001cc 	.word	0x200001cc
 8000b40:	e000ed04 	.word	0xe000ed04

08000b44 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8000b4c:	bf00      	nop
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b088      	sub	sp, #32
 8000b5c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b5e:	f001 f9a2 	bl	8001ea6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b62:	f000 f929 	bl	8000db8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b66:	f000 fb27 	bl	80011b8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b6a:	f000 f98f 	bl	8000e8c <MX_ADC1_Init>
  MX_CAN1_Init();
 8000b6e:	f000 fa0b 	bl	8000f88 <MX_CAN1_Init>
  MX_CAN2_Init();
 8000b72:	f000 fa3f 	bl	8000ff4 <MX_CAN2_Init>
  MX_TIM1_Init();
 8000b76:	f000 fa73 	bl	8001060 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  // ISR Priority reset
  NVIC_SetPriorityGrouping(0);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f7ff ff64 	bl	8000a48 <__NVIC_SetPriorityGrouping>

  // Initialize CAN1
  initializeCAN(&hcan1);
 8000b80:	4875      	ldr	r0, [pc, #468]	@ (8000d58 <main+0x200>)
 8000b82:	f7ff fcd5 	bl	8000530 <initializeCAN>

  // CAN FAULT State -> Good
  HAL_GPIO_WritePin(CAN_FAULT_PORT, CAN_FAULT_PIN, NO_FAULT_STATE);
 8000b86:	4b75      	ldr	r3, [pc, #468]	@ (8000d5c <main+0x204>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	2140      	movs	r1, #64	@ 0x40
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f002 ff08 	bl	80039a4 <HAL_GPIO_WritePin>

  // Enable CAN 1 Transreceiver
  HAL_GPIO_WritePin(CAN_ENABLE_1_PORT, CAN_ENABLE_1_PIN, CAN_ENABLE);
 8000b94:	4b72      	ldr	r3, [pc, #456]	@ (8000d60 <main+0x208>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f002 ff00 	bl	80039a4 <HAL_GPIO_WritePin>

  /***************************** Queue Creation *****************************/

  lowPriorityQueue = xQueueCreate(10, sizeof(CAN_MsgHeaderTypedef));
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2110      	movs	r1, #16
 8000ba8:	200a      	movs	r0, #10
 8000baa:	f004 ff9f 	bl	8005aec <xQueueGenericCreate>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a6c      	ldr	r2, [pc, #432]	@ (8000d64 <main+0x20c>)
 8000bb2:	6013      	str	r3, [r2, #0]

  if (lowPriorityQueue == NULL)
 8000bb4:	4b6b      	ldr	r3, [pc, #428]	@ (8000d64 <main+0x20c>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d101      	bne.n	8000bc0 <main+0x68>
  {
	  Error_Handler();
 8000bbc:	f000 ff1d 	bl	80019fa <Error_Handler>
  }

  highPriorityQueue = xQueueCreate(5, sizeof(CAN_MsgHeaderTypedef));
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2110      	movs	r1, #16
 8000bc4:	2005      	movs	r0, #5
 8000bc6:	f004 ff91 	bl	8005aec <xQueueGenericCreate>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	4a66      	ldr	r2, [pc, #408]	@ (8000d68 <main+0x210>)
 8000bce:	6013      	str	r3, [r2, #0]

  if (highPriorityQueue == NULL)
 8000bd0:	4b65      	ldr	r3, [pc, #404]	@ (8000d68 <main+0x210>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d101      	bne.n	8000bdc <main+0x84>
  {
	  Error_Handler();
 8000bd8:	f000 ff0f 	bl	80019fa <Error_Handler>
  }

  /***************************** Task Creation *****************************/

  xReturned = xTaskCreate(Task1_Handler, "Node_Guarding", 200, NULL, tskIDLE_PRIORITY + 3, &task1Handle);
 8000bdc:	4b63      	ldr	r3, [pc, #396]	@ (8000d6c <main+0x214>)
 8000bde:	9301      	str	r3, [sp, #4]
 8000be0:	2303      	movs	r3, #3
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	2300      	movs	r3, #0
 8000be6:	22c8      	movs	r2, #200	@ 0xc8
 8000be8:	4961      	ldr	r1, [pc, #388]	@ (8000d70 <main+0x218>)
 8000bea:	4862      	ldr	r0, [pc, #392]	@ (8000d74 <main+0x21c>)
 8000bec:	f005 fb14 	bl	8006218 <xTaskCreate>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	4a61      	ldr	r2, [pc, #388]	@ (8000d78 <main+0x220>)
 8000bf4:	6013      	str	r3, [r2, #0]
  configASSERT(xReturned == pdPASS);
 8000bf6:	4b60      	ldr	r3, [pc, #384]	@ (8000d78 <main+0x220>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d00d      	beq.n	8000c1a <main+0xc2>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c02:	b672      	cpsid	i
 8000c04:	f383 8811 	msr	BASEPRI, r3
 8000c08:	f3bf 8f6f 	isb	sy
 8000c0c:	f3bf 8f4f 	dsb	sy
 8000c10:	b662      	cpsie	i
 8000c12:	617b      	str	r3, [r7, #20]
            "	isb														\n"\
            "	dsb														\n"\
            "	cpsie i													\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000c14:	bf00      	nop
 8000c16:	bf00      	nop
 8000c18:	e7fd      	b.n	8000c16 <main+0xbe>

  xReturned = xTaskCreate(Task2_Handler, "Torque_Control", 200, NULL, tskIDLE_PRIORITY + 2, &task2Handle);
 8000c1a:	4b58      	ldr	r3, [pc, #352]	@ (8000d7c <main+0x224>)
 8000c1c:	9301      	str	r3, [sp, #4]
 8000c1e:	2302      	movs	r3, #2
 8000c20:	9300      	str	r3, [sp, #0]
 8000c22:	2300      	movs	r3, #0
 8000c24:	22c8      	movs	r2, #200	@ 0xc8
 8000c26:	4956      	ldr	r1, [pc, #344]	@ (8000d80 <main+0x228>)
 8000c28:	4856      	ldr	r0, [pc, #344]	@ (8000d84 <main+0x22c>)
 8000c2a:	f005 faf5 	bl	8006218 <xTaskCreate>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	4a51      	ldr	r2, [pc, #324]	@ (8000d78 <main+0x220>)
 8000c32:	6013      	str	r3, [r2, #0]
  configASSERT(xReturned == pdPASS);
 8000c34:	4b50      	ldr	r3, [pc, #320]	@ (8000d78 <main+0x220>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d00d      	beq.n	8000c58 <main+0x100>
        __asm volatile
 8000c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c40:	b672      	cpsid	i
 8000c42:	f383 8811 	msr	BASEPRI, r3
 8000c46:	f3bf 8f6f 	isb	sy
 8000c4a:	f3bf 8f4f 	dsb	sy
 8000c4e:	b662      	cpsie	i
 8000c50:	613b      	str	r3, [r7, #16]
    }
 8000c52:	bf00      	nop
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <main+0xfc>

  xReturned = xTaskCreate(Task3_Handler, "Ignition", 200, NULL, tskIDLE_PRIORITY + 1, &task3Handle);
 8000c58:	4b4b      	ldr	r3, [pc, #300]	@ (8000d88 <main+0x230>)
 8000c5a:	9301      	str	r3, [sp, #4]
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	9300      	str	r3, [sp, #0]
 8000c60:	2300      	movs	r3, #0
 8000c62:	22c8      	movs	r2, #200	@ 0xc8
 8000c64:	4949      	ldr	r1, [pc, #292]	@ (8000d8c <main+0x234>)
 8000c66:	484a      	ldr	r0, [pc, #296]	@ (8000d90 <main+0x238>)
 8000c68:	f005 fad6 	bl	8006218 <xTaskCreate>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	4a42      	ldr	r2, [pc, #264]	@ (8000d78 <main+0x220>)
 8000c70:	6013      	str	r3, [r2, #0]
  configASSERT(xReturned == pdPASS);
 8000c72:	4b41      	ldr	r3, [pc, #260]	@ (8000d78 <main+0x220>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d00d      	beq.n	8000c96 <main+0x13e>
        __asm volatile
 8000c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c7e:	b672      	cpsid	i
 8000c80:	f383 8811 	msr	BASEPRI, r3
 8000c84:	f3bf 8f6f 	isb	sy
 8000c88:	f3bf 8f4f 	dsb	sy
 8000c8c:	b662      	cpsie	i
 8000c8e:	60fb      	str	r3, [r7, #12]
    }
 8000c90:	bf00      	nop
 8000c92:	bf00      	nop
 8000c94:	e7fd      	b.n	8000c92 <main+0x13a>

  xReturned = xTaskCreate(Task4_Handler, "Process_CAN_Data", 200, NULL, tskIDLE_PRIORITY + 1, &task4Handle);
 8000c96:	4b3f      	ldr	r3, [pc, #252]	@ (8000d94 <main+0x23c>)
 8000c98:	9301      	str	r3, [sp, #4]
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	9300      	str	r3, [sp, #0]
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	22c8      	movs	r2, #200	@ 0xc8
 8000ca2:	493d      	ldr	r1, [pc, #244]	@ (8000d98 <main+0x240>)
 8000ca4:	483d      	ldr	r0, [pc, #244]	@ (8000d9c <main+0x244>)
 8000ca6:	f005 fab7 	bl	8006218 <xTaskCreate>
 8000caa:	4603      	mov	r3, r0
 8000cac:	4a32      	ldr	r2, [pc, #200]	@ (8000d78 <main+0x220>)
 8000cae:	6013      	str	r3, [r2, #0]
  configASSERT(xReturned == pdPASS);
 8000cb0:	4b31      	ldr	r3, [pc, #196]	@ (8000d78 <main+0x220>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d00d      	beq.n	8000cd4 <main+0x17c>
        __asm volatile
 8000cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000cbc:	b672      	cpsid	i
 8000cbe:	f383 8811 	msr	BASEPRI, r3
 8000cc2:	f3bf 8f6f 	isb	sy
 8000cc6:	f3bf 8f4f 	dsb	sy
 8000cca:	b662      	cpsie	i
 8000ccc:	60bb      	str	r3, [r7, #8]
    }
 8000cce:	bf00      	nop
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <main+0x178>

  xReturned = xTaskCreate(Task5_Handler, "Analyze_CAN_Data", 200, NULL, tskIDLE_PRIORITY + 1, &task5Handle);
 8000cd4:	4b32      	ldr	r3, [pc, #200]	@ (8000da0 <main+0x248>)
 8000cd6:	9301      	str	r3, [sp, #4]
 8000cd8:	2301      	movs	r3, #1
 8000cda:	9300      	str	r3, [sp, #0]
 8000cdc:	2300      	movs	r3, #0
 8000cde:	22c8      	movs	r2, #200	@ 0xc8
 8000ce0:	4930      	ldr	r1, [pc, #192]	@ (8000da4 <main+0x24c>)
 8000ce2:	4831      	ldr	r0, [pc, #196]	@ (8000da8 <main+0x250>)
 8000ce4:	f005 fa98 	bl	8006218 <xTaskCreate>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	4a23      	ldr	r2, [pc, #140]	@ (8000d78 <main+0x220>)
 8000cec:	6013      	str	r3, [r2, #0]
  configASSERT(xReturned == pdPASS);
 8000cee:	4b22      	ldr	r3, [pc, #136]	@ (8000d78 <main+0x220>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d00d      	beq.n	8000d12 <main+0x1ba>
        __asm volatile
 8000cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000cfa:	b672      	cpsid	i
 8000cfc:	f383 8811 	msr	BASEPRI, r3
 8000d00:	f3bf 8f6f 	isb	sy
 8000d04:	f3bf 8f4f 	dsb	sy
 8000d08:	b662      	cpsie	i
 8000d0a:	607b      	str	r3, [r7, #4]
    }
 8000d0c:	bf00      	nop
 8000d0e:	bf00      	nop
 8000d10:	e7fd      	b.n	8000d0e <main+0x1b6>

  xReturned = xTaskCreate(Task6_Handler, "Torque_Derate", 200, NULL, tskIDLE_PRIORITY + 1, &task6Handle);
 8000d12:	4b26      	ldr	r3, [pc, #152]	@ (8000dac <main+0x254>)
 8000d14:	9301      	str	r3, [sp, #4]
 8000d16:	2301      	movs	r3, #1
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	22c8      	movs	r2, #200	@ 0xc8
 8000d1e:	4924      	ldr	r1, [pc, #144]	@ (8000db0 <main+0x258>)
 8000d20:	4824      	ldr	r0, [pc, #144]	@ (8000db4 <main+0x25c>)
 8000d22:	f005 fa79 	bl	8006218 <xTaskCreate>
 8000d26:	4603      	mov	r3, r0
 8000d28:	4a13      	ldr	r2, [pc, #76]	@ (8000d78 <main+0x220>)
 8000d2a:	6013      	str	r3, [r2, #0]
  configASSERT(xReturned == pdPASS);
 8000d2c:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <main+0x220>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d00d      	beq.n	8000d50 <main+0x1f8>
        __asm volatile
 8000d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d38:	b672      	cpsid	i
 8000d3a:	f383 8811 	msr	BASEPRI, r3
 8000d3e:	f3bf 8f6f 	isb	sy
 8000d42:	f3bf 8f4f 	dsb	sy
 8000d46:	b662      	cpsie	i
 8000d48:	603b      	str	r3, [r7, #0]
    }
 8000d4a:	bf00      	nop
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <main+0x1f4>

  vTaskStartScheduler();
 8000d50:	f005 fc4e 	bl	80065f0 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <main+0x1fc>
 8000d58:	2000008c 	.word	0x2000008c
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	20000004 	.word	0x20000004
 8000d64:	200001cc 	.word	0x200001cc
 8000d68:	200001d0 	.word	0x200001d0
 8000d6c:	200001b4 	.word	0x200001b4
 8000d70:	08008170 	.word	0x08008170
 8000d74:	0800130d 	.word	0x0800130d
 8000d78:	200001b0 	.word	0x200001b0
 8000d7c:	200001b8 	.word	0x200001b8
 8000d80:	08008180 	.word	0x08008180
 8000d84:	0800133d 	.word	0x0800133d
 8000d88:	200001bc 	.word	0x200001bc
 8000d8c:	08008190 	.word	0x08008190
 8000d90:	08001395 	.word	0x08001395
 8000d94:	200001c0 	.word	0x200001c0
 8000d98:	0800819c 	.word	0x0800819c
 8000d9c:	080013a5 	.word	0x080013a5
 8000da0:	200001c4 	.word	0x200001c4
 8000da4:	080081b0 	.word	0x080081b0
 8000da8:	080013e9 	.word	0x080013e9
 8000dac:	200001c8 	.word	0x200001c8
 8000db0:	080081c4 	.word	0x080081c4
 8000db4:	080013f5 	.word	0x080013f5

08000db8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b094      	sub	sp, #80	@ 0x50
 8000dbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dbe:	f107 031c 	add.w	r3, r7, #28
 8000dc2:	2234      	movs	r2, #52	@ 0x34
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f007 f988 	bl	80080dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dcc:	f107 0308 	add.w	r3, r7, #8
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ddc:	4b29      	ldr	r3, [pc, #164]	@ (8000e84 <SystemClock_Config+0xcc>)
 8000dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de0:	4a28      	ldr	r2, [pc, #160]	@ (8000e84 <SystemClock_Config+0xcc>)
 8000de2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000de6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000de8:	4b26      	ldr	r3, [pc, #152]	@ (8000e84 <SystemClock_Config+0xcc>)
 8000dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000df0:	607b      	str	r3, [r7, #4]
 8000df2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000df4:	4b24      	ldr	r3, [pc, #144]	@ (8000e88 <SystemClock_Config+0xd0>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000dfc:	4a22      	ldr	r2, [pc, #136]	@ (8000e88 <SystemClock_Config+0xd0>)
 8000dfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e02:	6013      	str	r3, [r2, #0]
 8000e04:	4b20      	ldr	r3, [pc, #128]	@ (8000e88 <SystemClock_Config+0xd0>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e0c:	603b      	str	r3, [r7, #0]
 8000e0e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e10:	2302      	movs	r3, #2
 8000e12:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e14:	2301      	movs	r3, #1
 8000e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e18:	2310      	movs	r3, #16
 8000e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e20:	2300      	movs	r3, #0
 8000e22:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e24:	2308      	movs	r3, #8
 8000e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000e28:	23b4      	movs	r3, #180	@ 0xb4
 8000e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e30:	2302      	movs	r3, #2
 8000e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e34:	2302      	movs	r3, #2
 8000e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e38:	f107 031c 	add.w	r3, r7, #28
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f002 fdcb 	bl	80039d8 <HAL_RCC_OscConfig>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e48:	f000 fdd7 	bl	80019fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e4c:	230f      	movs	r3, #15
 8000e4e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e50:	2302      	movs	r3, #2
 8000e52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000e54:	2380      	movs	r3, #128	@ 0x80
 8000e56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e5c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e62:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e64:	f107 0308 	add.w	r3, r7, #8
 8000e68:	2102      	movs	r1, #2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f003 f862 	bl	8003f34 <HAL_RCC_ClockConfig>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e76:	f000 fdc0 	bl	80019fa <Error_Handler>
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	3750      	adds	r7, #80	@ 0x50
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40007000 	.word	0x40007000

08000e8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e92:	463b      	mov	r3, r7
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e9e:	4b37      	ldr	r3, [pc, #220]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ea0:	4a37      	ldr	r2, [pc, #220]	@ (8000f80 <MX_ADC1_Init+0xf4>)
 8000ea2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000ea4:	4b35      	ldr	r3, [pc, #212]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ea6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000eaa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000eac:	4b33      	ldr	r3, [pc, #204]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000eae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000eb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eb4:	4b31      	ldr	r3, [pc, #196]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eba:	4b30      	ldr	r3, [pc, #192]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ec0:	4b2e      	ldr	r3, [pc, #184]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ec8:	4b2c      	ldr	r3, [pc, #176]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ece:	4b2b      	ldr	r3, [pc, #172]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ed0:	4a2c      	ldr	r2, [pc, #176]	@ (8000f84 <MX_ADC1_Init+0xf8>)
 8000ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed4:	4b29      	ldr	r3, [pc, #164]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000eda:	4b28      	ldr	r3, [pc, #160]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000edc:	2204      	movs	r2, #4
 8000ede:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ee0:	4b26      	ldr	r3, [pc, #152]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee8:	4b24      	ldr	r3, [pc, #144]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eee:	4823      	ldr	r0, [pc, #140]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000ef0:	f001 f806 	bl	8001f00 <HAL_ADC_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000efa:	f000 fd7e 	bl	80019fa <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f02:	2301      	movs	r3, #1
 8000f04:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000f06:	2303      	movs	r3, #3
 8000f08:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	481b      	ldr	r0, [pc, #108]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000f10:	f001 f9d4 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000f1a:	f000 fd6e 	bl	80019fa <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f22:	2302      	movs	r3, #2
 8000f24:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f26:	463b      	mov	r3, r7
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4814      	ldr	r0, [pc, #80]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000f2c:	f001 f9c6 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000f36:	f000 fd60 	bl	80019fa <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f42:	463b      	mov	r3, r7
 8000f44:	4619      	mov	r1, r3
 8000f46:	480d      	ldr	r0, [pc, #52]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000f48:	f001 f9b8 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000f52:	f000 fd52 	bl	80019fa <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000f56:	2303      	movs	r3, #3
 8000f58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <MX_ADC1_Init+0xf0>)
 8000f64:	f001 f9aa 	bl	80022bc <HAL_ADC_ConfigChannel>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000f6e:	f000 fd44 	bl	80019fa <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000044 	.word	0x20000044
 8000f80:	40012000 	.word	0x40012000
 8000f84:	0f000001 	.word	0x0f000001

08000f88 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000f8c:	4b17      	ldr	r3, [pc, #92]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000f8e:	4a18      	ldr	r2, [pc, #96]	@ (8000ff0 <MX_CAN1_Init+0x68>)
 8000f90:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000f92:	4b16      	ldr	r3, [pc, #88]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000f94:	2205      	movs	r2, #5
 8000f96:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f98:	4b14      	ldr	r3, [pc, #80]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f9e:	4b13      	ldr	r3, [pc, #76]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fa6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000faa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000fb2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000fba:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000fc6:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000fcc:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000fd8:	4804      	ldr	r0, [pc, #16]	@ (8000fec <MX_CAN1_Init+0x64>)
 8000fda:	f001 fbbf 	bl	800275c <HAL_CAN_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000fe4:	f000 fd09 	bl	80019fa <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	2000008c 	.word	0x2000008c
 8000ff0:	40006400 	.word	0x40006400

08000ff4 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000ff8:	4b17      	ldr	r3, [pc, #92]	@ (8001058 <MX_CAN2_Init+0x64>)
 8000ffa:	4a18      	ldr	r2, [pc, #96]	@ (800105c <MX_CAN2_Init+0x68>)
 8000ffc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 5;
 8000ffe:	4b16      	ldr	r3, [pc, #88]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001000:	2205      	movs	r2, #5
 8001002:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001004:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800100a:	4b13      	ldr	r3, [pc, #76]	@ (8001058 <MX_CAN2_Init+0x64>)
 800100c:	2200      	movs	r2, #0
 800100e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001010:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001012:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001016:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001018:	4b0f      	ldr	r3, [pc, #60]	@ (8001058 <MX_CAN2_Init+0x64>)
 800101a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800101e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001020:	4b0d      	ldr	r3, [pc, #52]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001022:	2200      	movs	r2, #0
 8001024:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001026:	4b0c      	ldr	r3, [pc, #48]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001028:	2200      	movs	r2, #0
 800102a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800102c:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <MX_CAN2_Init+0x64>)
 800102e:	2200      	movs	r2, #0
 8001030:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001032:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001034:	2200      	movs	r2, #0
 8001036:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001038:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <MX_CAN2_Init+0x64>)
 800103a:	2200      	movs	r2, #0
 800103c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001040:	2200      	movs	r2, #0
 8001042:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001044:	4804      	ldr	r0, [pc, #16]	@ (8001058 <MX_CAN2_Init+0x64>)
 8001046:	f001 fb89 	bl	800275c <HAL_CAN_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001050:	f000 fcd3 	bl	80019fa <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	200000b4 	.word	0x200000b4
 800105c:	40006800 	.word	0x40006800

08001060 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b09a      	sub	sp, #104	@ 0x68
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001066:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001074:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001080:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
 8001090:	615a      	str	r2, [r3, #20]
 8001092:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	222c      	movs	r2, #44	@ 0x2c
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f007 f81e 	bl	80080dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010a0:	4b43      	ldr	r3, [pc, #268]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010a2:	4a44      	ldr	r2, [pc, #272]	@ (80011b4 <MX_TIM1_Init+0x154>)
 80010a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 18000-1;
 80010a6:	4b42      	ldr	r3, [pc, #264]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010a8:	f244 624f 	movw	r2, #17999	@ 0x464f
 80010ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ae:	4b40      	ldr	r3, [pc, #256]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 80010b4:	4b3e      	ldr	r3, [pc, #248]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010b6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80010ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010bc:	4b3c      	ldr	r3, [pc, #240]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010c2:	4b3b      	ldr	r3, [pc, #236]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c8:	4b39      	ldr	r3, [pc, #228]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010ce:	4838      	ldr	r0, [pc, #224]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010d0:	f003 f934 	bl	800433c <HAL_TIM_Base_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80010da:	f000 fc8e 	bl	80019fa <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010e4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80010e8:	4619      	mov	r1, r3
 80010ea:	4831      	ldr	r0, [pc, #196]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010ec:	f003 fe08 	bl	8004d00 <HAL_TIM_ConfigClockSource>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80010f6:	f000 fc80 	bl	80019fa <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80010fa:	482d      	ldr	r0, [pc, #180]	@ (80011b0 <MX_TIM1_Init+0x150>)
 80010fc:	f003 f9ee 	bl	80044dc <HAL_TIM_OC_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001106:	f000 fc78 	bl	80019fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800110a:	2300      	movs	r3, #0
 800110c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800110e:	2300      	movs	r3, #0
 8001110:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001112:	2300      	movs	r3, #0
 8001114:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001116:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800111a:	4619      	mov	r1, r3
 800111c:	4824      	ldr	r0, [pc, #144]	@ (80011b0 <MX_TIM1_Init+0x150>)
 800111e:	f004 fa95 	bl	800564c <HAL_TIMEx_MasterConfigSynchronization>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8001128:	f000 fc67 	bl	80019fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800112c:	2300      	movs	r3, #0
 800112e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 10000-1;
 8001130:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001134:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001136:	2300      	movs	r3, #0
 8001138:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800113a:	2300      	movs	r3, #0
 800113c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800113e:	2300      	movs	r3, #0
 8001140:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001142:	2300      	movs	r3, #0
 8001144:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001146:	2300      	movs	r3, #0
 8001148:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800114a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800114e:	2200      	movs	r2, #0
 8001150:	4619      	mov	r1, r3
 8001152:	4817      	ldr	r0, [pc, #92]	@ (80011b0 <MX_TIM1_Init+0x150>)
 8001154:	f003 fd5a 	bl	8004c0c <HAL_TIM_OC_ConfigChannel>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 800115e:	f000 fc4c 	bl	80019fa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001166:	2300      	movs	r3, #0
 8001168:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001176:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800117a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001184:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001188:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800118e:	2300      	movs	r3, #0
 8001190:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	4619      	mov	r1, r3
 8001196:	4806      	ldr	r0, [pc, #24]	@ (80011b0 <MX_TIM1_Init+0x150>)
 8001198:	f004 fae6 	bl	8005768 <HAL_TIMEx_ConfigBreakDeadTime>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 80011a2:	f000 fc2a 	bl	80019fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011a6:	bf00      	nop
 80011a8:	3768      	adds	r7, #104	@ 0x68
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200000dc 	.word	0x200000dc
 80011b4:	40010000 	.word	0x40010000

080011b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	@ 0x28
 80011bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	4b46      	ldr	r3, [pc, #280]	@ (80012e8 <MX_GPIO_Init+0x130>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	4a45      	ldr	r2, [pc, #276]	@ (80012e8 <MX_GPIO_Init+0x130>)
 80011d4:	f043 0304 	orr.w	r3, r3, #4
 80011d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011da:	4b43      	ldr	r3, [pc, #268]	@ (80012e8 <MX_GPIO_Init+0x130>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e6:	4b40      	ldr	r3, [pc, #256]	@ (80012e8 <MX_GPIO_Init+0x130>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	4a3f      	ldr	r2, [pc, #252]	@ (80012e8 <MX_GPIO_Init+0x130>)
 80011ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f2:	4b3d      	ldr	r3, [pc, #244]	@ (80012e8 <MX_GPIO_Init+0x130>)
 80011f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fe:	4b3a      	ldr	r3, [pc, #232]	@ (80012e8 <MX_GPIO_Init+0x130>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001202:	4a39      	ldr	r2, [pc, #228]	@ (80012e8 <MX_GPIO_Init+0x130>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6313      	str	r3, [r2, #48]	@ 0x30
 800120a:	4b37      	ldr	r3, [pc, #220]	@ (80012e8 <MX_GPIO_Init+0x130>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	4b34      	ldr	r3, [pc, #208]	@ (80012e8 <MX_GPIO_Init+0x130>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	4a33      	ldr	r2, [pc, #204]	@ (80012e8 <MX_GPIO_Init+0x130>)
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	6313      	str	r3, [r2, #48]	@ 0x30
 8001222:	4b31      	ldr	r3, [pc, #196]	@ (80012e8 <MX_GPIO_Init+0x130>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800122e:	4b2e      	ldr	r3, [pc, #184]	@ (80012e8 <MX_GPIO_Init+0x130>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	4a2d      	ldr	r2, [pc, #180]	@ (80012e8 <MX_GPIO_Init+0x130>)
 8001234:	f043 0308 	orr.w	r3, r3, #8
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
 800123a:	4b2b      	ldr	r3, [pc, #172]	@ (80012e8 <MX_GPIO_Init+0x130>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	f003 0308 	and.w	r3, r3, #8
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800124c:	4827      	ldr	r0, [pc, #156]	@ (80012ec <MX_GPIO_Init+0x134>)
 800124e:	f002 fba9 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_9, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8001258:	4825      	ldr	r0, [pc, #148]	@ (80012f0 <MX_GPIO_Init+0x138>)
 800125a:	f002 fba3 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001264:	4823      	ldr	r0, [pc, #140]	@ (80012f4 <MX_GPIO_Init+0x13c>)
 8001266:	f002 fb9d 	bl	80039a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800126a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001270:	2301      	movs	r3, #1
 8001272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001278:	2300      	movs	r3, #0
 800127a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	4619      	mov	r1, r3
 8001282:	481a      	ldr	r0, [pc, #104]	@ (80012ec <MX_GPIO_Init+0x134>)
 8001284:	f002 f9ca 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001288:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800128c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128e:	2300      	movs	r3, #0
 8001290:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	4619      	mov	r1, r3
 800129c:	4816      	ldr	r0, [pc, #88]	@ (80012f8 <MX_GPIO_Init+0x140>)
 800129e:	f002 f9bd 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80012a2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80012a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2300      	movs	r3, #0
 80012b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4619      	mov	r1, r3
 80012ba:	480d      	ldr	r0, [pc, #52]	@ (80012f0 <MX_GPIO_Init+0x138>)
 80012bc:	f002 f9ae 	bl	800361c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c6:	2301      	movs	r3, #1
 80012c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4806      	ldr	r0, [pc, #24]	@ (80012f4 <MX_GPIO_Init+0x13c>)
 80012da:	f002 f99f 	bl	800361c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012de:	bf00      	nop
 80012e0:	3728      	adds	r7, #40	@ 0x28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40020400 	.word	0x40020400
 80012f0:	40020800 	.word	0x40020800
 80012f4:	40020000 	.word	0x40020000
 80012f8:	40020c00 	.word	0x40020c00

080012fc <vApplicationIdleHook>:

/* USER CODE BEGIN 4 */

/***************************** Idle Task *****************************/
void vApplicationIdleHook(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0

}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
	...

0800130c <Task1_Handler>:

/***************************** Node Guarding Task *****************************/
void Task1_Handler(void* pvParameters)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = NODE_GUARDING_PERIOD;
 8001314:	2396      	movs	r3, #150	@ 0x96
 8001316:	60fb      	str	r3, [r7, #12]

	xLastWakeTime = xTaskGetTickCount();
 8001318:	f005 facc 	bl	80068b4 <xTaskGetTickCount>
 800131c:	4603      	mov	r3, r0
 800131e:	60bb      	str	r3, [r7, #8]

	for (;;)
	{
		// Suspend task until period
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001320:	f107 0308 	add.w	r3, r7, #8
 8001324:	68f9      	ldr	r1, [r7, #12]
 8001326:	4618      	mov	r0, r3
 8001328:	f005 f8da 	bl	80064e0 <xTaskDelayUntil>

		// Inverter Node Guarding Frame
		nodeGuarding(&hcan1);
 800132c:	4802      	ldr	r0, [pc, #8]	@ (8001338 <Task1_Handler+0x2c>)
 800132e:	f7ff f91b 	bl	8000568 <nodeGuarding>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001332:	bf00      	nop
 8001334:	e7f4      	b.n	8001320 <Task1_Handler+0x14>
 8001336:	bf00      	nop
 8001338:	2000008c 	.word	0x2000008c

0800133c <Task2_Handler>:
	}
}

/***************************** Torque Control Task *****************************/
void Task2_Handler(void* pvParameters)
{
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = TORQUE_CONTROL_PERIOD;
 8001344:	230a      	movs	r3, #10
 8001346:	60fb      	str	r3, [r7, #12]

	xLastWakeTime = xTaskGetTickCount();
 8001348:	f005 fab4 	bl	80068b4 <xTaskGetTickCount>
 800134c:	4603      	mov	r3, r0
 800134e:	60bb      	str	r3, [r7, #8]

	for (;;)
	{
		// Suspend task until period
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001350:	f107 0308 	add.w	r3, r7, #8
 8001354:	68f9      	ldr	r1, [r7, #12]
 8001356:	4618      	mov	r0, r3
 8001358:	f005 f8c2 	bl	80064e0 <xTaskDelayUntil>

		// Throttle Sensor Error Checks
		errorSet[PRIM_THROTTLE_SENS_ERR] = primaryThrottleSensorErrorCheck();
 800135c:	2400      	movs	r4, #0
 800135e:	f000 fa01 	bl	8001764 <primaryThrottleSensorErrorCheck>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <Task2_Handler+0x54>)
 8001368:	551a      	strb	r2, [r3, r4]

		errorSet[SECOND_THROTTLE_SENS_ERR] = secondaryThrottleSensorErrorCheck();
 800136a:	2401      	movs	r4, #1
 800136c:	f000 fa16 	bl	800179c <secondaryThrottleSensorErrorCheck>
 8001370:	4603      	mov	r3, r0
 8001372:	461a      	mov	r2, r3
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <Task2_Handler+0x54>)
 8001376:	551a      	strb	r2, [r3, r4]

		errorSet[THROTTLE_OFFSET_ERROR] = throttleSensorDeviationCheck();
 8001378:	2402      	movs	r4, #2
 800137a:	f000 fa2b 	bl	80017d4 <throttleSensorDeviationCheck>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	4b03      	ldr	r3, [pc, #12]	@ (8001390 <Task2_Handler+0x54>)
 8001384:	551a      	strb	r2, [r3, r4]

		// Torque Request

		torqueRequest();
 8001386:	f000 faa9 	bl	80018dc <torqueRequest>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800138a:	bf00      	nop
 800138c:	e7e0      	b.n	8001350 <Task2_Handler+0x14>
 800138e:	bf00      	nop
 8001390:	200001a0 	.word	0x200001a0

08001394 <Task3_Handler>:
	}
}

/***************************** Ignition Task *****************************/
void Task3_Handler(void* pvParameters)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		ignitionTask();
 800139c:	f000 f866 	bl	800146c <ignitionTask>
 80013a0:	e7fc      	b.n	800139c <Task3_Handler+0x8>
	...

080013a4 <Task4_Handler>:
	}
}

/***************************** CAN Data Processing Task *****************************/
void Task4_Handler(void* pvParameters)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	CAN_MsgHeaderTypedef msg;

	for (;;)
	{
		if (xQueueReceive(lowPriorityQueue, &msg, portMAX_DELAY) == pdPASS)
 80013ac:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <Task4_Handler+0x3c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f107 0108 	add.w	r1, r7, #8
 80013b4:	f04f 32ff 	mov.w	r2, #4294967295
 80013b8:	4618      	mov	r0, r3
 80013ba:	f004 fcc7 	bl	8005d4c <xQueueReceive>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d1f3      	bne.n	80013ac <Task4_Handler+0x8>
		{
			switch (msg.StdID)
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	2b37      	cmp	r3, #55	@ 0x37
 80013c8:	d107      	bne.n	80013da <Task4_Handler+0x36>
			{
			case (IMD_Info_CANID):
					Unpack_IMD_Info_Isolation(&imdInfo, msg.data, IMD_Info_DLC);
 80013ca:	f107 0308 	add.w	r3, r7, #8
 80013ce:	2208      	movs	r2, #8
 80013d0:	4619      	mov	r1, r3
 80013d2:	4804      	ldr	r0, [pc, #16]	@ (80013e4 <Task4_Handler+0x40>)
 80013d4:	f7ff fb07 	bl	80009e6 <Unpack_IMD_Info_Isolation>
					break;
 80013d8:	e000      	b.n	80013dc <Task4_Handler+0x38>
			default:
				break;
 80013da:	bf00      	nop
		if (xQueueReceive(lowPriorityQueue, &msg, portMAX_DELAY) == pdPASS)
 80013dc:	e7e6      	b.n	80013ac <Task4_Handler+0x8>
 80013de:	bf00      	nop
 80013e0:	200001cc 	.word	0x200001cc
 80013e4:	200001a8 	.word	0x200001a8

080013e8 <Task5_Handler>:
	}
}

/***************************** Temp Sense Data Task *****************************/
void Task5_Handler(void* pvParameters)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
	for (;;)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <Task5_Handler+0x8>

080013f4 <Task6_Handler>:
	}
}

/***************************** Torque Derating Task *****************************/
void Task6_Handler(void* pvParameters)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	for (;;)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <Task6_Handler+0x8>

08001400 <map>:
	{

	}
}

long map(long x, long in_min, long in_max, long out_min, long out_max) {
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
 800140c:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	69b9      	ldr	r1, [r7, #24]
 8001416:	683a      	ldr	r2, [r7, #0]
 8001418:	1a8a      	subs	r2, r1, r2
 800141a:	fb03 f202 	mul.w	r2, r3, r2
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	1acb      	subs	r3, r1, r3
 8001424:	fb92 f2f3 	sdiv	r2, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	4413      	add	r3, r2
}
 800142c:	4618      	mov	r0, r3
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <constrain>:

long constrain(long x, long out_min, long out_max)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
	if (x < out_min)
 8001444:	68fa      	ldr	r2, [r7, #12]
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	429a      	cmp	r2, r3
 800144a:	da01      	bge.n	8001450 <constrain+0x18>
	{
		return out_min;
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	e006      	b.n	800145e <constrain+0x26>
	}

	if (x > out_max)
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	429a      	cmp	r2, r3
 8001456:	dd01      	ble.n	800145c <constrain+0x24>
	{
		return out_max;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	e000      	b.n	800145e <constrain+0x26>
	}

	return x;
 800145c:	68fb      	ldr	r3, [r7, #12]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
	...

0800146c <ignitionTask>:

void ignitionTask(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	buttonState = HAL_GPIO_ReadPin(IGNITION_PORT, IGNITION_PIN);
 8001470:	4b25      	ldr	r3, [pc, #148]	@ (8001508 <ignitionTask+0x9c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001478:	4611      	mov	r1, r2
 800147a:	4618      	mov	r0, r3
 800147c:	f002 fa7a 	bl	8003974 <HAL_GPIO_ReadPin>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	4b21      	ldr	r3, [pc, #132]	@ (800150c <ignitionTask+0xa0>)
 8001486:	701a      	strb	r2, [r3, #0]

	buttonPressTime = HAL_GetTick();
 8001488:	f000 fd2e 	bl	8001ee8 <HAL_GetTick>
 800148c:	4603      	mov	r3, r0
 800148e:	4a20      	ldr	r2, [pc, #128]	@ (8001510 <ignitionTask+0xa4>)
 8001490:	6013      	str	r3, [r2, #0]

	while (buttonState == IGNITION_ACTIVE)
 8001492:	e032      	b.n	80014fa <ignitionTask+0x8e>
	{
		if (HAL_GetTick() - buttonPressTime > IGNITION_BUTTON_THRESHOLD)
 8001494:	f000 fd28 	bl	8001ee8 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	4b1d      	ldr	r3, [pc, #116]	@ (8001510 <ignitionTask+0xa4>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80014a4:	d91d      	bls.n	80014e2 <ignitionTask+0x76>
		{
			startNode(&hcan1);
 80014a6:	481b      	ldr	r0, [pc, #108]	@ (8001514 <ignitionTask+0xa8>)
 80014a8:	f7ff f88e 	bl	80005c8 <startNode>
			clearErrors(&hcan1);
 80014ac:	4819      	ldr	r0, [pc, #100]	@ (8001514 <ignitionTask+0xa8>)
 80014ae:	f7ff f8cf 	bl	8000650 <clearErrors>

			HAL_GPIO_WritePin(RTD_PIN_PORT, RTD_PIN, RTD_ACTIVE);
 80014b2:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <ignitionTask+0xac>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014ba:	2201      	movs	r2, #1
 80014bc:	4618      	mov	r0, r3
 80014be:	f002 fa71 	bl	80039a4 <HAL_GPIO_WritePin>

			TIM1->CNT = 0;
 80014c2:	4b16      	ldr	r3, [pc, #88]	@ (800151c <ignitionTask+0xb0>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_OC_Start_IT(&htim1, IGNITION_OUPUT_CAPTURE);
 80014c8:	2300      	movs	r3, #0
 80014ca:	4619      	mov	r1, r3
 80014cc:	4814      	ldr	r0, [pc, #80]	@ (8001520 <ignitionTask+0xb4>)
 80014ce:	f003 f867 	bl	80045a0 <HAL_TIM_OC_Start_IT>

			enableCar = true;
 80014d2:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <ignitionTask+0xb8>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]

			buttonPressTime = HAL_GetTick();
 80014d8:	f000 fd06 	bl	8001ee8 <HAL_GetTick>
 80014dc:	4603      	mov	r3, r0
 80014de:	4a0c      	ldr	r2, [pc, #48]	@ (8001510 <ignitionTask+0xa4>)
 80014e0:	6013      	str	r3, [r2, #0]
		}

		buttonState = HAL_GPIO_ReadPin(IGNITION_PORT, IGNITION_PIN);
 80014e2:	4b09      	ldr	r3, [pc, #36]	@ (8001508 <ignitionTask+0x9c>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014ea:	4611      	mov	r1, r2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f002 fa41 	bl	8003974 <HAL_GPIO_ReadPin>
 80014f2:	4603      	mov	r3, r0
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b05      	ldr	r3, [pc, #20]	@ (800150c <ignitionTask+0xa0>)
 80014f8:	701a      	strb	r2, [r3, #0]
	while (buttonState == IGNITION_ACTIVE)
 80014fa:	4b04      	ldr	r3, [pc, #16]	@ (800150c <ignitionTask+0xa0>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	2200      	movs	r2, #0
 8001500:	4293      	cmp	r3, r2
 8001502:	d0c7      	beq.n	8001494 <ignitionTask+0x28>
	}

	return;
 8001504:	bf00      	nop
}
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000000c 	.word	0x2000000c
 800150c:	20000128 	.word	0x20000128
 8001510:	2000012c 	.word	0x2000012c
 8001514:	2000008c 	.word	0x2000008c
 8001518:	20000008 	.word	0x20000008
 800151c:	40010000 	.word	0x40010000
 8001520:	200000dc 	.word	0x200000dc
 8001524:	20000129 	.word	0x20000129

08001528 <setADCChannel>:

void setADCChannel(ADC_ChannelConfTypeDef* adcChConfig, uint32_t adcChannel)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
	adcChConfig->Channel = adcChannel;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	601a      	str	r2, [r3, #0]
	adcChConfig->Rank = ADC_REGULAR_RANK_1;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2201      	movs	r2, #1
 800153c:	605a      	str	r2, [r3, #4]
	adcChConfig->SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2203      	movs	r2, #3
 8001542:	609a      	str	r2, [r3, #8]

	if (HAL_ADC_ConfigChannel(&hadc1, adcChConfig) != HAL_OK)
 8001544:	6879      	ldr	r1, [r7, #4]
 8001546:	4806      	ldr	r0, [pc, #24]	@ (8001560 <setADCChannel+0x38>)
 8001548:	f000 feb8 	bl	80022bc <HAL_ADC_ConfigChannel>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d002      	beq.n	8001558 <setADCChannel+0x30>
	{
		Error_Handler();
 8001552:	f000 fa52 	bl	80019fa <Error_Handler>
	}

	return;
 8001556:	bf00      	nop
 8001558:	bf00      	nop
}
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000044 	.word	0x20000044

08001564 <getADCAverage>:

uint32_t getADCAverage(ADC_ChannelConfTypeDef* adcChConfig, uint32_t adcChannel)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b088      	sub	sp, #32
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	setADCChannel(adcChConfig, adcChannel);
 800156e:	6839      	ldr	r1, [r7, #0]
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ffd9 	bl	8001528 <setADCChannel>

	sum = 0;
 8001576:	4b5c      	ldr	r3, [pc, #368]	@ (80016e8 <getADCAverage+0x184>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < ADC_SAMPLE_COUNT; i++)
 800157c:	2300      	movs	r3, #0
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	e014      	b.n	80015ac <getADCAverage+0x48>
	{
		HAL_ADC_Start(&hadc1);
 8001582:	485a      	ldr	r0, [pc, #360]	@ (80016ec <getADCAverage+0x188>)
 8001584:	f000 fd00 	bl	8001f88 <HAL_ADC_Start>

		HAL_ADC_PollForConversion(&hadc1, (1U));
 8001588:	2101      	movs	r1, #1
 800158a:	4858      	ldr	r0, [pc, #352]	@ (80016ec <getADCAverage+0x188>)
 800158c:	f000 fdfe 	bl	800218c <HAL_ADC_PollForConversion>

		adcBuffer[i] = HAL_ADC_GetValue(&hadc1);
 8001590:	4856      	ldr	r0, [pc, #344]	@ (80016ec <getADCAverage+0x188>)
 8001592:	f000 fe86 	bl	80022a2 <HAL_ADC_GetValue>
 8001596:	4602      	mov	r2, r0
 8001598:	4955      	ldr	r1, [pc, #340]	@ (80016f0 <getADCAverage+0x18c>)
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		HAL_ADC_Stop(&hadc1);
 80015a0:	4852      	ldr	r0, [pc, #328]	@ (80016ec <getADCAverage+0x188>)
 80015a2:	f000 fdbf 	bl	8002124 <HAL_ADC_Stop>
	for (int i = 0; i < ADC_SAMPLE_COUNT; i++)
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	3301      	adds	r3, #1
 80015aa:	61fb      	str	r3, [r7, #28]
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	2b0e      	cmp	r3, #14
 80015b0:	dde7      	ble.n	8001582 <getADCAverage+0x1e>
	}

	max = adcBuffer[0];
 80015b2:	4b4f      	ldr	r3, [pc, #316]	@ (80016f0 <getADCAverage+0x18c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	461a      	mov	r2, r3
 80015b8:	4b4e      	ldr	r3, [pc, #312]	@ (80016f4 <getADCAverage+0x190>)
 80015ba:	601a      	str	r2, [r3, #0]

	for (int i = 1; i < ADC_SAMPLE_COUNT; i++)
 80015bc:	2301      	movs	r3, #1
 80015be:	61bb      	str	r3, [r7, #24]
 80015c0:	e014      	b.n	80015ec <getADCAverage+0x88>
	{
		if (adcBuffer[i] > max)
 80015c2:	4a4b      	ldr	r2, [pc, #300]	@ (80016f0 <getADCAverage+0x18c>)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ca:	4a4a      	ldr	r2, [pc, #296]	@ (80016f4 <getADCAverage+0x190>)
 80015cc:	6812      	ldr	r2, [r2, #0]
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d909      	bls.n	80015e6 <getADCAverage+0x82>
		{
			max = adcBuffer[i];
 80015d2:	4a47      	ldr	r2, [pc, #284]	@ (80016f0 <getADCAverage+0x18c>)
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b45      	ldr	r3, [pc, #276]	@ (80016f4 <getADCAverage+0x190>)
 80015de:	601a      	str	r2, [r3, #0]
			maxIndex = i;
 80015e0:	4a45      	ldr	r2, [pc, #276]	@ (80016f8 <getADCAverage+0x194>)
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	6013      	str	r3, [r2, #0]
	for (int i = 1; i < ADC_SAMPLE_COUNT; i++)
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	3301      	adds	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	2b0e      	cmp	r3, #14
 80015f0:	dde7      	ble.n	80015c2 <getADCAverage+0x5e>
		}
	}

	min = adcBuffer[0];
 80015f2:	4b3f      	ldr	r3, [pc, #252]	@ (80016f0 <getADCAverage+0x18c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	461a      	mov	r2, r3
 80015f8:	4b40      	ldr	r3, [pc, #256]	@ (80016fc <getADCAverage+0x198>)
 80015fa:	601a      	str	r2, [r3, #0]

	for (int i = 1; i < ADC_SAMPLE_COUNT; i++)
 80015fc:	2301      	movs	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	e014      	b.n	800162c <getADCAverage+0xc8>
	{
		if (adcBuffer[i] < min)
 8001602:	4a3b      	ldr	r2, [pc, #236]	@ (80016f0 <getADCAverage+0x18c>)
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800160a:	4a3c      	ldr	r2, [pc, #240]	@ (80016fc <getADCAverage+0x198>)
 800160c:	6812      	ldr	r2, [r2, #0]
 800160e:	4293      	cmp	r3, r2
 8001610:	d209      	bcs.n	8001626 <getADCAverage+0xc2>
		{
			min = adcBuffer[i];
 8001612:	4a37      	ldr	r2, [pc, #220]	@ (80016f0 <getADCAverage+0x18c>)
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161a:	461a      	mov	r2, r3
 800161c:	4b37      	ldr	r3, [pc, #220]	@ (80016fc <getADCAverage+0x198>)
 800161e:	601a      	str	r2, [r3, #0]
			minIndex = i;
 8001620:	4a37      	ldr	r2, [pc, #220]	@ (8001700 <getADCAverage+0x19c>)
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	6013      	str	r3, [r2, #0]
	for (int i = 1; i < ADC_SAMPLE_COUNT; i++)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	3301      	adds	r3, #1
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	2b0e      	cmp	r3, #14
 8001630:	dde7      	ble.n	8001602 <getADCAverage+0x9e>
		}
	}

	for (int i = 0; i < ADC_SAMPLE_COUNT; i++)
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	e01a      	b.n	800166e <getADCAverage+0x10a>
	{
		if (i == minIndex || i == maxIndex)
 8001638:	4b31      	ldr	r3, [pc, #196]	@ (8001700 <getADCAverage+0x19c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	429a      	cmp	r2, r3
 8001640:	d004      	beq.n	800164c <getADCAverage+0xe8>
 8001642:	4b2d      	ldr	r3, [pc, #180]	@ (80016f8 <getADCAverage+0x194>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	429a      	cmp	r2, r3
 800164a:	d104      	bne.n	8001656 <getADCAverage+0xf2>
		{
			sum += 0;
 800164c:	4b26      	ldr	r3, [pc, #152]	@ (80016e8 <getADCAverage+0x184>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a25      	ldr	r2, [pc, #148]	@ (80016e8 <getADCAverage+0x184>)
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	e008      	b.n	8001668 <getADCAverage+0x104>
		}
		else
		{
			sum += adcBuffer[i];
 8001656:	4a26      	ldr	r2, [pc, #152]	@ (80016f0 <getADCAverage+0x18c>)
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800165e:	4b22      	ldr	r3, [pc, #136]	@ (80016e8 <getADCAverage+0x184>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4413      	add	r3, r2
 8001664:	4a20      	ldr	r2, [pc, #128]	@ (80016e8 <getADCAverage+0x184>)
 8001666:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < ADC_SAMPLE_COUNT; i++)
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	3301      	adds	r3, #1
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	2b0e      	cmp	r3, #14
 8001672:	dde1      	ble.n	8001638 <getADCAverage+0xd4>
		}
	}

	average = sum / (ADC_SAMPLE_COUNT - 2);
 8001674:	4b1c      	ldr	r3, [pc, #112]	@ (80016e8 <getADCAverage+0x184>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a22      	ldr	r2, [pc, #136]	@ (8001704 <getADCAverage+0x1a0>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3
 800167e:	089b      	lsrs	r3, r3, #2
 8001680:	4a21      	ldr	r2, [pc, #132]	@ (8001708 <getADCAverage+0x1a4>)
 8001682:	6013      	str	r3, [r2, #0]

	adcBuffer[maxIndex] = average;
 8001684:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <getADCAverage+0x194>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a1f      	ldr	r2, [pc, #124]	@ (8001708 <getADCAverage+0x1a4>)
 800168a:	6812      	ldr	r2, [r2, #0]
 800168c:	4918      	ldr	r1, [pc, #96]	@ (80016f0 <getADCAverage+0x18c>)
 800168e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	adcBuffer[minIndex] = average;
 8001692:	4b1b      	ldr	r3, [pc, #108]	@ (8001700 <getADCAverage+0x19c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a1c      	ldr	r2, [pc, #112]	@ (8001708 <getADCAverage+0x1a4>)
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	4915      	ldr	r1, [pc, #84]	@ (80016f0 <getADCAverage+0x18c>)
 800169c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	sum = 0;
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <getADCAverage+0x184>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < ADC_SAMPLE_COUNT; i++)
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	e00b      	b.n	80016c4 <getADCAverage+0x160>
	{
		sum += adcBuffer[i];
 80016ac:	4a10      	ldr	r2, [pc, #64]	@ (80016f0 <getADCAverage+0x18c>)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80016b4:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <getADCAverage+0x184>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4413      	add	r3, r2
 80016ba:	4a0b      	ldr	r2, [pc, #44]	@ (80016e8 <getADCAverage+0x184>)
 80016bc:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < ADC_SAMPLE_COUNT; i++)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	3301      	adds	r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2b0e      	cmp	r3, #14
 80016c8:	ddf0      	ble.n	80016ac <getADCAverage+0x148>
	}

	average = sum / ADC_SAMPLE_COUNT;
 80016ca:	4b07      	ldr	r3, [pc, #28]	@ (80016e8 <getADCAverage+0x184>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a0f      	ldr	r2, [pc, #60]	@ (800170c <getADCAverage+0x1a8>)
 80016d0:	fba2 2303 	umull	r2, r3, r2, r3
 80016d4:	08db      	lsrs	r3, r3, #3
 80016d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001708 <getADCAverage+0x1a4>)
 80016d8:	6013      	str	r3, [r2, #0]

	return average;
 80016da:	4b0b      	ldr	r3, [pc, #44]	@ (8001708 <getADCAverage+0x1a4>)
 80016dc:	681b      	ldr	r3, [r3, #0]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3720      	adds	r7, #32
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	2000018c 	.word	0x2000018c
 80016ec:	20000044 	.word	0x20000044
 80016f0:	20000150 	.word	0x20000150
 80016f4:	20000140 	.word	0x20000140
 80016f8:	20000148 	.word	0x20000148
 80016fc:	20000144 	.word	0x20000144
 8001700:	2000014c 	.word	0x2000014c
 8001704:	4ec4ec4f 	.word	0x4ec4ec4f
 8001708:	20000190 	.word	0x20000190
 800170c:	88888889 	.word	0x88888889

08001710 <getPrimaryThrottlePosition>:

uint32_t getPrimaryThrottlePosition(ADC_ChannelConfTypeDef* adcChConfig)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
	return constrain(getADCAverage(adcChConfig, PRIMARY_THROTTLE_CHANNEL), ADC_MIN_LIMIT, ADC_MAX_LIMIT);
 8001718:	2300      	movs	r3, #0
 800171a:	4619      	mov	r1, r3
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f7ff ff21 	bl	8001564 <getADCAverage>
 8001722:	4603      	mov	r3, r0
 8001724:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fe84 	bl	8001438 <constrain>
 8001730:	4603      	mov	r3, r0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <getSecondaryThrottlePosition>:

uint32_t getSecondaryThrottlePosition(ADC_ChannelConfTypeDef* adcChConfig)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
	return constrain(getADCAverage(adcChConfig, SECONDARY_THROTTLE_CHANNEL), ADC_MIN_LIMIT, ADC_MAX_LIMIT);
 8001742:	2301      	movs	r3, #1
 8001744:	4619      	mov	r1, r3
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff ff0c 	bl	8001564 <getADCAverage>
 800174c:	4603      	mov	r3, r0
 800174e:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fe6f 	bl	8001438 <constrain>
 800175a:	4603      	mov	r3, r0
}
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <primaryThrottleSensorErrorCheck>:

bool primaryThrottleSensorErrorCheck()
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	primaryPotValue = getPrimaryThrottlePosition(&sConfig);
 8001768:	480a      	ldr	r0, [pc, #40]	@ (8001794 <primaryThrottleSensorErrorCheck+0x30>)
 800176a:	f7ff ffd1 	bl	8001710 <getPrimaryThrottlePosition>
 800176e:	4603      	mov	r3, r0
 8001770:	4a09      	ldr	r2, [pc, #36]	@ (8001798 <primaryThrottleSensorErrorCheck+0x34>)
 8001772:	6013      	str	r3, [r2, #0]

	if (primaryPotValue <= PRIMARY_THROTTLE_RANGE_MIN || primaryPotValue >= PRIMARY_THROTTLE_RANGE_MAX)
 8001774:	4b08      	ldr	r3, [pc, #32]	@ (8001798 <primaryThrottleSensorErrorCheck+0x34>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2200      	movs	r2, #0
 800177a:	4293      	cmp	r3, r2
 800177c:	d905      	bls.n	800178a <primaryThrottleSensorErrorCheck+0x26>
 800177e:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <primaryThrottleSensorErrorCheck+0x34>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001786:	4293      	cmp	r3, r2
 8001788:	d301      	bcc.n	800178e <primaryThrottleSensorErrorCheck+0x2a>
	{
		return true;
 800178a:	2301      	movs	r3, #1
 800178c:	e000      	b.n	8001790 <primaryThrottleSensorErrorCheck+0x2c>
	}
	else
	{
		return false;
 800178e:	2300      	movs	r3, #0
	}
}
 8001790:	4618      	mov	r0, r3
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000130 	.word	0x20000130
 8001798:	20000198 	.word	0x20000198

0800179c <secondaryThrottleSensorErrorCheck>:

bool secondaryThrottleSensorErrorCheck()
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
	secondaryPotValue = getSecondaryThrottlePosition(&sConfig);
 80017a0:	480a      	ldr	r0, [pc, #40]	@ (80017cc <secondaryThrottleSensorErrorCheck+0x30>)
 80017a2:	f7ff ffca 	bl	800173a <getSecondaryThrottlePosition>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4a09      	ldr	r2, [pc, #36]	@ (80017d0 <secondaryThrottleSensorErrorCheck+0x34>)
 80017aa:	6013      	str	r3, [r2, #0]

	if (secondaryPotValue <= SECONDARY_THROTTLE_RANGE_MIN || secondaryPotValue >= SECONDARY_THROTTLE_RANGE_MAX)
 80017ac:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <secondaryThrottleSensorErrorCheck+0x34>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2200      	movs	r2, #0
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d905      	bls.n	80017c2 <secondaryThrottleSensorErrorCheck+0x26>
 80017b6:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <secondaryThrottleSensorErrorCheck+0x34>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80017be:	4293      	cmp	r3, r2
 80017c0:	d301      	bcc.n	80017c6 <secondaryThrottleSensorErrorCheck+0x2a>
	{
		return true;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e000      	b.n	80017c8 <secondaryThrottleSensorErrorCheck+0x2c>
	}
	else
	{
		return false;
 80017c6:	2300      	movs	r3, #0
	}
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000130 	.word	0x20000130
 80017d0:	2000019c 	.word	0x2000019c

080017d4 <throttleSensorDeviationCheck>:

bool throttleSensorDeviationCheck()
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
	if (errorSet[PRIM_THROTTLE_SENS_ERR] == true || errorSet[SECOND_THROTTLE_SENS_ERR] == true)
 80017d8:	2300      	movs	r3, #0
 80017da:	4a3a      	ldr	r2, [pc, #232]	@ (80018c4 <throttleSensorDeviationCheck+0xf0>)
 80017dc:	5cd3      	ldrb	r3, [r2, r3]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d004      	beq.n	80017ec <throttleSensorDeviationCheck+0x18>
 80017e2:	2301      	movs	r3, #1
 80017e4:	4a37      	ldr	r2, [pc, #220]	@ (80018c4 <throttleSensorDeviationCheck+0xf0>)
 80017e6:	5cd3      	ldrb	r3, [r2, r3]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d101      	bne.n	80017f0 <throttleSensorDeviationCheck+0x1c>
	{
		return false;
 80017ec:	2300      	movs	r3, #0
 80017ee:	e066      	b.n	80018be <throttleSensorDeviationCheck+0xea>
	}
	else
	{
		primaryPotValue = getPrimaryThrottlePosition(&sConfig);
 80017f0:	4835      	ldr	r0, [pc, #212]	@ (80018c8 <throttleSensorDeviationCheck+0xf4>)
 80017f2:	f7ff ff8d 	bl	8001710 <getPrimaryThrottlePosition>
 80017f6:	4603      	mov	r3, r0
 80017f8:	4a34      	ldr	r2, [pc, #208]	@ (80018cc <throttleSensorDeviationCheck+0xf8>)
 80017fa:	6013      	str	r3, [r2, #0]

		secondaryPotValue = getSecondaryThrottlePosition(&sConfig);
 80017fc:	4832      	ldr	r0, [pc, #200]	@ (80018c8 <throttleSensorDeviationCheck+0xf4>)
 80017fe:	f7ff ff9c 	bl	800173a <getSecondaryThrottlePosition>
 8001802:	4603      	mov	r3, r0
 8001804:	4a32      	ldr	r2, [pc, #200]	@ (80018d0 <throttleSensorDeviationCheck+0xfc>)
 8001806:	6013      	str	r3, [r2, #0]

		if (primaryPotValue == 0 || secondaryPotValue == 0)
 8001808:	4b30      	ldr	r3, [pc, #192]	@ (80018cc <throttleSensorDeviationCheck+0xf8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d003      	beq.n	8001818 <throttleSensorDeviationCheck+0x44>
 8001810:	4b2f      	ldr	r3, [pc, #188]	@ (80018d0 <throttleSensorDeviationCheck+0xfc>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d104      	bne.n	8001822 <throttleSensorDeviationCheck+0x4e>
		{
			percentageDeviation = 0;
 8001818:	4b2e      	ldr	r3, [pc, #184]	@ (80018d4 <throttleSensorDeviationCheck+0x100>)
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]

			return false;
 800181e:	2300      	movs	r3, #0
 8001820:	e04d      	b.n	80018be <throttleSensorDeviationCheck+0xea>
		}
		else
		{
			if (primaryPotValue > secondaryPotValue)
 8001822:	4b2a      	ldr	r3, [pc, #168]	@ (80018cc <throttleSensorDeviationCheck+0xf8>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	4b2a      	ldr	r3, [pc, #168]	@ (80018d0 <throttleSensorDeviationCheck+0xfc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d91b      	bls.n	8001866 <throttleSensorDeviationCheck+0x92>
			{
				percentageDeviation = (((primaryPotValue - secondaryPotValue) / (float)primaryPotValue) * 100);
 800182e:	4b27      	ldr	r3, [pc, #156]	@ (80018cc <throttleSensorDeviationCheck+0xf8>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	4b27      	ldr	r3, [pc, #156]	@ (80018d0 <throttleSensorDeviationCheck+0xfc>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	ee07 3a90 	vmov	s15, r3
 800183c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001840:	4b22      	ldr	r3, [pc, #136]	@ (80018cc <throttleSensorDeviationCheck+0xf8>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800184c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001850:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80018d8 <throttleSensorDeviationCheck+0x104>
 8001854:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001858:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800185c:	ee17 2a90 	vmov	r2, s15
 8001860:	4b1c      	ldr	r3, [pc, #112]	@ (80018d4 <throttleSensorDeviationCheck+0x100>)
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	e024      	b.n	80018b0 <throttleSensorDeviationCheck+0xdc>
			}
			else if (secondaryPotValue > primaryPotValue)
 8001866:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <throttleSensorDeviationCheck+0xfc>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <throttleSensorDeviationCheck+0xf8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	d91b      	bls.n	80018aa <throttleSensorDeviationCheck+0xd6>
			{
				percentageDeviation = (((secondaryPotValue - primaryPotValue) / (float)secondaryPotValue) * 100);
 8001872:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <throttleSensorDeviationCheck+0xfc>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <throttleSensorDeviationCheck+0xf8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	ee07 3a90 	vmov	s15, r3
 8001880:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001884:	4b12      	ldr	r3, [pc, #72]	@ (80018d0 <throttleSensorDeviationCheck+0xfc>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	ee07 3a90 	vmov	s15, r3
 800188c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001890:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001894:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80018d8 <throttleSensorDeviationCheck+0x104>
 8001898:	ee67 7a87 	vmul.f32	s15, s15, s14
 800189c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a0:	ee17 2a90 	vmov	r2, s15
 80018a4:	4b0b      	ldr	r3, [pc, #44]	@ (80018d4 <throttleSensorDeviationCheck+0x100>)
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	e002      	b.n	80018b0 <throttleSensorDeviationCheck+0xdc>
			}
			else
			{
				percentageDeviation = 0;
 80018aa:	4b0a      	ldr	r3, [pc, #40]	@ (80018d4 <throttleSensorDeviationCheck+0x100>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
			}
		}

		if (percentageDeviation > THROTTLE_DEVIATION_THRESHOLD)
 80018b0:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <throttleSensorDeviationCheck+0x100>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b0a      	cmp	r3, #10
 80018b6:	dd01      	ble.n	80018bc <throttleSensorDeviationCheck+0xe8>
		{
			return true;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e000      	b.n	80018be <throttleSensorDeviationCheck+0xea>
		}
		else
		{
			return false;
 80018bc:	2300      	movs	r3, #0
		}
	}
}
 80018be:	4618      	mov	r0, r3
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200001a0 	.word	0x200001a0
 80018c8:	20000130 	.word	0x20000130
 80018cc:	20000198 	.word	0x20000198
 80018d0:	2000019c 	.word	0x2000019c
 80018d4:	20000194 	.word	0x20000194
 80018d8:	42c80000 	.word	0x42c80000

080018dc <torqueRequest>:

void torqueRequest(void)
{
 80018dc:	b590      	push	{r4, r7, lr}
 80018de:	b083      	sub	sp, #12
 80018e0:	af02      	add	r7, sp, #8
	if ((errorSet[PRIMARY_BRK_SENS_ERROR] == true && errorSet[SECOND_THROTTLE_SENS_ERR] == true) || errorSet[THROTTLE_OFFSET_ERROR] == true)
 80018e2:	2303      	movs	r3, #3
 80018e4:	4a37      	ldr	r2, [pc, #220]	@ (80019c4 <torqueRequest+0xe8>)
 80018e6:	5cd3      	ldrb	r3, [r2, r3]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d104      	bne.n	80018f6 <torqueRequest+0x1a>
 80018ec:	2301      	movs	r3, #1
 80018ee:	4a35      	ldr	r2, [pc, #212]	@ (80019c4 <torqueRequest+0xe8>)
 80018f0:	5cd3      	ldrb	r3, [r2, r3]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d004      	beq.n	8001900 <torqueRequest+0x24>
 80018f6:	2302      	movs	r3, #2
 80018f8:	4a32      	ldr	r2, [pc, #200]	@ (80019c4 <torqueRequest+0xe8>)
 80018fa:	5cd3      	ldrb	r3, [r2, r3]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d104      	bne.n	800190a <torqueRequest+0x2e>
	{
		torqueRefLimit = 5000;
 8001900:	4b31      	ldr	r3, [pc, #196]	@ (80019c8 <torqueRequest+0xec>)
 8001902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	e051      	b.n	80019ae <torqueRequest+0xd2>
	}
	else if (errorSet[PRIM_THROTTLE_SENS_ERR] == true)
 800190a:	2300      	movs	r3, #0
 800190c:	4a2d      	ldr	r2, [pc, #180]	@ (80019c4 <torqueRequest+0xe8>)
 800190e:	5cd3      	ldrb	r3, [r2, r3]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d126      	bne.n	8001962 <torqueRequest+0x86>
	{
		secondaryPotValue = getSecondaryThrottlePosition(&sConfig);
 8001914:	482d      	ldr	r0, [pc, #180]	@ (80019cc <torqueRequest+0xf0>)
 8001916:	f7ff ff10 	bl	800173a <getSecondaryThrottlePosition>
 800191a:	4603      	mov	r3, r0
 800191c:	4a2c      	ldr	r2, [pc, #176]	@ (80019d0 <torqueRequest+0xf4>)
 800191e:	6013      	str	r3, [r2, #0]

		torqueRefLimit = map(secondaryPotValue, SECONDARY_THROTTLE_POSITION_MIN, SECONDARY_THROTTLE_POSITION_MAX, TORQUE_REF_LIMIT_MIN, TORQUE_REF_LIMIT_MAX);
 8001920:	4b2b      	ldr	r3, [pc, #172]	@ (80019d0 <torqueRequest+0xf4>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	2300      	movs	r3, #0
 8001928:	4619      	mov	r1, r3
 800192a:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800192e:	461c      	mov	r4, r3
 8001930:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001934:	f242 531c 	movw	r3, #9500	@ 0x251c
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	4613      	mov	r3, r2
 800193c:	4622      	mov	r2, r4
 800193e:	f7ff fd5f 	bl	8001400 <map>
 8001942:	4603      	mov	r3, r0
 8001944:	4a20      	ldr	r2, [pc, #128]	@ (80019c8 <torqueRequest+0xec>)
 8001946:	6013      	str	r3, [r2, #0]

		torqueRefLimit = constrain(torqueRefLimit, TORQUE_REF_LIMIT_MIN, TORQUE_REF_LIMIT_MAX);
 8001948:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <torqueRequest+0xec>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001950:	f242 521c 	movw	r2, #9500	@ 0x251c
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fd6f 	bl	8001438 <constrain>
 800195a:	4603      	mov	r3, r0
 800195c:	4a1a      	ldr	r2, [pc, #104]	@ (80019c8 <torqueRequest+0xec>)
 800195e:	6013      	str	r3, [r2, #0]
 8001960:	e025      	b.n	80019ae <torqueRequest+0xd2>
	}
	else
	{
		primaryPotValue = getPrimaryThrottlePosition(&sConfig);
 8001962:	481a      	ldr	r0, [pc, #104]	@ (80019cc <torqueRequest+0xf0>)
 8001964:	f7ff fed4 	bl	8001710 <getPrimaryThrottlePosition>
 8001968:	4603      	mov	r3, r0
 800196a:	4a1a      	ldr	r2, [pc, #104]	@ (80019d4 <torqueRequest+0xf8>)
 800196c:	6013      	str	r3, [r2, #0]

		torqueRefLimit = map(primaryPotValue, PRIMARY_THROTTLE_POSITION_MIN, PRIMARY_THROTTLE_POSITION_MAX, TORQUE_REF_LIMIT_MIN, TORQUE_REF_LIMIT_MAX);
 800196e:	4b19      	ldr	r3, [pc, #100]	@ (80019d4 <torqueRequest+0xf8>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	2300      	movs	r3, #0
 8001976:	4619      	mov	r1, r3
 8001978:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800197c:	461c      	mov	r4, r3
 800197e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001982:	f242 531c 	movw	r3, #9500	@ 0x251c
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	4613      	mov	r3, r2
 800198a:	4622      	mov	r2, r4
 800198c:	f7ff fd38 	bl	8001400 <map>
 8001990:	4603      	mov	r3, r0
 8001992:	4a0d      	ldr	r2, [pc, #52]	@ (80019c8 <torqueRequest+0xec>)
 8001994:	6013      	str	r3, [r2, #0]

		torqueRefLimit = constrain(torqueRefLimit, TORQUE_REF_LIMIT_MIN, TORQUE_REF_LIMIT_MAX);
 8001996:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <torqueRequest+0xec>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800199e:	f242 521c 	movw	r2, #9500	@ 0x251c
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff fd48 	bl	8001438 <constrain>
 80019a8:	4603      	mov	r3, r0
 80019aa:	4a07      	ldr	r2, [pc, #28]	@ (80019c8 <torqueRequest+0xec>)
 80019ac:	6013      	str	r3, [r2, #0]
	}

	torqueControlMessage(&hcan1, SPEED_REF_LIMIT, &torqueRefLimit);
 80019ae:	f649 1364 	movw	r3, #39268	@ 0x9964
 80019b2:	4a05      	ldr	r2, [pc, #20]	@ (80019c8 <torqueRequest+0xec>)
 80019b4:	4619      	mov	r1, r3
 80019b6:	4808      	ldr	r0, [pc, #32]	@ (80019d8 <torqueRequest+0xfc>)
 80019b8:	f7fe fea4 	bl	8000704 <torqueControlMessage>
}
 80019bc:	bf00      	nop
 80019be:	3704      	adds	r7, #4
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd90      	pop	{r4, r7, pc}
 80019c4:	200001a0 	.word	0x200001a0
 80019c8:	20000010 	.word	0x20000010
 80019cc:	20000130 	.word	0x20000130
 80019d0:	2000019c 	.word	0x2000019c
 80019d4:	20000198 	.word	0x20000198
 80019d8:	2000008c 	.word	0x2000008c

080019dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019ec:	d101      	bne.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019ee:	f000 fa67 	bl	8001ec0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019fe:	b672      	cpsid	i
}
 8001a00:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a02:	bf00      	nop
 8001a04:	e7fd      	b.n	8001a02 <Error_Handler+0x8>
	...

08001a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a4c <HAL_MspInit+0x44>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a12:	4a0e      	ldr	r2, [pc, #56]	@ (8001a4c <HAL_MspInit+0x44>)
 8001a14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a4c <HAL_MspInit+0x44>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a26:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <HAL_MspInit+0x44>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2a:	4a08      	ldr	r2, [pc, #32]	@ (8001a4c <HAL_MspInit+0x44>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <HAL_MspInit+0x44>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a3a:	603b      	str	r3, [r7, #0]
 8001a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a15      	ldr	r2, [pc, #84]	@ (8001ac4 <HAL_ADC_MspInit+0x74>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d123      	bne.n	8001aba <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_ADC_MspInit+0x78>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	4a14      	ldr	r2, [pc, #80]	@ (8001ac8 <HAL_ADC_MspInit+0x78>)
 8001a78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7e:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <HAL_ADC_MspInit+0x78>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <HAL_ADC_MspInit+0x78>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ac8 <HAL_ADC_MspInit+0x78>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <HAL_ADC_MspInit+0x78>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001aa2:	230f      	movs	r3, #15
 8001aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4805      	ldr	r0, [pc, #20]	@ (8001acc <HAL_ADC_MspInit+0x7c>)
 8001ab6:	f001 fdb1 	bl	800361c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001aba:	bf00      	nop
 8001abc:	3728      	adds	r7, #40	@ 0x28
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40012000 	.word	0x40012000
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40020000 	.word	0x40020000

08001ad0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08c      	sub	sp, #48	@ 0x30
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 031c 	add.w	r3, r7, #28
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a4e      	ldr	r2, [pc, #312]	@ (8001c28 <HAL_CAN_MspInit+0x158>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d142      	bne.n	8001b78 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001af2:	4b4e      	ldr	r3, [pc, #312]	@ (8001c2c <HAL_CAN_MspInit+0x15c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	3301      	adds	r3, #1
 8001af8:	4a4c      	ldr	r2, [pc, #304]	@ (8001c2c <HAL_CAN_MspInit+0x15c>)
 8001afa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001afc:	4b4b      	ldr	r3, [pc, #300]	@ (8001c2c <HAL_CAN_MspInit+0x15c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d10b      	bne.n	8001b1c <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001b04:	4b4a      	ldr	r3, [pc, #296]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b08:	4a49      	ldr	r2, [pc, #292]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b10:	4b47      	ldr	r3, [pc, #284]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b18:	61bb      	str	r3, [r7, #24]
 8001b1a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1c:	4b44      	ldr	r3, [pc, #272]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b20:	4a43      	ldr	r2, [pc, #268]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b28:	4b41      	ldr	r3, [pc, #260]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b34:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b42:	2303      	movs	r3, #3
 8001b44:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b46:	2309      	movs	r3, #9
 8001b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4838      	ldr	r0, [pc, #224]	@ (8001c34 <HAL_CAN_MspInit+0x164>)
 8001b52:	f001 fd63 	bl	800361c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 7, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2107      	movs	r1, #7
 8001b5a:	2014      	movs	r0, #20
 8001b5c:	f001 fd34 	bl	80035c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001b60:	2014      	movs	r0, #20
 8001b62:	f001 fd4d 	bl	8003600 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 6, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2106      	movs	r1, #6
 8001b6a:	2015      	movs	r0, #21
 8001b6c:	f001 fd2c 	bl	80035c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001b70:	2015      	movs	r0, #21
 8001b72:	f001 fd45 	bl	8003600 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001b76:	e052      	b.n	8001c1e <HAL_CAN_MspInit+0x14e>
  else if(hcan->Instance==CAN2)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a2e      	ldr	r2, [pc, #184]	@ (8001c38 <HAL_CAN_MspInit+0x168>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d14d      	bne.n	8001c1e <HAL_CAN_MspInit+0x14e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001b82:	4b2b      	ldr	r3, [pc, #172]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	4a2a      	ldr	r2, [pc, #168]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b88:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b8e:	4b28      	ldr	r3, [pc, #160]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001b9a:	4b24      	ldr	r3, [pc, #144]	@ (8001c2c <HAL_CAN_MspInit+0x15c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	4a22      	ldr	r2, [pc, #136]	@ (8001c2c <HAL_CAN_MspInit+0x15c>)
 8001ba2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001ba4:	4b21      	ldr	r3, [pc, #132]	@ (8001c2c <HAL_CAN_MspInit+0x15c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d10b      	bne.n	8001bc4 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001bac:	4b20      	ldr	r3, [pc, #128]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001bb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc8:	4a19      	ldr	r2, [pc, #100]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001bca:	f043 0302 	orr.w	r3, r3, #2
 8001bce:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd0:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <HAL_CAN_MspInit+0x160>)
 8001bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	60bb      	str	r3, [r7, #8]
 8001bda:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001bdc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be2:	2302      	movs	r3, #2
 8001be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bea:	2303      	movs	r3, #3
 8001bec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001bee:	2309      	movs	r3, #9
 8001bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf2:	f107 031c 	add.w	r3, r7, #28
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4810      	ldr	r0, [pc, #64]	@ (8001c3c <HAL_CAN_MspInit+0x16c>)
 8001bfa:	f001 fd0f 	bl	800361c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 1, 0);
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2101      	movs	r1, #1
 8001c02:	2040      	movs	r0, #64	@ 0x40
 8001c04:	f001 fce0 	bl	80035c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001c08:	2040      	movs	r0, #64	@ 0x40
 8001c0a:	f001 fcf9 	bl	8003600 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 2, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2102      	movs	r1, #2
 8001c12:	2041      	movs	r0, #65	@ 0x41
 8001c14:	f001 fcd8 	bl	80035c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8001c18:	2041      	movs	r0, #65	@ 0x41
 8001c1a:	f001 fcf1 	bl	8003600 <HAL_NVIC_EnableIRQ>
}
 8001c1e:	bf00      	nop
 8001c20:	3730      	adds	r7, #48	@ 0x30
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40006400 	.word	0x40006400
 8001c2c:	200001d4 	.word	0x200001d4
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020000 	.word	0x40020000
 8001c38:	40006800 	.word	0x40006800
 8001c3c:	40020400 	.word	0x40020400

08001c40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <HAL_TIM_Base_MspInit+0x44>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d113      	bne.n	8001c7a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c52:	4b0d      	ldr	r3, [pc, #52]	@ (8001c88 <HAL_TIM_Base_MspInit+0x48>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c56:	4a0c      	ldr	r2, [pc, #48]	@ (8001c88 <HAL_TIM_Base_MspInit+0x48>)
 8001c58:	f043 0301 	orr.w	r3, r3, #1
 8001c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <HAL_TIM_Base_MspInit+0x48>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	201b      	movs	r0, #27
 8001c70:	f001 fcaa 	bl	80035c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001c74:	201b      	movs	r0, #27
 8001c76:	f001 fcc3 	bl	8003600 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40010000 	.word	0x40010000
 8001c88:	40023800 	.word	0x40023800

08001c8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08e      	sub	sp, #56	@ 0x38
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001c9c:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <HAL_InitTick+0xe4>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	4a33      	ldr	r2, [pc, #204]	@ (8001d70 <HAL_InitTick+0xe4>)
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ca8:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <HAL_InitTick+0xe4>)
 8001caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cb4:	f107 0210 	add.w	r2, r7, #16
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	4611      	mov	r1, r2
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f002 fb0a 	bl	80042d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001cc4:	6a3b      	ldr	r3, [r7, #32]
 8001cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d103      	bne.n	8001cd6 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001cce:	f002 faef 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8001cd2:	6378      	str	r0, [r7, #52]	@ 0x34
 8001cd4:	e004      	b.n	8001ce0 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001cd6:	f002 faeb 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ce2:	4a24      	ldr	r2, [pc, #144]	@ (8001d74 <HAL_InitTick+0xe8>)
 8001ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce8:	0c9b      	lsrs	r3, r3, #18
 8001cea:	3b01      	subs	r3, #1
 8001cec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001cee:	4b22      	ldr	r3, [pc, #136]	@ (8001d78 <HAL_InitTick+0xec>)
 8001cf0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cf4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001cf6:	4b20      	ldr	r3, [pc, #128]	@ (8001d78 <HAL_InitTick+0xec>)
 8001cf8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cfc:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8001d78 <HAL_InitTick+0xec>)
 8001d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d02:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001d04:	4b1c      	ldr	r3, [pc, #112]	@ (8001d78 <HAL_InitTick+0xec>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d78 <HAL_InitTick+0xec>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d10:	4b19      	ldr	r3, [pc, #100]	@ (8001d78 <HAL_InitTick+0xec>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001d16:	4818      	ldr	r0, [pc, #96]	@ (8001d78 <HAL_InitTick+0xec>)
 8001d18:	f002 fb10 	bl	800433c <HAL_TIM_Base_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001d22:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d11b      	bne.n	8001d62 <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001d2a:	4813      	ldr	r0, [pc, #76]	@ (8001d78 <HAL_InitTick+0xec>)
 8001d2c:	f002 fb5e 	bl	80043ec <HAL_TIM_Base_Start_IT>
 8001d30:	4603      	mov	r3, r0
 8001d32:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001d36:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d111      	bne.n	8001d62 <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d3e:	201c      	movs	r0, #28
 8001d40:	f001 fc5e 	bl	8003600 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b0f      	cmp	r3, #15
 8001d48:	d808      	bhi.n	8001d5c <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	6879      	ldr	r1, [r7, #4]
 8001d4e:	201c      	movs	r0, #28
 8001d50:	f001 fc3a 	bl	80035c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d54:	4a09      	ldr	r2, [pc, #36]	@ (8001d7c <HAL_InitTick+0xf0>)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	e002      	b.n	8001d62 <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d62:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3738      	adds	r7, #56	@ 0x38
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800
 8001d74:	431bde83 	.word	0x431bde83
 8001d78:	200001d8 	.word	0x200001d8
 8001d7c:	20000018 	.word	0x20000018

08001d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d84:	bf00      	nop
 8001d86:	e7fd      	b.n	8001d84 <NMI_Handler+0x4>

08001d88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <HardFault_Handler+0x4>

08001d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <MemManage_Handler+0x4>

08001d98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <BusFault_Handler+0x4>

08001da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <UsageFault_Handler+0x4>

08001da8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
	...

08001db8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dbc:	4802      	ldr	r0, [pc, #8]	@ (8001dc8 <CAN1_RX0_IRQHandler+0x10>)
 8001dbe:	f001 f925 	bl	800300c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	2000008c 	.word	0x2000008c

08001dcc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <CAN1_RX1_IRQHandler+0x10>)
 8001dd2:	f001 f91b 	bl	800300c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	2000008c 	.word	0x2000008c

08001de0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001de4:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <TIM1_CC_IRQHandler+0x10>)
 8001de6:	f002 fdf1 	bl	80049cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	200000dc 	.word	0x200000dc

08001df4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001df8:	4802      	ldr	r0, [pc, #8]	@ (8001e04 <TIM2_IRQHandler+0x10>)
 8001dfa:	f002 fde7 	bl	80049cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200001d8 	.word	0x200001d8

08001e08 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001e0c:	4802      	ldr	r0, [pc, #8]	@ (8001e18 <CAN2_RX0_IRQHandler+0x10>)
 8001e0e:	f001 f8fd 	bl	800300c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200000b4 	.word	0x200000b4

08001e1c <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001e20:	4802      	ldr	r0, [pc, #8]	@ (8001e2c <CAN2_RX1_IRQHandler+0x10>)
 8001e22:	f001 f8f3 	bl	800300c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200000b4 	.word	0x200000b4

08001e30 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e34:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <SystemInit+0x20>)
 8001e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e3a:	4a05      	ldr	r2, [pc, #20]	@ (8001e50 <SystemInit+0x20>)
 8001e3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	e000ed00 	.word	0xe000ed00

08001e54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e8c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e58:	480d      	ldr	r0, [pc, #52]	@ (8001e90 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e5a:	490e      	ldr	r1, [pc, #56]	@ (8001e94 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e5c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e98 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e60:	e002      	b.n	8001e68 <LoopCopyDataInit>

08001e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e66:	3304      	adds	r3, #4

08001e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e6c:	d3f9      	bcc.n	8001e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e9c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e70:	4c0b      	ldr	r4, [pc, #44]	@ (8001ea0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e74:	e001      	b.n	8001e7a <LoopFillZerobss>

08001e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e78:	3204      	adds	r2, #4

08001e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e7c:	d3fb      	bcc.n	8001e76 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e7e:	f7ff ffd7 	bl	8001e30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e82:	f006 f933 	bl	80080ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e86:	f7fe fe67 	bl	8000b58 <main>
  bx  lr    
 8001e8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e8c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001e90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e94:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8001e98:	08008214 	.word	0x08008214
  ldr r2, =_sbss
 8001e9c:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001ea0:	20003fcc 	.word	0x20003fcc

08001ea4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea4:	e7fe      	b.n	8001ea4 <ADC_IRQHandler>

08001ea6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eaa:	2003      	movs	r0, #3
 8001eac:	f001 fb81 	bl	80035b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eb0:	200f      	movs	r0, #15
 8001eb2:	f7ff feeb 	bl	8001c8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eb6:	f7ff fda7 	bl	8001a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <HAL_IncTick+0x20>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <HAL_IncTick+0x24>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	4a04      	ldr	r2, [pc, #16]	@ (8001ee4 <HAL_IncTick+0x24>)
 8001ed2:	6013      	str	r3, [r2, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	2000001c 	.word	0x2000001c
 8001ee4:	20000224 	.word	0x20000224

08001ee8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return uwTick;
 8001eec:	4b03      	ldr	r3, [pc, #12]	@ (8001efc <HAL_GetTick+0x14>)
 8001eee:	681b      	ldr	r3, [r3, #0]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	20000224 	.word	0x20000224

08001f00 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e031      	b.n	8001f7a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d109      	bne.n	8001f32 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff fd96 	bl	8001a50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	f003 0310 	and.w	r3, r3, #16
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d116      	bne.n	8001f6c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f42:	4b10      	ldr	r3, [pc, #64]	@ (8001f84 <HAL_ADC_Init+0x84>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	f043 0202 	orr.w	r2, r3, #2
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 fb0a 	bl	8002568 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	f023 0303 	bic.w	r3, r3, #3
 8001f62:	f043 0201 	orr.w	r2, r3, #1
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f6a:	e001      	b.n	8001f70 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	ffffeefd 	.word	0xffffeefd

08001f88 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001f90:	2300      	movs	r3, #0
 8001f92:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_ADC_Start+0x1a>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e0ad      	b.n	80020fe <HAL_ADC_Start+0x176>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d018      	beq.n	8001fea <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 0201 	orr.w	r2, r2, #1
 8001fc6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001fc8:	4b50      	ldr	r3, [pc, #320]	@ (800210c <HAL_ADC_Start+0x184>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a50      	ldr	r2, [pc, #320]	@ (8002110 <HAL_ADC_Start+0x188>)
 8001fce:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd2:	0c9a      	lsrs	r2, r3, #18
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	4413      	add	r3, r2
 8001fda:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001fdc:	e002      	b.n	8001fe4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f9      	bne.n	8001fde <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d175      	bne.n	80020e4 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ffc:	4b45      	ldr	r3, [pc, #276]	@ (8002114 <HAL_ADC_Start+0x18c>)
 8001ffe:	4013      	ands	r3, r2
 8002000:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002012:	2b00      	cmp	r3, #0
 8002014:	d007      	beq.n	8002026 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800201e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800202e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002032:	d106      	bne.n	8002042 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002038:	f023 0206 	bic.w	r2, r3, #6
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002040:	e002      	b.n	8002048 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002058:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800205a:	4b2f      	ldr	r3, [pc, #188]	@ (8002118 <HAL_ADC_Start+0x190>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 031f 	and.w	r3, r3, #31
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10f      	bne.n	8002086 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d143      	bne.n	80020fc <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	e03a      	b.n	80020fc <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a24      	ldr	r2, [pc, #144]	@ (800211c <HAL_ADC_Start+0x194>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d10e      	bne.n	80020ae <HAL_ADC_Start+0x126>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d107      	bne.n	80020ae <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020ac:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80020ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002118 <HAL_ADC_Start+0x190>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f003 0310 	and.w	r3, r3, #16
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d120      	bne.n	80020fc <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a18      	ldr	r2, [pc, #96]	@ (8002120 <HAL_ADC_Start+0x198>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d11b      	bne.n	80020fc <HAL_ADC_Start+0x174>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d114      	bne.n	80020fc <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020e0:	609a      	str	r2, [r3, #8]
 80020e2:	e00b      	b.n	80020fc <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e8:	f043 0210 	orr.w	r2, r3, #16
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f4:	f043 0201 	orr.w	r2, r3, #1
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	20000014 	.word	0x20000014
 8002110:	431bde83 	.word	0x431bde83
 8002114:	fffff8fe 	.word	0xfffff8fe
 8002118:	40012300 	.word	0x40012300
 800211c:	40012000 	.word	0x40012000
 8002120:	40012200 	.word	0x40012200

08002124 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002132:	2b01      	cmp	r3, #1
 8002134:	d101      	bne.n	800213a <HAL_ADC_Stop+0x16>
 8002136:	2302      	movs	r3, #2
 8002138:	e01f      	b.n	800217a <HAL_ADC_Stop+0x56>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0201 	bic.w	r2, r2, #1
 8002150:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 0301 	and.w	r3, r3, #1
 800215c:	2b00      	cmp	r3, #0
 800215e:	d107      	bne.n	8002170 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002164:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <HAL_ADC_Stop+0x64>)
 8002166:	4013      	ands	r3, r2
 8002168:	f043 0201 	orr.w	r2, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	ffffeefe 	.word	0xffffeefe

0800218c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a8:	d113      	bne.n	80021d2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021b8:	d10b      	bne.n	80021d2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	f043 0220 	orr.w	r2, r3, #32
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e063      	b.n	800229a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80021d2:	f7ff fe89 	bl	8001ee8 <HAL_GetTick>
 80021d6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021d8:	e021      	b.n	800221e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e0:	d01d      	beq.n	800221e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d007      	beq.n	80021f8 <HAL_ADC_PollForConversion+0x6c>
 80021e8:	f7ff fe7e 	bl	8001ee8 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	683a      	ldr	r2, [r7, #0]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d212      	bcs.n	800221e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b02      	cmp	r3, #2
 8002204:	d00b      	beq.n	800221e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	f043 0204 	orr.w	r2, r3, #4
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e03d      	b.n	800229a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b02      	cmp	r3, #2
 800222a:	d1d6      	bne.n	80021da <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0212 	mvn.w	r2, #18
 8002234:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d123      	bne.n	8002298 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002254:	2b00      	cmp	r3, #0
 8002256:	d11f      	bne.n	8002298 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800225e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002262:	2b00      	cmp	r3, #0
 8002264:	d006      	beq.n	8002274 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002270:	2b00      	cmp	r3, #0
 8002272:	d111      	bne.n	8002298 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002278:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002284:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d105      	bne.n	8002298 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	f043 0201 	orr.w	r2, r3, #1
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d101      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1c>
 80022d4:	2302      	movs	r3, #2
 80022d6:	e136      	b.n	8002546 <HAL_ADC_ConfigChannel+0x28a>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b09      	cmp	r3, #9
 80022e6:	d93a      	bls.n	800235e <HAL_ADC_ConfigChannel+0xa2>
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80022f0:	d035      	beq.n	800235e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68d9      	ldr	r1, [r3, #12]
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	461a      	mov	r2, r3
 8002300:	4613      	mov	r3, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4413      	add	r3, r2
 8002306:	3b1e      	subs	r3, #30
 8002308:	2207      	movs	r2, #7
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43da      	mvns	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	400a      	ands	r2, r1
 8002316:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a8d      	ldr	r2, [pc, #564]	@ (8002554 <HAL_ADC_ConfigChannel+0x298>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d10a      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68d9      	ldr	r1, [r3, #12]
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	061a      	lsls	r2, r3, #24
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002336:	e035      	b.n	80023a4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68d9      	ldr	r1, [r3, #12]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689a      	ldr	r2, [r3, #8]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	b29b      	uxth	r3, r3
 8002348:	4618      	mov	r0, r3
 800234a:	4603      	mov	r3, r0
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4403      	add	r3, r0
 8002350:	3b1e      	subs	r3, #30
 8002352:	409a      	lsls	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800235c:	e022      	b.n	80023a4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6919      	ldr	r1, [r3, #16]
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	b29b      	uxth	r3, r3
 800236a:	461a      	mov	r2, r3
 800236c:	4613      	mov	r3, r2
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	4413      	add	r3, r2
 8002372:	2207      	movs	r2, #7
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43da      	mvns	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	400a      	ands	r2, r1
 8002380:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6919      	ldr	r1, [r3, #16]
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	b29b      	uxth	r3, r3
 8002392:	4618      	mov	r0, r3
 8002394:	4603      	mov	r3, r0
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	4403      	add	r3, r0
 800239a:	409a      	lsls	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b06      	cmp	r3, #6
 80023aa:	d824      	bhi.n	80023f6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	3b05      	subs	r3, #5
 80023be:	221f      	movs	r2, #31
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	43da      	mvns	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	400a      	ands	r2, r1
 80023cc:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	b29b      	uxth	r3, r3
 80023da:	4618      	mov	r0, r3
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685a      	ldr	r2, [r3, #4]
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	3b05      	subs	r3, #5
 80023e8:	fa00 f203 	lsl.w	r2, r0, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	430a      	orrs	r2, r1
 80023f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80023f4:	e04c      	b.n	8002490 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b0c      	cmp	r3, #12
 80023fc:	d824      	bhi.n	8002448 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	3b23      	subs	r3, #35	@ 0x23
 8002410:	221f      	movs	r2, #31
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43da      	mvns	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	400a      	ands	r2, r1
 800241e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	b29b      	uxth	r3, r3
 800242c:	4618      	mov	r0, r3
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	4413      	add	r3, r2
 8002438:	3b23      	subs	r3, #35	@ 0x23
 800243a:	fa00 f203 	lsl.w	r2, r0, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	430a      	orrs	r2, r1
 8002444:	631a      	str	r2, [r3, #48]	@ 0x30
 8002446:	e023      	b.n	8002490 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	3b41      	subs	r3, #65	@ 0x41
 800245a:	221f      	movs	r2, #31
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43da      	mvns	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	400a      	ands	r2, r1
 8002468:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	b29b      	uxth	r3, r3
 8002476:	4618      	mov	r0, r3
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	3b41      	subs	r3, #65	@ 0x41
 8002484:	fa00 f203 	lsl.w	r2, r0, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a30      	ldr	r2, [pc, #192]	@ (8002558 <HAL_ADC_ConfigChannel+0x29c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d10a      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x1f4>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024a2:	d105      	bne.n	80024b0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80024a4:	4b2d      	ldr	r3, [pc, #180]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	4a2c      	ldr	r2, [pc, #176]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024aa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80024ae:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a28      	ldr	r2, [pc, #160]	@ (8002558 <HAL_ADC_ConfigChannel+0x29c>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d10f      	bne.n	80024da <HAL_ADC_ConfigChannel+0x21e>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b12      	cmp	r3, #18
 80024c0:	d10b      	bne.n	80024da <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80024c2:	4b26      	ldr	r3, [pc, #152]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	4a25      	ldr	r2, [pc, #148]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024c8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024cc:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80024ce:	4b23      	ldr	r3, [pc, #140]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	4a22      	ldr	r2, [pc, #136]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024d8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a1e      	ldr	r2, [pc, #120]	@ (8002558 <HAL_ADC_ConfigChannel+0x29c>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d12b      	bne.n	800253c <HAL_ADC_ConfigChannel+0x280>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002554 <HAL_ADC_ConfigChannel+0x298>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d003      	beq.n	80024f6 <HAL_ADC_ConfigChannel+0x23a>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2b11      	cmp	r3, #17
 80024f4:	d122      	bne.n	800253c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80024f6:	4b19      	ldr	r3, [pc, #100]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	4a18      	ldr	r2, [pc, #96]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 80024fc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002500:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002502:	4b16      	ldr	r3, [pc, #88]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	4a15      	ldr	r2, [pc, #84]	@ (800255c <HAL_ADC_ConfigChannel+0x2a0>)
 8002508:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800250c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a10      	ldr	r2, [pc, #64]	@ (8002554 <HAL_ADC_ConfigChannel+0x298>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d111      	bne.n	800253c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002518:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <HAL_ADC_ConfigChannel+0x2a4>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a11      	ldr	r2, [pc, #68]	@ (8002564 <HAL_ADC_ConfigChannel+0x2a8>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	0c9a      	lsrs	r2, r3, #18
 8002524:	4613      	mov	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800252e:	e002      	b.n	8002536 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3b01      	subs	r3, #1
 8002534:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1f9      	bne.n	8002530 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	10000012 	.word	0x10000012
 8002558:	40012000 	.word	0x40012000
 800255c:	40012300 	.word	0x40012300
 8002560:	20000014 	.word	0x20000014
 8002564:	431bde83 	.word	0x431bde83

08002568 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002570:	4b78      	ldr	r3, [pc, #480]	@ (8002754 <ADC_Init+0x1ec>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4a77      	ldr	r2, [pc, #476]	@ (8002754 <ADC_Init+0x1ec>)
 8002576:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800257a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800257c:	4b75      	ldr	r3, [pc, #468]	@ (8002754 <ADC_Init+0x1ec>)
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	4973      	ldr	r1, [pc, #460]	@ (8002754 <ADC_Init+0x1ec>)
 8002586:	4313      	orrs	r3, r2
 8002588:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002598:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6859      	ldr	r1, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	021a      	lsls	r2, r3, #8
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80025bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6859      	ldr	r1, [r3, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6899      	ldr	r1, [r3, #8]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68da      	ldr	r2, [r3, #12]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f6:	4a58      	ldr	r2, [pc, #352]	@ (8002758 <ADC_Init+0x1f0>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d022      	beq.n	8002642 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800260a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6899      	ldr	r1, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800262c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	6899      	ldr	r1, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	e00f      	b.n	8002662 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002650:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002660:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 0202 	bic.w	r2, r2, #2
 8002670:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	6899      	ldr	r1, [r3, #8]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	005a      	lsls	r2, r3, #1
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3020 	ldrb.w	r3, [r3, #32]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d01b      	beq.n	80026c8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800269e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80026ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6859      	ldr	r1, [r3, #4]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ba:	3b01      	subs	r3, #1
 80026bc:	035a      	lsls	r2, r3, #13
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	e007      	b.n	80026d8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80026e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	051a      	lsls	r2, r3, #20
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800270c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6899      	ldr	r1, [r3, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800271a:	025a      	lsls	r2, r3, #9
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	689a      	ldr	r2, [r3, #8]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002732:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6899      	ldr	r1, [r3, #8]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	029a      	lsls	r2, r3, #10
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	430a      	orrs	r2, r1
 8002746:	609a      	str	r2, [r3, #8]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	40012300 	.word	0x40012300
 8002758:	0f000001 	.word	0x0f000001

0800275c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e0ed      	b.n	800294a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d102      	bne.n	8002780 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff f9a8 	bl	8001ad0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f042 0201 	orr.w	r2, r2, #1
 800278e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002790:	f7ff fbaa 	bl	8001ee8 <HAL_GetTick>
 8002794:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002796:	e012      	b.n	80027be <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002798:	f7ff fba6 	bl	8001ee8 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b0a      	cmp	r3, #10
 80027a4:	d90b      	bls.n	80027be <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2205      	movs	r2, #5
 80027b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e0c5      	b.n	800294a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0e5      	beq.n	8002798 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0202 	bic.w	r2, r2, #2
 80027da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027dc:	f7ff fb84 	bl	8001ee8 <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80027e2:	e012      	b.n	800280a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027e4:	f7ff fb80 	bl	8001ee8 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b0a      	cmp	r3, #10
 80027f0:	d90b      	bls.n	800280a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2205      	movs	r2, #5
 8002802:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e09f      	b.n	800294a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1e5      	bne.n	80027e4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	7e1b      	ldrb	r3, [r3, #24]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d108      	bne.n	8002832 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	e007      	b.n	8002842 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002840:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	7e5b      	ldrb	r3, [r3, #25]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d108      	bne.n	800285c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002858:	601a      	str	r2, [r3, #0]
 800285a:	e007      	b.n	800286c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800286a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	7e9b      	ldrb	r3, [r3, #26]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d108      	bne.n	8002886 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0220 	orr.w	r2, r2, #32
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	e007      	b.n	8002896 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 0220 	bic.w	r2, r2, #32
 8002894:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	7edb      	ldrb	r3, [r3, #27]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d108      	bne.n	80028b0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0210 	bic.w	r2, r2, #16
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	e007      	b.n	80028c0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0210 	orr.w	r2, r2, #16
 80028be:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	7f1b      	ldrb	r3, [r3, #28]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d108      	bne.n	80028da <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0208 	orr.w	r2, r2, #8
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	e007      	b.n	80028ea <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0208 	bic.w	r2, r2, #8
 80028e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	7f5b      	ldrb	r3, [r3, #29]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d108      	bne.n	8002904 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 0204 	orr.w	r2, r2, #4
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	e007      	b.n	8002914 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0204 	bic.w	r2, r2, #4
 8002912:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	431a      	orrs	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	695b      	ldr	r3, [r3, #20]
 8002928:	ea42 0103 	orr.w	r1, r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	1e5a      	subs	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002954:	b480      	push	{r7}
 8002956:	b087      	sub	sp, #28
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3020 	ldrb.w	r3, [r3, #32]
 800296a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800296c:	7cfb      	ldrb	r3, [r7, #19]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d003      	beq.n	800297a <HAL_CAN_ConfigFilter+0x26>
 8002972:	7cfb      	ldrb	r3, [r7, #19]
 8002974:	2b02      	cmp	r3, #2
 8002976:	f040 80c7 	bne.w	8002b08 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a69      	ldr	r2, [pc, #420]	@ (8002b24 <HAL_CAN_ConfigFilter+0x1d0>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d001      	beq.n	8002988 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8002984:	4b68      	ldr	r3, [pc, #416]	@ (8002b28 <HAL_CAN_ConfigFilter+0x1d4>)
 8002986:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800298e:	f043 0201 	orr.w	r2, r3, #1
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	4a63      	ldr	r2, [pc, #396]	@ (8002b28 <HAL_CAN_ConfigFilter+0x1d4>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d111      	bne.n	80029c4 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80029a6:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ba:	021b      	lsls	r3, r3, #8
 80029bc:	431a      	orrs	r2, r3
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	f003 031f 	and.w	r3, r3, #31
 80029cc:	2201      	movs	r2, #1
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	43db      	mvns	r3, r3
 80029de:	401a      	ands	r2, r3
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	69db      	ldr	r3, [r3, #28]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d123      	bne.n	8002a36 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	43db      	mvns	r3, r3
 80029f8:	401a      	ands	r2, r3
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002a10:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	3248      	adds	r2, #72	@ 0x48
 8002a16:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a2a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a2c:	6979      	ldr	r1, [r7, #20]
 8002a2e:	3348      	adds	r3, #72	@ 0x48
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	440b      	add	r3, r1
 8002a34:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d122      	bne.n	8002a84 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	431a      	orrs	r2, r3
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a5e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	3248      	adds	r2, #72	@ 0x48
 8002a64:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a78:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a7a:	6979      	ldr	r1, [r7, #20]
 8002a7c:	3348      	adds	r3, #72	@ 0x48
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	440b      	add	r3, r1
 8002a82:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d109      	bne.n	8002aa0 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	43db      	mvns	r3, r3
 8002a96:	401a      	ands	r2, r3
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002a9e:	e007      	b.n	8002ab0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d109      	bne.n	8002acc <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	401a      	ands	r2, r3
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002aca:	e007      	b.n	8002adc <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d107      	bne.n	8002af4 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	431a      	orrs	r2, r3
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002afa:	f023 0201 	bic.w	r2, r3, #1
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002b04:	2300      	movs	r3, #0
 8002b06:	e006      	b.n	8002b16 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
  }
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	371c      	adds	r7, #28
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	40003400 	.word	0x40003400
 8002b28:	40006400 	.word	0x40006400

08002b2c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d12e      	bne.n	8002b9e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2202      	movs	r2, #2
 8002b44:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 0201 	bic.w	r2, r2, #1
 8002b56:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b58:	f7ff f9c6 	bl	8001ee8 <HAL_GetTick>
 8002b5c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b5e:	e012      	b.n	8002b86 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b60:	f7ff f9c2 	bl	8001ee8 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b0a      	cmp	r3, #10
 8002b6c:	d90b      	bls.n	8002b86 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2205      	movs	r2, #5
 8002b7e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e012      	b.n	8002bac <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1e5      	bne.n	8002b60 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e006      	b.n	8002bac <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
  }
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b089      	sub	sp, #36	@ 0x24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
 8002bc0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bd2:	7ffb      	ldrb	r3, [r7, #31]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d003      	beq.n	8002be0 <HAL_CAN_AddTxMessage+0x2c>
 8002bd8:	7ffb      	ldrb	r3, [r7, #31]
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	f040 80ad 	bne.w	8002d3a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10a      	bne.n	8002c00 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d105      	bne.n	8002c00 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 8095 	beq.w	8002d2a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	0e1b      	lsrs	r3, r3, #24
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	409a      	lsls	r2, r3
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10d      	bne.n	8002c38 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c26:	68f9      	ldr	r1, [r7, #12]
 8002c28:	6809      	ldr	r1, [r1, #0]
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	3318      	adds	r3, #24
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	440b      	add	r3, r1
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	e00f      	b.n	8002c58 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c42:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c48:	68f9      	ldr	r1, [r7, #12]
 8002c4a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002c4c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	3318      	adds	r3, #24
 8002c52:	011b      	lsls	r3, r3, #4
 8002c54:	440b      	add	r3, r1
 8002c56:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6819      	ldr	r1, [r3, #0]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	691a      	ldr	r2, [r3, #16]
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	3318      	adds	r3, #24
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	440b      	add	r3, r1
 8002c68:	3304      	adds	r3, #4
 8002c6a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	7d1b      	ldrb	r3, [r3, #20]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d111      	bne.n	8002c98 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	3318      	adds	r3, #24
 8002c7c:	011b      	lsls	r3, r3, #4
 8002c7e:	4413      	add	r3, r2
 8002c80:	3304      	adds	r3, #4
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	6811      	ldr	r1, [r2, #0]
 8002c88:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	3318      	adds	r3, #24
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	440b      	add	r3, r1
 8002c94:	3304      	adds	r3, #4
 8002c96:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	3307      	adds	r3, #7
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	061a      	lsls	r2, r3, #24
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3306      	adds	r3, #6
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	041b      	lsls	r3, r3, #16
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	3305      	adds	r3, #5
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	3204      	adds	r2, #4
 8002cb8:	7812      	ldrb	r2, [r2, #0]
 8002cba:	4610      	mov	r0, r2
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	6811      	ldr	r1, [r2, #0]
 8002cc0:	ea43 0200 	orr.w	r2, r3, r0
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	440b      	add	r3, r1
 8002cca:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002cce:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3303      	adds	r3, #3
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	061a      	lsls	r2, r3, #24
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	3302      	adds	r3, #2
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	041b      	lsls	r3, r3, #16
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	021b      	lsls	r3, r3, #8
 8002cea:	4313      	orrs	r3, r2
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	7812      	ldrb	r2, [r2, #0]
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	6811      	ldr	r1, [r2, #0]
 8002cf6:	ea43 0200 	orr.w	r2, r3, r0
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	440b      	add	r3, r1
 8002d00:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002d04:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	3318      	adds	r3, #24
 8002d0e:	011b      	lsls	r3, r3, #4
 8002d10:	4413      	add	r3, r2
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	6811      	ldr	r1, [r2, #0]
 8002d18:	f043 0201 	orr.w	r2, r3, #1
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	3318      	adds	r3, #24
 8002d20:	011b      	lsls	r3, r3, #4
 8002d22:	440b      	add	r3, r1
 8002d24:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002d26:	2300      	movs	r3, #0
 8002d28:	e00e      	b.n	8002d48 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e006      	b.n	8002d48 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
  }
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3724      	adds	r7, #36	@ 0x24
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d68:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d6a:	7afb      	ldrb	r3, [r7, #11]
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d002      	beq.n	8002d76 <HAL_CAN_IsTxMessagePending+0x22>
 8002d70:	7afb      	ldrb	r3, [r7, #11]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d10b      	bne.n	8002d8e <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	069b      	lsls	r3, r3, #26
 8002d80:	401a      	ands	r2, r3
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	069b      	lsls	r3, r3, #26
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d001      	beq.n	8002d8e <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
 8002da8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002db0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002db2:	7dfb      	ldrb	r3, [r7, #23]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d003      	beq.n	8002dc0 <HAL_CAN_GetRxMessage+0x24>
 8002db8:	7dfb      	ldrb	r3, [r7, #23]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	f040 80f3 	bne.w	8002fa6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10e      	bne.n	8002de4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	f003 0303 	and.w	r3, r3, #3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d116      	bne.n	8002e02 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e0e7      	b.n	8002fb4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d107      	bne.n	8002e02 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e0d8      	b.n	8002fb4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	331b      	adds	r3, #27
 8002e0a:	011b      	lsls	r3, r3, #4
 8002e0c:	4413      	add	r3, r2
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0204 	and.w	r2, r3, #4
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10c      	bne.n	8002e3a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	331b      	adds	r3, #27
 8002e28:	011b      	lsls	r3, r3, #4
 8002e2a:	4413      	add	r3, r2
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	0d5b      	lsrs	r3, r3, #21
 8002e30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	e00b      	b.n	8002e52 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	331b      	adds	r3, #27
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	4413      	add	r3, r2
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	08db      	lsrs	r3, r3, #3
 8002e4a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	331b      	adds	r3, #27
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	4413      	add	r3, r2
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0202 	and.w	r2, r3, #2
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	331b      	adds	r3, #27
 8002e70:	011b      	lsls	r3, r3, #4
 8002e72:	4413      	add	r3, r2
 8002e74:	3304      	adds	r3, #4
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 020f 	and.w	r2, r3, #15
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	331b      	adds	r3, #27
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	0a1b      	lsrs	r3, r3, #8
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	331b      	adds	r3, #27
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	4413      	add	r3, r2
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	0c1b      	lsrs	r3, r3, #16
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	011b      	lsls	r3, r3, #4
 8002eb8:	4413      	add	r3, r2
 8002eba:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	b2da      	uxtb	r2, r3
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	011b      	lsls	r3, r3, #4
 8002ece:	4413      	add	r3, r2
 8002ed0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	0a1a      	lsrs	r2, r3, #8
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	3301      	adds	r3, #1
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	4413      	add	r3, r2
 8002eea:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	0c1a      	lsrs	r2, r3, #16
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	b2d2      	uxtb	r2, r2
 8002ef8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	011b      	lsls	r3, r3, #4
 8002f02:	4413      	add	r3, r2
 8002f04:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	0e1a      	lsrs	r2, r3, #24
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	3303      	adds	r3, #3
 8002f10:	b2d2      	uxtb	r2, r2
 8002f12:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	011b      	lsls	r3, r3, #4
 8002f1c:	4413      	add	r3, r2
 8002f1e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	3304      	adds	r3, #4
 8002f28:	b2d2      	uxtb	r2, r2
 8002f2a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	011b      	lsls	r3, r3, #4
 8002f34:	4413      	add	r3, r2
 8002f36:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	0a1a      	lsrs	r2, r3, #8
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	3305      	adds	r3, #5
 8002f42:	b2d2      	uxtb	r2, r2
 8002f44:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	4413      	add	r3, r2
 8002f50:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	0c1a      	lsrs	r2, r3, #16
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	3306      	adds	r3, #6
 8002f5c:	b2d2      	uxtb	r2, r2
 8002f5e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	4413      	add	r3, r2
 8002f6a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	0e1a      	lsrs	r2, r3, #24
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	3307      	adds	r3, #7
 8002f76:	b2d2      	uxtb	r2, r2
 8002f78:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d108      	bne.n	8002f92 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68da      	ldr	r2, [r3, #12]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0220 	orr.w	r2, r2, #32
 8002f8e:	60da      	str	r2, [r3, #12]
 8002f90:	e007      	b.n	8002fa2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0220 	orr.w	r2, r2, #32
 8002fa0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	e006      	b.n	8002fb4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002faa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
  }
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	371c      	adds	r7, #28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fd0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d002      	beq.n	8002fde <HAL_CAN_ActivateNotification+0x1e>
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d109      	bne.n	8002ff2 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6959      	ldr	r1, [r3, #20]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	683a      	ldr	r2, [r7, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	e006      	b.n	8003000 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
  }
}
 8003000:	4618      	mov	r0, r3
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b08a      	sub	sp, #40	@ 0x28
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003014:	2300      	movs	r3, #0
 8003016:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003048:	6a3b      	ldr	r3, [r7, #32]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d07c      	beq.n	800314c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b00      	cmp	r3, #0
 800305a:	d023      	beq.n	80030a4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2201      	movs	r2, #1
 8003062:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f983 	bl	800337a <HAL_CAN_TxMailbox0CompleteCallback>
 8003074:	e016      	b.n	80030a4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d004      	beq.n	800308a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003082:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003086:	627b      	str	r3, [r7, #36]	@ 0x24
 8003088:	e00c      	b.n	80030a4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d004      	beq.n	800309e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003096:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800309a:	627b      	str	r3, [r7, #36]	@ 0x24
 800309c:	e002      	b.n	80030a4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f989 	bl	80033b6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d024      	beq.n	80030f8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f963 	bl	800338e <HAL_CAN_TxMailbox1CompleteCallback>
 80030c8:	e016      	b.n	80030f8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d004      	beq.n	80030de <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80030d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24
 80030dc:	e00c      	b.n	80030f8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d004      	beq.n	80030f2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80030f0:	e002      	b.n	80030f8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f969 	bl	80033ca <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d024      	beq.n	800314c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800310a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f943 	bl	80033a2 <HAL_CAN_TxMailbox2CompleteCallback>
 800311c:	e016      	b.n	800314c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d004      	beq.n	8003132 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003130:	e00c      	b.n	800314c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d004      	beq.n	8003146 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800313c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003142:	627b      	str	r3, [r7, #36]	@ 0x24
 8003144:	e002      	b.n	800314c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 f949 	bl	80033de <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800314c:	6a3b      	ldr	r3, [r7, #32]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00c      	beq.n	8003170 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f003 0310 	and.w	r3, r3, #16
 800315c:	2b00      	cmp	r3, #0
 800315e:	d007      	beq.n	8003170 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003166:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2210      	movs	r2, #16
 800316e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003170:	6a3b      	ldr	r3, [r7, #32]
 8003172:	f003 0304 	and.w	r3, r3, #4
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00b      	beq.n	8003192 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f003 0308 	and.w	r3, r3, #8
 8003180:	2b00      	cmp	r3, #0
 8003182:	d006      	beq.n	8003192 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2208      	movs	r2, #8
 800318a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f000 f930 	bl	80033f2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d009      	beq.n	80031b0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f003 0303 	and.w	r3, r3, #3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d002      	beq.n	80031b0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fd fc8a 	bl	8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80031b0:	6a3b      	ldr	r3, [r7, #32]
 80031b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00c      	beq.n	80031d4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	f003 0310 	and.w	r3, r3, #16
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d007      	beq.n	80031d4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80031c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031ca:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2210      	movs	r2, #16
 80031d2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	f003 0320 	and.w	r3, r3, #32
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00b      	beq.n	80031f6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	f003 0308 	and.w	r3, r3, #8
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d006      	beq.n	80031f6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2208      	movs	r2, #8
 80031ee:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f908 	bl	8003406 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80031f6:	6a3b      	ldr	r3, [r7, #32]
 80031f8:	f003 0310 	and.w	r3, r3, #16
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d009      	beq.n	8003214 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d002      	beq.n	8003214 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f7fd fc98 	bl	8000b44 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003214:	6a3b      	ldr	r3, [r7, #32]
 8003216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d00b      	beq.n	8003236 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	f003 0310 	and.w	r3, r3, #16
 8003224:	2b00      	cmp	r3, #0
 8003226:	d006      	beq.n	8003236 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2210      	movs	r2, #16
 800322e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f8f2 	bl	800341a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00b      	beq.n	8003258 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	f003 0308 	and.w	r3, r3, #8
 8003246:	2b00      	cmp	r3, #0
 8003248:	d006      	beq.n	8003258 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2208      	movs	r2, #8
 8003250:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f8eb 	bl	800342e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003258:	6a3b      	ldr	r3, [r7, #32]
 800325a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d07b      	beq.n	800335a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	f003 0304 	and.w	r3, r3, #4
 8003268:	2b00      	cmp	r3, #0
 800326a:	d072      	beq.n	8003352 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003272:	2b00      	cmp	r3, #0
 8003274:	d008      	beq.n	8003288 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003282:	f043 0301 	orr.w	r3, r3, #1
 8003286:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800328e:	2b00      	cmp	r3, #0
 8003290:	d008      	beq.n	80032a4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003298:	2b00      	cmp	r3, #0
 800329a:	d003      	beq.n	80032a4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800329c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329e:	f043 0302 	orr.w	r3, r3, #2
 80032a2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d008      	beq.n	80032c0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80032b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ba:	f043 0304 	orr.w	r3, r3, #4
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d043      	beq.n	8003352 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d03e      	beq.n	8003352 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032da:	2b60      	cmp	r3, #96	@ 0x60
 80032dc:	d02b      	beq.n	8003336 <HAL_CAN_IRQHandler+0x32a>
 80032de:	2b60      	cmp	r3, #96	@ 0x60
 80032e0:	d82e      	bhi.n	8003340 <HAL_CAN_IRQHandler+0x334>
 80032e2:	2b50      	cmp	r3, #80	@ 0x50
 80032e4:	d022      	beq.n	800332c <HAL_CAN_IRQHandler+0x320>
 80032e6:	2b50      	cmp	r3, #80	@ 0x50
 80032e8:	d82a      	bhi.n	8003340 <HAL_CAN_IRQHandler+0x334>
 80032ea:	2b40      	cmp	r3, #64	@ 0x40
 80032ec:	d019      	beq.n	8003322 <HAL_CAN_IRQHandler+0x316>
 80032ee:	2b40      	cmp	r3, #64	@ 0x40
 80032f0:	d826      	bhi.n	8003340 <HAL_CAN_IRQHandler+0x334>
 80032f2:	2b30      	cmp	r3, #48	@ 0x30
 80032f4:	d010      	beq.n	8003318 <HAL_CAN_IRQHandler+0x30c>
 80032f6:	2b30      	cmp	r3, #48	@ 0x30
 80032f8:	d822      	bhi.n	8003340 <HAL_CAN_IRQHandler+0x334>
 80032fa:	2b10      	cmp	r3, #16
 80032fc:	d002      	beq.n	8003304 <HAL_CAN_IRQHandler+0x2f8>
 80032fe:	2b20      	cmp	r3, #32
 8003300:	d005      	beq.n	800330e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003302:	e01d      	b.n	8003340 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	f043 0308 	orr.w	r3, r3, #8
 800330a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800330c:	e019      	b.n	8003342 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	f043 0310 	orr.w	r3, r3, #16
 8003314:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003316:	e014      	b.n	8003342 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800331a:	f043 0320 	orr.w	r3, r3, #32
 800331e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003320:	e00f      	b.n	8003342 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003328:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800332a:	e00a      	b.n	8003342 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800332c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003332:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003334:	e005      	b.n	8003342 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800333c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800333e:	e000      	b.n	8003342 <HAL_CAN_IRQHandler+0x336>
            break;
 8003340:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	699a      	ldr	r2, [r3, #24]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003350:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2204      	movs	r2, #4
 8003358:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335c:	2b00      	cmp	r3, #0
 800335e:	d008      	beq.n	8003372 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f000 f868 	bl	8003442 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003372:	bf00      	nop
 8003374:	3728      	adds	r7, #40	@ 0x28
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800337a:	b480      	push	{r7}
 800337c:	b083      	sub	sp, #12
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003382:	bf00      	nop
 8003384:	370c      	adds	r7, #12
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr

0800338e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800338e:	b480      	push	{r7}
 8003390:	b083      	sub	sp, #12
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003396:	bf00      	nop
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80033aa:	bf00      	nop
 80033ac:	370c      	adds	r7, #12
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b083      	sub	sp, #12
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80033be:	bf00      	nop
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033ca:	b480      	push	{r7}
 80033cc:	b083      	sub	sp, #12
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80033de:	b480      	push	{r7}
 80033e0:	b083      	sub	sp, #12
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80033e6:	bf00      	nop
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b083      	sub	sp, #12
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80033fa:	bf00      	nop
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003406:	b480      	push	{r7}
 8003408:	b083      	sub	sp, #12
 800340a:	af00      	add	r7, sp, #0
 800340c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800342e:	b480      	push	{r7}
 8003430:	b083      	sub	sp, #12
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr

08003442 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
	...

08003458 <__NVIC_SetPriorityGrouping>:
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003468:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <__NVIC_SetPriorityGrouping+0x40>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800346e:	68ba      	ldr	r2, [r7, #8]
 8003470:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003474:	4013      	ands	r3, r2
 8003476:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003480:	4b06      	ldr	r3, [pc, #24]	@ (800349c <__NVIC_SetPriorityGrouping+0x44>)
 8003482:	4313      	orrs	r3, r2
 8003484:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003486:	4a04      	ldr	r2, [pc, #16]	@ (8003498 <__NVIC_SetPriorityGrouping+0x40>)
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	60d3      	str	r3, [r2, #12]
}
 800348c:	bf00      	nop
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000ed00 	.word	0xe000ed00
 800349c:	05fa0000 	.word	0x05fa0000

080034a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034a4:	4b04      	ldr	r3, [pc, #16]	@ (80034b8 <__NVIC_GetPriorityGrouping+0x18>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	0a1b      	lsrs	r3, r3, #8
 80034aa:	f003 0307 	and.w	r3, r3, #7
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	4603      	mov	r3, r0
 80034c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	db0b      	blt.n	80034e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ce:	79fb      	ldrb	r3, [r7, #7]
 80034d0:	f003 021f 	and.w	r2, r3, #31
 80034d4:	4907      	ldr	r1, [pc, #28]	@ (80034f4 <__NVIC_EnableIRQ+0x38>)
 80034d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034da:	095b      	lsrs	r3, r3, #5
 80034dc:	2001      	movs	r0, #1
 80034de:	fa00 f202 	lsl.w	r2, r0, r2
 80034e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	e000e100 	.word	0xe000e100

080034f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	6039      	str	r1, [r7, #0]
 8003502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003508:	2b00      	cmp	r3, #0
 800350a:	db0a      	blt.n	8003522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	b2da      	uxtb	r2, r3
 8003510:	490c      	ldr	r1, [pc, #48]	@ (8003544 <__NVIC_SetPriority+0x4c>)
 8003512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003516:	0112      	lsls	r2, r2, #4
 8003518:	b2d2      	uxtb	r2, r2
 800351a:	440b      	add	r3, r1
 800351c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003520:	e00a      	b.n	8003538 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	b2da      	uxtb	r2, r3
 8003526:	4908      	ldr	r1, [pc, #32]	@ (8003548 <__NVIC_SetPriority+0x50>)
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	3b04      	subs	r3, #4
 8003530:	0112      	lsls	r2, r2, #4
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	440b      	add	r3, r1
 8003536:	761a      	strb	r2, [r3, #24]
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	e000e100 	.word	0xe000e100
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800354c:	b480      	push	{r7}
 800354e:	b089      	sub	sp, #36	@ 0x24
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f1c3 0307 	rsb	r3, r3, #7
 8003566:	2b04      	cmp	r3, #4
 8003568:	bf28      	it	cs
 800356a:	2304      	movcs	r3, #4
 800356c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	3304      	adds	r3, #4
 8003572:	2b06      	cmp	r3, #6
 8003574:	d902      	bls.n	800357c <NVIC_EncodePriority+0x30>
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	3b03      	subs	r3, #3
 800357a:	e000      	b.n	800357e <NVIC_EncodePriority+0x32>
 800357c:	2300      	movs	r3, #0
 800357e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003580:	f04f 32ff 	mov.w	r2, #4294967295
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43da      	mvns	r2, r3
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	401a      	ands	r2, r3
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003594:	f04f 31ff 	mov.w	r1, #4294967295
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	fa01 f303 	lsl.w	r3, r1, r3
 800359e:	43d9      	mvns	r1, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a4:	4313      	orrs	r3, r2
         );
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3724      	adds	r7, #36	@ 0x24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7ff ff4c 	bl	8003458 <__NVIC_SetPriorityGrouping>
}
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	60b9      	str	r1, [r7, #8]
 80035d2:	607a      	str	r2, [r7, #4]
 80035d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035da:	f7ff ff61 	bl	80034a0 <__NVIC_GetPriorityGrouping>
 80035de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	68b9      	ldr	r1, [r7, #8]
 80035e4:	6978      	ldr	r0, [r7, #20]
 80035e6:	f7ff ffb1 	bl	800354c <NVIC_EncodePriority>
 80035ea:	4602      	mov	r2, r0
 80035ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f0:	4611      	mov	r1, r2
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7ff ff80 	bl	80034f8 <__NVIC_SetPriority>
}
 80035f8:	bf00      	nop
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800360a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff ff54 	bl	80034bc <__NVIC_EnableIRQ>
}
 8003614:	bf00      	nop
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800361c:	b480      	push	{r7}
 800361e:	b089      	sub	sp, #36	@ 0x24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003626:	2300      	movs	r3, #0
 8003628:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800362a:	2300      	movs	r3, #0
 800362c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800362e:	2300      	movs	r3, #0
 8003630:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003632:	2300      	movs	r3, #0
 8003634:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003636:	2300      	movs	r3, #0
 8003638:	61fb      	str	r3, [r7, #28]
 800363a:	e175      	b.n	8003928 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800363c:	2201      	movs	r2, #1
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	4013      	ands	r3, r2
 800364e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	429a      	cmp	r2, r3
 8003656:	f040 8164 	bne.w	8003922 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	2b01      	cmp	r3, #1
 8003664:	d005      	beq.n	8003672 <HAL_GPIO_Init+0x56>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f003 0303 	and.w	r3, r3, #3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d130      	bne.n	80036d4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	2203      	movs	r2, #3
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43db      	mvns	r3, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4013      	ands	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	68da      	ldr	r2, [r3, #12]
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	005b      	lsls	r3, r3, #1
 8003692:	fa02 f303 	lsl.w	r3, r2, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4313      	orrs	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036a8:	2201      	movs	r2, #1
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	43db      	mvns	r3, r3
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	4013      	ands	r3, r2
 80036b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	091b      	lsrs	r3, r3, #4
 80036be:	f003 0201 	and.w	r2, r3, #1
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 0303 	and.w	r3, r3, #3
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d017      	beq.n	8003710 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	2203      	movs	r2, #3
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	689a      	ldr	r2, [r3, #8]
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	005b      	lsls	r3, r3, #1
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4313      	orrs	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f003 0303 	and.w	r3, r3, #3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d123      	bne.n	8003764 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	08da      	lsrs	r2, r3, #3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3208      	adds	r2, #8
 8003724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003728:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	f003 0307 	and.w	r3, r3, #7
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	220f      	movs	r2, #15
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	43db      	mvns	r3, r3
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4013      	ands	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	691a      	ldr	r2, [r3, #16]
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	f003 0307 	and.w	r3, r3, #7
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4313      	orrs	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	08da      	lsrs	r2, r3, #3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3208      	adds	r2, #8
 800375e:	69b9      	ldr	r1, [r7, #24]
 8003760:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	2203      	movs	r2, #3
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f003 0203 	and.w	r2, r3, #3
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 80be 	beq.w	8003922 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a6:	4b66      	ldr	r3, [pc, #408]	@ (8003940 <HAL_GPIO_Init+0x324>)
 80037a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037aa:	4a65      	ldr	r2, [pc, #404]	@ (8003940 <HAL_GPIO_Init+0x324>)
 80037ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037b2:	4b63      	ldr	r3, [pc, #396]	@ (8003940 <HAL_GPIO_Init+0x324>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80037be:	4a61      	ldr	r2, [pc, #388]	@ (8003944 <HAL_GPIO_Init+0x328>)
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	089b      	lsrs	r3, r3, #2
 80037c4:	3302      	adds	r3, #2
 80037c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	220f      	movs	r2, #15
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a58      	ldr	r2, [pc, #352]	@ (8003948 <HAL_GPIO_Init+0x32c>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d037      	beq.n	800385a <HAL_GPIO_Init+0x23e>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a57      	ldr	r2, [pc, #348]	@ (800394c <HAL_GPIO_Init+0x330>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d031      	beq.n	8003856 <HAL_GPIO_Init+0x23a>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a56      	ldr	r2, [pc, #344]	@ (8003950 <HAL_GPIO_Init+0x334>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d02b      	beq.n	8003852 <HAL_GPIO_Init+0x236>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a55      	ldr	r2, [pc, #340]	@ (8003954 <HAL_GPIO_Init+0x338>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d025      	beq.n	800384e <HAL_GPIO_Init+0x232>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a54      	ldr	r2, [pc, #336]	@ (8003958 <HAL_GPIO_Init+0x33c>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d01f      	beq.n	800384a <HAL_GPIO_Init+0x22e>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a53      	ldr	r2, [pc, #332]	@ (800395c <HAL_GPIO_Init+0x340>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d019      	beq.n	8003846 <HAL_GPIO_Init+0x22a>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a52      	ldr	r2, [pc, #328]	@ (8003960 <HAL_GPIO_Init+0x344>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d013      	beq.n	8003842 <HAL_GPIO_Init+0x226>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a51      	ldr	r2, [pc, #324]	@ (8003964 <HAL_GPIO_Init+0x348>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d00d      	beq.n	800383e <HAL_GPIO_Init+0x222>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a50      	ldr	r2, [pc, #320]	@ (8003968 <HAL_GPIO_Init+0x34c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d007      	beq.n	800383a <HAL_GPIO_Init+0x21e>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a4f      	ldr	r2, [pc, #316]	@ (800396c <HAL_GPIO_Init+0x350>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d101      	bne.n	8003836 <HAL_GPIO_Init+0x21a>
 8003832:	2309      	movs	r3, #9
 8003834:	e012      	b.n	800385c <HAL_GPIO_Init+0x240>
 8003836:	230a      	movs	r3, #10
 8003838:	e010      	b.n	800385c <HAL_GPIO_Init+0x240>
 800383a:	2308      	movs	r3, #8
 800383c:	e00e      	b.n	800385c <HAL_GPIO_Init+0x240>
 800383e:	2307      	movs	r3, #7
 8003840:	e00c      	b.n	800385c <HAL_GPIO_Init+0x240>
 8003842:	2306      	movs	r3, #6
 8003844:	e00a      	b.n	800385c <HAL_GPIO_Init+0x240>
 8003846:	2305      	movs	r3, #5
 8003848:	e008      	b.n	800385c <HAL_GPIO_Init+0x240>
 800384a:	2304      	movs	r3, #4
 800384c:	e006      	b.n	800385c <HAL_GPIO_Init+0x240>
 800384e:	2303      	movs	r3, #3
 8003850:	e004      	b.n	800385c <HAL_GPIO_Init+0x240>
 8003852:	2302      	movs	r3, #2
 8003854:	e002      	b.n	800385c <HAL_GPIO_Init+0x240>
 8003856:	2301      	movs	r3, #1
 8003858:	e000      	b.n	800385c <HAL_GPIO_Init+0x240>
 800385a:	2300      	movs	r3, #0
 800385c:	69fa      	ldr	r2, [r7, #28]
 800385e:	f002 0203 	and.w	r2, r2, #3
 8003862:	0092      	lsls	r2, r2, #2
 8003864:	4093      	lsls	r3, r2
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	4313      	orrs	r3, r2
 800386a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800386c:	4935      	ldr	r1, [pc, #212]	@ (8003944 <HAL_GPIO_Init+0x328>)
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	089b      	lsrs	r3, r3, #2
 8003872:	3302      	adds	r3, #2
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800387a:	4b3d      	ldr	r3, [pc, #244]	@ (8003970 <HAL_GPIO_Init+0x354>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	43db      	mvns	r3, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4013      	ands	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800389e:	4a34      	ldr	r2, [pc, #208]	@ (8003970 <HAL_GPIO_Init+0x354>)
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038a4:	4b32      	ldr	r3, [pc, #200]	@ (8003970 <HAL_GPIO_Init+0x354>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038c8:	4a29      	ldr	r2, [pc, #164]	@ (8003970 <HAL_GPIO_Init+0x354>)
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038ce:	4b28      	ldr	r3, [pc, #160]	@ (8003970 <HAL_GPIO_Init+0x354>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4013      	ands	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003970 <HAL_GPIO_Init+0x354>)
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003970 <HAL_GPIO_Init+0x354>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	43db      	mvns	r3, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4013      	ands	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	4313      	orrs	r3, r2
 800391a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800391c:	4a14      	ldr	r2, [pc, #80]	@ (8003970 <HAL_GPIO_Init+0x354>)
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	3301      	adds	r3, #1
 8003926:	61fb      	str	r3, [r7, #28]
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	2b0f      	cmp	r3, #15
 800392c:	f67f ae86 	bls.w	800363c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003930:	bf00      	nop
 8003932:	bf00      	nop
 8003934:	3724      	adds	r7, #36	@ 0x24
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop
 8003940:	40023800 	.word	0x40023800
 8003944:	40013800 	.word	0x40013800
 8003948:	40020000 	.word	0x40020000
 800394c:	40020400 	.word	0x40020400
 8003950:	40020800 	.word	0x40020800
 8003954:	40020c00 	.word	0x40020c00
 8003958:	40021000 	.word	0x40021000
 800395c:	40021400 	.word	0x40021400
 8003960:	40021800 	.word	0x40021800
 8003964:	40021c00 	.word	0x40021c00
 8003968:	40022000 	.word	0x40022000
 800396c:	40022400 	.word	0x40022400
 8003970:	40013c00 	.word	0x40013c00

08003974 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	460b      	mov	r3, r1
 800397e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	887b      	ldrh	r3, [r7, #2]
 8003986:	4013      	ands	r3, r2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d002      	beq.n	8003992 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800398c:	2301      	movs	r3, #1
 800398e:	73fb      	strb	r3, [r7, #15]
 8003990:	e001      	b.n	8003996 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003992:	2300      	movs	r3, #0
 8003994:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003996:	7bfb      	ldrb	r3, [r7, #15]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3714      	adds	r7, #20
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	807b      	strh	r3, [r7, #2]
 80039b0:	4613      	mov	r3, r2
 80039b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039b4:	787b      	ldrb	r3, [r7, #1]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ba:	887a      	ldrh	r2, [r7, #2]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80039c0:	e003      	b.n	80039ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80039c2:	887b      	ldrh	r3, [r7, #2]
 80039c4:	041a      	lsls	r2, r3, #16
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	619a      	str	r2, [r3, #24]
}
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80039e0:	2300      	movs	r3, #0
 80039e2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e29b      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	f000 8087 	beq.w	8003b0a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039fc:	4b96      	ldr	r3, [pc, #600]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 030c 	and.w	r3, r3, #12
 8003a04:	2b04      	cmp	r3, #4
 8003a06:	d00c      	beq.n	8003a22 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a08:	4b93      	ldr	r3, [pc, #588]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f003 030c 	and.w	r3, r3, #12
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	d112      	bne.n	8003a3a <HAL_RCC_OscConfig+0x62>
 8003a14:	4b90      	ldr	r3, [pc, #576]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a20:	d10b      	bne.n	8003a3a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a22:	4b8d      	ldr	r3, [pc, #564]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d06c      	beq.n	8003b08 <HAL_RCC_OscConfig+0x130>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d168      	bne.n	8003b08 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e275      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a42:	d106      	bne.n	8003a52 <HAL_RCC_OscConfig+0x7a>
 8003a44:	4b84      	ldr	r3, [pc, #528]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a83      	ldr	r2, [pc, #524]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a4e:	6013      	str	r3, [r2, #0]
 8003a50:	e02e      	b.n	8003ab0 <HAL_RCC_OscConfig+0xd8>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10c      	bne.n	8003a74 <HAL_RCC_OscConfig+0x9c>
 8003a5a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a7e      	ldr	r2, [pc, #504]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a64:	6013      	str	r3, [r2, #0]
 8003a66:	4b7c      	ldr	r3, [pc, #496]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a7b      	ldr	r2, [pc, #492]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a70:	6013      	str	r3, [r2, #0]
 8003a72:	e01d      	b.n	8003ab0 <HAL_RCC_OscConfig+0xd8>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0xc0>
 8003a7e:	4b76      	ldr	r3, [pc, #472]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a75      	ldr	r2, [pc, #468]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	4b73      	ldr	r3, [pc, #460]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a72      	ldr	r2, [pc, #456]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	e00b      	b.n	8003ab0 <HAL_RCC_OscConfig+0xd8>
 8003a98:	4b6f      	ldr	r3, [pc, #444]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a6e      	ldr	r2, [pc, #440]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003a9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aa2:	6013      	str	r3, [r2, #0]
 8003aa4:	4b6c      	ldr	r3, [pc, #432]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a6b      	ldr	r2, [pc, #428]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003aaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d013      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fe fa16 	bl	8001ee8 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac0:	f7fe fa12 	bl	8001ee8 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b64      	cmp	r3, #100	@ 0x64
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e229      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad2:	4b61      	ldr	r3, [pc, #388]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0f0      	beq.n	8003ac0 <HAL_RCC_OscConfig+0xe8>
 8003ade:	e014      	b.n	8003b0a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae0:	f7fe fa02 	bl	8001ee8 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae8:	f7fe f9fe 	bl	8001ee8 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b64      	cmp	r3, #100	@ 0x64
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e215      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003afa:	4b57      	ldr	r3, [pc, #348]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1f0      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x110>
 8003b06:	e000      	b.n	8003b0a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d069      	beq.n	8003bea <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b16:	4b50      	ldr	r3, [pc, #320]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 030c 	and.w	r3, r3, #12
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00b      	beq.n	8003b3a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b22:	4b4d      	ldr	r3, [pc, #308]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b08      	cmp	r3, #8
 8003b2c:	d11c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x190>
 8003b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d116      	bne.n	8003b68 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b3a:	4b47      	ldr	r3, [pc, #284]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <HAL_RCC_OscConfig+0x17a>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d001      	beq.n	8003b52 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e1e9      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b52:	4b41      	ldr	r3, [pc, #260]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	493d      	ldr	r1, [pc, #244]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b66:	e040      	b.n	8003bea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d023      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b70:	4b39      	ldr	r3, [pc, #228]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a38      	ldr	r2, [pc, #224]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b76:	f043 0301 	orr.w	r3, r3, #1
 8003b7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7c:	f7fe f9b4 	bl	8001ee8 <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b84:	f7fe f9b0 	bl	8001ee8 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e1c7      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b96:	4b30      	ldr	r3, [pc, #192]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d0f0      	beq.n	8003b84 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	4929      	ldr	r1, [pc, #164]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	600b      	str	r3, [r1, #0]
 8003bb6:	e018      	b.n	8003bea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bb8:	4b27      	ldr	r3, [pc, #156]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a26      	ldr	r2, [pc, #152]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003bbe:	f023 0301 	bic.w	r3, r3, #1
 8003bc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc4:	f7fe f990 	bl	8001ee8 <HAL_GetTick>
 8003bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bca:	e008      	b.n	8003bde <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bcc:	f7fe f98c 	bl	8001ee8 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e1a3      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bde:	4b1e      	ldr	r3, [pc, #120]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1f0      	bne.n	8003bcc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d038      	beq.n	8003c68 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d019      	beq.n	8003c32 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bfe:	4b16      	ldr	r3, [pc, #88]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c02:	4a15      	ldr	r2, [pc, #84]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003c04:	f043 0301 	orr.w	r3, r3, #1
 8003c08:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c0a:	f7fe f96d 	bl	8001ee8 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c12:	f7fe f969 	bl	8001ee8 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e180      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c24:	4b0c      	ldr	r3, [pc, #48]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003c26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0f0      	beq.n	8003c12 <HAL_RCC_OscConfig+0x23a>
 8003c30:	e01a      	b.n	8003c68 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c32:	4b09      	ldr	r3, [pc, #36]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c36:	4a08      	ldr	r2, [pc, #32]	@ (8003c58 <HAL_RCC_OscConfig+0x280>)
 8003c38:	f023 0301 	bic.w	r3, r3, #1
 8003c3c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c3e:	f7fe f953 	bl	8001ee8 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c44:	e00a      	b.n	8003c5c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c46:	f7fe f94f 	bl	8001ee8 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d903      	bls.n	8003c5c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e166      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
 8003c58:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c5c:	4b92      	ldr	r3, [pc, #584]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003c5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d1ee      	bne.n	8003c46 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 80a4 	beq.w	8003dbe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c76:	4b8c      	ldr	r3, [pc, #560]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10d      	bne.n	8003c9e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c82:	4b89      	ldr	r3, [pc, #548]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	4a88      	ldr	r2, [pc, #544]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c8e:	4b86      	ldr	r3, [pc, #536]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c9e:	4b83      	ldr	r3, [pc, #524]	@ (8003eac <HAL_RCC_OscConfig+0x4d4>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d118      	bne.n	8003cdc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003caa:	4b80      	ldr	r3, [pc, #512]	@ (8003eac <HAL_RCC_OscConfig+0x4d4>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a7f      	ldr	r2, [pc, #508]	@ (8003eac <HAL_RCC_OscConfig+0x4d4>)
 8003cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb6:	f7fe f917 	bl	8001ee8 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbe:	f7fe f913 	bl	8001ee8 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b64      	cmp	r3, #100	@ 0x64
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e12a      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cd0:	4b76      	ldr	r3, [pc, #472]	@ (8003eac <HAL_RCC_OscConfig+0x4d4>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x31a>
 8003ce4:	4b70      	ldr	r3, [pc, #448]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce8:	4a6f      	ldr	r2, [pc, #444]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cf0:	e02d      	b.n	8003d4e <HAL_RCC_OscConfig+0x376>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10c      	bne.n	8003d14 <HAL_RCC_OscConfig+0x33c>
 8003cfa:	4b6b      	ldr	r3, [pc, #428]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfe:	4a6a      	ldr	r2, [pc, #424]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d00:	f023 0301 	bic.w	r3, r3, #1
 8003d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d06:	4b68      	ldr	r3, [pc, #416]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0a:	4a67      	ldr	r2, [pc, #412]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d0c:	f023 0304 	bic.w	r3, r3, #4
 8003d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d12:	e01c      	b.n	8003d4e <HAL_RCC_OscConfig+0x376>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	2b05      	cmp	r3, #5
 8003d1a:	d10c      	bne.n	8003d36 <HAL_RCC_OscConfig+0x35e>
 8003d1c:	4b62      	ldr	r3, [pc, #392]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d20:	4a61      	ldr	r2, [pc, #388]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d22:	f043 0304 	orr.w	r3, r3, #4
 8003d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d28:	4b5f      	ldr	r3, [pc, #380]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d2c:	4a5e      	ldr	r2, [pc, #376]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d2e:	f043 0301 	orr.w	r3, r3, #1
 8003d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d34:	e00b      	b.n	8003d4e <HAL_RCC_OscConfig+0x376>
 8003d36:	4b5c      	ldr	r3, [pc, #368]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3a:	4a5b      	ldr	r2, [pc, #364]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d3c:	f023 0301 	bic.w	r3, r3, #1
 8003d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d42:	4b59      	ldr	r3, [pc, #356]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d46:	4a58      	ldr	r2, [pc, #352]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d48:	f023 0304 	bic.w	r3, r3, #4
 8003d4c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d015      	beq.n	8003d82 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d56:	f7fe f8c7 	bl	8001ee8 <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5c:	e00a      	b.n	8003d74 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d5e:	f7fe f8c3 	bl	8001ee8 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e0d8      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d74:	4b4c      	ldr	r3, [pc, #304]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003d76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d0ee      	beq.n	8003d5e <HAL_RCC_OscConfig+0x386>
 8003d80:	e014      	b.n	8003dac <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d82:	f7fe f8b1 	bl	8001ee8 <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d88:	e00a      	b.n	8003da0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d8a:	f7fe f8ad 	bl	8001ee8 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e0c2      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da0:	4b41      	ldr	r3, [pc, #260]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1ee      	bne.n	8003d8a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003dac:	7dfb      	ldrb	r3, [r7, #23]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d105      	bne.n	8003dbe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003db2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	4a3c      	ldr	r2, [pc, #240]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003db8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dbc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 80ae 	beq.w	8003f24 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dc8:	4b37      	ldr	r3, [pc, #220]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
 8003dd0:	2b08      	cmp	r3, #8
 8003dd2:	d06d      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d14b      	bne.n	8003e74 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ddc:	4b32      	ldr	r3, [pc, #200]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a31      	ldr	r2, [pc, #196]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003de2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003de6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de8:	f7fe f87e 	bl	8001ee8 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df0:	f7fe f87a 	bl	8001ee8 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e091      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e02:	4b29      	ldr	r3, [pc, #164]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69da      	ldr	r2, [r3, #28]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	019b      	lsls	r3, r3, #6
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e24:	085b      	lsrs	r3, r3, #1
 8003e26:	3b01      	subs	r3, #1
 8003e28:	041b      	lsls	r3, r3, #16
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e30:	061b      	lsls	r3, r3, #24
 8003e32:	431a      	orrs	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e38:	071b      	lsls	r3, r3, #28
 8003e3a:	491b      	ldr	r1, [pc, #108]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e40:	4b19      	ldr	r3, [pc, #100]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a18      	ldr	r2, [pc, #96]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7fe f84c 	bl	8001ee8 <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e54:	f7fe f848 	bl	8001ee8 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e05f      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e66:	4b10      	ldr	r3, [pc, #64]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0f0      	beq.n	8003e54 <HAL_RCC_OscConfig+0x47c>
 8003e72:	e057      	b.n	8003f24 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a0b      	ldr	r2, [pc, #44]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e80:	f7fe f832 	bl	8001ee8 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e88:	f7fe f82e 	bl	8001ee8 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e045      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9a:	4b03      	ldr	r3, [pc, #12]	@ (8003ea8 <HAL_RCC_OscConfig+0x4d0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_OscConfig+0x4b0>
 8003ea6:	e03d      	b.n	8003f24 <HAL_RCC_OscConfig+0x54c>
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f30 <HAL_RCC_OscConfig+0x558>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d030      	beq.n	8003f20 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d129      	bne.n	8003f20 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d122      	bne.n	8003f20 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ee6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d119      	bne.n	8003f20 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef6:	085b      	lsrs	r3, r3, #1
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d10f      	bne.n	8003f20 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d107      	bne.n	8003f20 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e000      	b.n	8003f26 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3718      	adds	r7, #24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	40023800 	.word	0x40023800

08003f34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d101      	bne.n	8003f4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e0d0      	b.n	80040ee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f4c:	4b6a      	ldr	r3, [pc, #424]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 030f 	and.w	r3, r3, #15
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d910      	bls.n	8003f7c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5a:	4b67      	ldr	r3, [pc, #412]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f023 020f 	bic.w	r2, r3, #15
 8003f62:	4965      	ldr	r1, [pc, #404]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6a:	4b63      	ldr	r3, [pc, #396]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 030f 	and.w	r3, r3, #15
 8003f72:	683a      	ldr	r2, [r7, #0]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d001      	beq.n	8003f7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e0b8      	b.n	80040ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d020      	beq.n	8003fca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f94:	4b59      	ldr	r3, [pc, #356]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	4a58      	ldr	r2, [pc, #352]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003f9a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d005      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fac:	4b53      	ldr	r3, [pc, #332]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	4a52      	ldr	r2, [pc, #328]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003fb2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003fb6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fb8:	4b50      	ldr	r3, [pc, #320]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	494d      	ldr	r1, [pc, #308]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d040      	beq.n	8004058 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d107      	bne.n	8003fee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fde:	4b47      	ldr	r3, [pc, #284]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d115      	bne.n	8004016 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e07f      	b.n	80040ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d107      	bne.n	8004006 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff6:	4b41      	ldr	r3, [pc, #260]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d109      	bne.n	8004016 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e073      	b.n	80040ee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004006:	4b3d      	ldr	r3, [pc, #244]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e06b      	b.n	80040ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004016:	4b39      	ldr	r3, [pc, #228]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f023 0203 	bic.w	r2, r3, #3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	4936      	ldr	r1, [pc, #216]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8004024:	4313      	orrs	r3, r2
 8004026:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004028:	f7fd ff5e 	bl	8001ee8 <HAL_GetTick>
 800402c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402e:	e00a      	b.n	8004046 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004030:	f7fd ff5a 	bl	8001ee8 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403e:	4293      	cmp	r3, r2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e053      	b.n	80040ee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004046:	4b2d      	ldr	r3, [pc, #180]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 020c 	and.w	r2, r3, #12
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	429a      	cmp	r2, r3
 8004056:	d1eb      	bne.n	8004030 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004058:	4b27      	ldr	r3, [pc, #156]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d210      	bcs.n	8004088 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004066:	4b24      	ldr	r3, [pc, #144]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f023 020f 	bic.w	r2, r3, #15
 800406e:	4922      	ldr	r1, [pc, #136]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	4313      	orrs	r3, r2
 8004074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004076:	4b20      	ldr	r3, [pc, #128]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 030f 	and.w	r3, r3, #15
 800407e:	683a      	ldr	r2, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d001      	beq.n	8004088 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e032      	b.n	80040ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d008      	beq.n	80040a6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004094:	4b19      	ldr	r3, [pc, #100]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	4916      	ldr	r1, [pc, #88]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d009      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040b2:	4b12      	ldr	r3, [pc, #72]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	490e      	ldr	r1, [pc, #56]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040c6:	f000 f821 	bl	800410c <HAL_RCC_GetSysClockFreq>
 80040ca:	4602      	mov	r2, r0
 80040cc:	4b0b      	ldr	r3, [pc, #44]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	091b      	lsrs	r3, r3, #4
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	490a      	ldr	r1, [pc, #40]	@ (8004100 <HAL_RCC_ClockConfig+0x1cc>)
 80040d8:	5ccb      	ldrb	r3, [r1, r3]
 80040da:	fa22 f303 	lsr.w	r3, r2, r3
 80040de:	4a09      	ldr	r2, [pc, #36]	@ (8004104 <HAL_RCC_ClockConfig+0x1d0>)
 80040e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040e2:	4b09      	ldr	r3, [pc, #36]	@ (8004108 <HAL_RCC_ClockConfig+0x1d4>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fd fdd0 	bl	8001c8c <HAL_InitTick>

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	40023c00 	.word	0x40023c00
 80040fc:	40023800 	.word	0x40023800
 8004100:	080081ec 	.word	0x080081ec
 8004104:	20000014 	.word	0x20000014
 8004108:	20000018 	.word	0x20000018

0800410c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800410c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004110:	b090      	sub	sp, #64	@ 0x40
 8004112:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	637b      	str	r3, [r7, #52]	@ 0x34
 8004118:	2300      	movs	r3, #0
 800411a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800411c:	2300      	movs	r3, #0
 800411e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004120:	2300      	movs	r3, #0
 8004122:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004124:	4b59      	ldr	r3, [pc, #356]	@ (800428c <HAL_RCC_GetSysClockFreq+0x180>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f003 030c 	and.w	r3, r3, #12
 800412c:	2b08      	cmp	r3, #8
 800412e:	d00d      	beq.n	800414c <HAL_RCC_GetSysClockFreq+0x40>
 8004130:	2b08      	cmp	r3, #8
 8004132:	f200 80a1 	bhi.w	8004278 <HAL_RCC_GetSysClockFreq+0x16c>
 8004136:	2b00      	cmp	r3, #0
 8004138:	d002      	beq.n	8004140 <HAL_RCC_GetSysClockFreq+0x34>
 800413a:	2b04      	cmp	r3, #4
 800413c:	d003      	beq.n	8004146 <HAL_RCC_GetSysClockFreq+0x3a>
 800413e:	e09b      	b.n	8004278 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004140:	4b53      	ldr	r3, [pc, #332]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x184>)
 8004142:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004144:	e09b      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004146:	4b53      	ldr	r3, [pc, #332]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x188>)
 8004148:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800414a:	e098      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800414c:	4b4f      	ldr	r3, [pc, #316]	@ (800428c <HAL_RCC_GetSysClockFreq+0x180>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004154:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004156:	4b4d      	ldr	r3, [pc, #308]	@ (800428c <HAL_RCC_GetSysClockFreq+0x180>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d028      	beq.n	80041b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004162:	4b4a      	ldr	r3, [pc, #296]	@ (800428c <HAL_RCC_GetSysClockFreq+0x180>)
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	099b      	lsrs	r3, r3, #6
 8004168:	2200      	movs	r2, #0
 800416a:	623b      	str	r3, [r7, #32]
 800416c:	627a      	str	r2, [r7, #36]	@ 0x24
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004174:	2100      	movs	r1, #0
 8004176:	4b47      	ldr	r3, [pc, #284]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x188>)
 8004178:	fb03 f201 	mul.w	r2, r3, r1
 800417c:	2300      	movs	r3, #0
 800417e:	fb00 f303 	mul.w	r3, r0, r3
 8004182:	4413      	add	r3, r2
 8004184:	4a43      	ldr	r2, [pc, #268]	@ (8004294 <HAL_RCC_GetSysClockFreq+0x188>)
 8004186:	fba0 1202 	umull	r1, r2, r0, r2
 800418a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800418c:	460a      	mov	r2, r1
 800418e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004190:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004192:	4413      	add	r3, r2
 8004194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004198:	2200      	movs	r2, #0
 800419a:	61bb      	str	r3, [r7, #24]
 800419c:	61fa      	str	r2, [r7, #28]
 800419e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80041a6:	f7fc f84b 	bl	8000240 <__aeabi_uldivmod>
 80041aa:	4602      	mov	r2, r0
 80041ac:	460b      	mov	r3, r1
 80041ae:	4613      	mov	r3, r2
 80041b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041b2:	e053      	b.n	800425c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041b4:	4b35      	ldr	r3, [pc, #212]	@ (800428c <HAL_RCC_GetSysClockFreq+0x180>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	099b      	lsrs	r3, r3, #6
 80041ba:	2200      	movs	r2, #0
 80041bc:	613b      	str	r3, [r7, #16]
 80041be:	617a      	str	r2, [r7, #20]
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80041c6:	f04f 0b00 	mov.w	fp, #0
 80041ca:	4652      	mov	r2, sl
 80041cc:	465b      	mov	r3, fp
 80041ce:	f04f 0000 	mov.w	r0, #0
 80041d2:	f04f 0100 	mov.w	r1, #0
 80041d6:	0159      	lsls	r1, r3, #5
 80041d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041dc:	0150      	lsls	r0, r2, #5
 80041de:	4602      	mov	r2, r0
 80041e0:	460b      	mov	r3, r1
 80041e2:	ebb2 080a 	subs.w	r8, r2, sl
 80041e6:	eb63 090b 	sbc.w	r9, r3, fp
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	f04f 0300 	mov.w	r3, #0
 80041f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041fe:	ebb2 0408 	subs.w	r4, r2, r8
 8004202:	eb63 0509 	sbc.w	r5, r3, r9
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	f04f 0300 	mov.w	r3, #0
 800420e:	00eb      	lsls	r3, r5, #3
 8004210:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004214:	00e2      	lsls	r2, r4, #3
 8004216:	4614      	mov	r4, r2
 8004218:	461d      	mov	r5, r3
 800421a:	eb14 030a 	adds.w	r3, r4, sl
 800421e:	603b      	str	r3, [r7, #0]
 8004220:	eb45 030b 	adc.w	r3, r5, fp
 8004224:	607b      	str	r3, [r7, #4]
 8004226:	f04f 0200 	mov.w	r2, #0
 800422a:	f04f 0300 	mov.w	r3, #0
 800422e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004232:	4629      	mov	r1, r5
 8004234:	028b      	lsls	r3, r1, #10
 8004236:	4621      	mov	r1, r4
 8004238:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800423c:	4621      	mov	r1, r4
 800423e:	028a      	lsls	r2, r1, #10
 8004240:	4610      	mov	r0, r2
 8004242:	4619      	mov	r1, r3
 8004244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004246:	2200      	movs	r2, #0
 8004248:	60bb      	str	r3, [r7, #8]
 800424a:	60fa      	str	r2, [r7, #12]
 800424c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004250:	f7fb fff6 	bl	8000240 <__aeabi_uldivmod>
 8004254:	4602      	mov	r2, r0
 8004256:	460b      	mov	r3, r1
 8004258:	4613      	mov	r3, r2
 800425a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800425c:	4b0b      	ldr	r3, [pc, #44]	@ (800428c <HAL_RCC_GetSysClockFreq+0x180>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	0c1b      	lsrs	r3, r3, #16
 8004262:	f003 0303 	and.w	r3, r3, #3
 8004266:	3301      	adds	r3, #1
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800426c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800426e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004270:	fbb2 f3f3 	udiv	r3, r2, r3
 8004274:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004276:	e002      	b.n	800427e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004278:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <HAL_RCC_GetSysClockFreq+0x184>)
 800427a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800427c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800427e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004280:	4618      	mov	r0, r3
 8004282:	3740      	adds	r7, #64	@ 0x40
 8004284:	46bd      	mov	sp, r7
 8004286:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800428a:	bf00      	nop
 800428c:	40023800 	.word	0x40023800
 8004290:	00f42400 	.word	0x00f42400
 8004294:	017d7840 	.word	0x017d7840

08004298 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800429c:	4b03      	ldr	r3, [pc, #12]	@ (80042ac <HAL_RCC_GetHCLKFreq+0x14>)
 800429e:	681b      	ldr	r3, [r3, #0]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	20000014 	.word	0x20000014

080042b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042b4:	f7ff fff0 	bl	8004298 <HAL_RCC_GetHCLKFreq>
 80042b8:	4602      	mov	r2, r0
 80042ba:	4b05      	ldr	r3, [pc, #20]	@ (80042d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	0a9b      	lsrs	r3, r3, #10
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	4903      	ldr	r1, [pc, #12]	@ (80042d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042c6:	5ccb      	ldrb	r3, [r1, r3]
 80042c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40023800 	.word	0x40023800
 80042d4:	080081fc 	.word	0x080081fc

080042d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	220f      	movs	r2, #15
 80042e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042e8:	4b12      	ldr	r3, [pc, #72]	@ (8004334 <HAL_RCC_GetClockConfig+0x5c>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 0203 	and.w	r2, r3, #3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004334 <HAL_RCC_GetClockConfig+0x5c>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004300:	4b0c      	ldr	r3, [pc, #48]	@ (8004334 <HAL_RCC_GetClockConfig+0x5c>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800430c:	4b09      	ldr	r3, [pc, #36]	@ (8004334 <HAL_RCC_GetClockConfig+0x5c>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	08db      	lsrs	r3, r3, #3
 8004312:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800431a:	4b07      	ldr	r3, [pc, #28]	@ (8004338 <HAL_RCC_GetClockConfig+0x60>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 020f 	and.w	r2, r3, #15
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	601a      	str	r2, [r3, #0]
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40023800 	.word	0x40023800
 8004338:	40023c00 	.word	0x40023c00

0800433c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e049      	b.n	80043e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fd fc6c 	bl	8001c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	3304      	adds	r3, #4
 8004378:	4619      	mov	r1, r3
 800437a:	4610      	mov	r0, r2
 800437c:	f000 fda8 	bl	8004ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
	...

080043ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d001      	beq.n	8004404 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e054      	b.n	80044ae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0201 	orr.w	r2, r2, #1
 800441a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a26      	ldr	r2, [pc, #152]	@ (80044bc <HAL_TIM_Base_Start_IT+0xd0>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d022      	beq.n	800446c <HAL_TIM_Base_Start_IT+0x80>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800442e:	d01d      	beq.n	800446c <HAL_TIM_Base_Start_IT+0x80>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a22      	ldr	r2, [pc, #136]	@ (80044c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d018      	beq.n	800446c <HAL_TIM_Base_Start_IT+0x80>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a21      	ldr	r2, [pc, #132]	@ (80044c4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d013      	beq.n	800446c <HAL_TIM_Base_Start_IT+0x80>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1f      	ldr	r2, [pc, #124]	@ (80044c8 <HAL_TIM_Base_Start_IT+0xdc>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d00e      	beq.n	800446c <HAL_TIM_Base_Start_IT+0x80>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1e      	ldr	r2, [pc, #120]	@ (80044cc <HAL_TIM_Base_Start_IT+0xe0>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d009      	beq.n	800446c <HAL_TIM_Base_Start_IT+0x80>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a1c      	ldr	r2, [pc, #112]	@ (80044d0 <HAL_TIM_Base_Start_IT+0xe4>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d004      	beq.n	800446c <HAL_TIM_Base_Start_IT+0x80>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a1b      	ldr	r2, [pc, #108]	@ (80044d4 <HAL_TIM_Base_Start_IT+0xe8>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d115      	bne.n	8004498 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689a      	ldr	r2, [r3, #8]
 8004472:	4b19      	ldr	r3, [pc, #100]	@ (80044d8 <HAL_TIM_Base_Start_IT+0xec>)
 8004474:	4013      	ands	r3, r2
 8004476:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b06      	cmp	r3, #6
 800447c:	d015      	beq.n	80044aa <HAL_TIM_Base_Start_IT+0xbe>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004484:	d011      	beq.n	80044aa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f042 0201 	orr.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004496:	e008      	b.n	80044aa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f042 0201 	orr.w	r2, r2, #1
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	e000      	b.n	80044ac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	40010000 	.word	0x40010000
 80044c0:	40000400 	.word	0x40000400
 80044c4:	40000800 	.word	0x40000800
 80044c8:	40000c00 	.word	0x40000c00
 80044cc:	40010400 	.word	0x40010400
 80044d0:	40014000 	.word	0x40014000
 80044d4:	40001800 	.word	0x40001800
 80044d8:	00010007 	.word	0x00010007

080044dc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e049      	b.n	8004582 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d106      	bne.n	8004508 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f841 	bl	800458a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	3304      	adds	r3, #4
 8004518:	4619      	mov	r1, r3
 800451a:	4610      	mov	r0, r2
 800451c:	f000 fcd8 	bl	8004ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800458a:	b480      	push	{r7}
 800458c:	b083      	sub	sp, #12
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004592:	bf00      	nop
 8004594:	370c      	adds	r7, #12
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
	...

080045a0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d109      	bne.n	80045c8 <HAL_TIM_OC_Start_IT+0x28>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b01      	cmp	r3, #1
 80045be:	bf14      	ite	ne
 80045c0:	2301      	movne	r3, #1
 80045c2:	2300      	moveq	r3, #0
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	e03c      	b.n	8004642 <HAL_TIM_OC_Start_IT+0xa2>
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	2b04      	cmp	r3, #4
 80045cc:	d109      	bne.n	80045e2 <HAL_TIM_OC_Start_IT+0x42>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	bf14      	ite	ne
 80045da:	2301      	movne	r3, #1
 80045dc:	2300      	moveq	r3, #0
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	e02f      	b.n	8004642 <HAL_TIM_OC_Start_IT+0xa2>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d109      	bne.n	80045fc <HAL_TIM_OC_Start_IT+0x5c>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	bf14      	ite	ne
 80045f4:	2301      	movne	r3, #1
 80045f6:	2300      	moveq	r3, #0
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	e022      	b.n	8004642 <HAL_TIM_OC_Start_IT+0xa2>
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	2b0c      	cmp	r3, #12
 8004600:	d109      	bne.n	8004616 <HAL_TIM_OC_Start_IT+0x76>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b01      	cmp	r3, #1
 800460c:	bf14      	ite	ne
 800460e:	2301      	movne	r3, #1
 8004610:	2300      	moveq	r3, #0
 8004612:	b2db      	uxtb	r3, r3
 8004614:	e015      	b.n	8004642 <HAL_TIM_OC_Start_IT+0xa2>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b10      	cmp	r3, #16
 800461a:	d109      	bne.n	8004630 <HAL_TIM_OC_Start_IT+0x90>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b01      	cmp	r3, #1
 8004626:	bf14      	ite	ne
 8004628:	2301      	movne	r3, #1
 800462a:	2300      	moveq	r3, #0
 800462c:	b2db      	uxtb	r3, r3
 800462e:	e008      	b.n	8004642 <HAL_TIM_OC_Start_IT+0xa2>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b01      	cmp	r3, #1
 800463a:	bf14      	ite	ne
 800463c:	2301      	movne	r3, #1
 800463e:	2300      	moveq	r3, #0
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e0dd      	b.n	8004806 <HAL_TIM_OC_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d104      	bne.n	800465a <HAL_TIM_OC_Start_IT+0xba>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2202      	movs	r2, #2
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004658:	e023      	b.n	80046a2 <HAL_TIM_OC_Start_IT+0x102>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2b04      	cmp	r3, #4
 800465e:	d104      	bne.n	800466a <HAL_TIM_OC_Start_IT+0xca>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004668:	e01b      	b.n	80046a2 <HAL_TIM_OC_Start_IT+0x102>
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	2b08      	cmp	r3, #8
 800466e:	d104      	bne.n	800467a <HAL_TIM_OC_Start_IT+0xda>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2202      	movs	r2, #2
 8004674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004678:	e013      	b.n	80046a2 <HAL_TIM_OC_Start_IT+0x102>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b0c      	cmp	r3, #12
 800467e:	d104      	bne.n	800468a <HAL_TIM_OC_Start_IT+0xea>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004688:	e00b      	b.n	80046a2 <HAL_TIM_OC_Start_IT+0x102>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	2b10      	cmp	r3, #16
 800468e:	d104      	bne.n	800469a <HAL_TIM_OC_Start_IT+0xfa>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004698:	e003      	b.n	80046a2 <HAL_TIM_OC_Start_IT+0x102>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2202      	movs	r2, #2
 800469e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	2b0c      	cmp	r3, #12
 80046a6:	d841      	bhi.n	800472c <HAL_TIM_OC_Start_IT+0x18c>
 80046a8:	a201      	add	r2, pc, #4	@ (adr r2, 80046b0 <HAL_TIM_OC_Start_IT+0x110>)
 80046aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ae:	bf00      	nop
 80046b0:	080046e5 	.word	0x080046e5
 80046b4:	0800472d 	.word	0x0800472d
 80046b8:	0800472d 	.word	0x0800472d
 80046bc:	0800472d 	.word	0x0800472d
 80046c0:	080046f7 	.word	0x080046f7
 80046c4:	0800472d 	.word	0x0800472d
 80046c8:	0800472d 	.word	0x0800472d
 80046cc:	0800472d 	.word	0x0800472d
 80046d0:	08004709 	.word	0x08004709
 80046d4:	0800472d 	.word	0x0800472d
 80046d8:	0800472d 	.word	0x0800472d
 80046dc:	0800472d 	.word	0x0800472d
 80046e0:	0800471b 	.word	0x0800471b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68da      	ldr	r2, [r3, #12]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0202 	orr.w	r2, r2, #2
 80046f2:	60da      	str	r2, [r3, #12]
      break;
 80046f4:	e01d      	b.n	8004732 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68da      	ldr	r2, [r3, #12]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f042 0204 	orr.w	r2, r2, #4
 8004704:	60da      	str	r2, [r3, #12]
      break;
 8004706:	e014      	b.n	8004732 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f042 0208 	orr.w	r2, r2, #8
 8004716:	60da      	str	r2, [r3, #12]
      break;
 8004718:	e00b      	b.n	8004732 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68da      	ldr	r2, [r3, #12]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f042 0210 	orr.w	r2, r2, #16
 8004728:	60da      	str	r2, [r3, #12]
      break;
 800472a:	e002      	b.n	8004732 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	73fb      	strb	r3, [r7, #15]
      break;
 8004730:	bf00      	nop
  }

  if (status == HAL_OK)
 8004732:	7bfb      	ldrb	r3, [r7, #15]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d165      	bne.n	8004804 <HAL_TIM_OC_Start_IT+0x264>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2201      	movs	r2, #1
 800473e:	6839      	ldr	r1, [r7, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 ff5d 	bl	8005600 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a31      	ldr	r2, [pc, #196]	@ (8004810 <HAL_TIM_OC_Start_IT+0x270>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d004      	beq.n	800475a <HAL_TIM_OC_Start_IT+0x1ba>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a2f      	ldr	r2, [pc, #188]	@ (8004814 <HAL_TIM_OC_Start_IT+0x274>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d101      	bne.n	800475e <HAL_TIM_OC_Start_IT+0x1be>
 800475a:	2301      	movs	r3, #1
 800475c:	e000      	b.n	8004760 <HAL_TIM_OC_Start_IT+0x1c0>
 800475e:	2300      	movs	r3, #0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d007      	beq.n	8004774 <HAL_TIM_OC_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004772:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a25      	ldr	r2, [pc, #148]	@ (8004810 <HAL_TIM_OC_Start_IT+0x270>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d022      	beq.n	80047c4 <HAL_TIM_OC_Start_IT+0x224>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004786:	d01d      	beq.n	80047c4 <HAL_TIM_OC_Start_IT+0x224>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a22      	ldr	r2, [pc, #136]	@ (8004818 <HAL_TIM_OC_Start_IT+0x278>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d018      	beq.n	80047c4 <HAL_TIM_OC_Start_IT+0x224>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a21      	ldr	r2, [pc, #132]	@ (800481c <HAL_TIM_OC_Start_IT+0x27c>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d013      	beq.n	80047c4 <HAL_TIM_OC_Start_IT+0x224>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a1f      	ldr	r2, [pc, #124]	@ (8004820 <HAL_TIM_OC_Start_IT+0x280>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d00e      	beq.n	80047c4 <HAL_TIM_OC_Start_IT+0x224>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a1a      	ldr	r2, [pc, #104]	@ (8004814 <HAL_TIM_OC_Start_IT+0x274>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d009      	beq.n	80047c4 <HAL_TIM_OC_Start_IT+0x224>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004824 <HAL_TIM_OC_Start_IT+0x284>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d004      	beq.n	80047c4 <HAL_TIM_OC_Start_IT+0x224>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a1a      	ldr	r2, [pc, #104]	@ (8004828 <HAL_TIM_OC_Start_IT+0x288>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d115      	bne.n	80047f0 <HAL_TIM_OC_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	689a      	ldr	r2, [r3, #8]
 80047ca:	4b18      	ldr	r3, [pc, #96]	@ (800482c <HAL_TIM_OC_Start_IT+0x28c>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2b06      	cmp	r3, #6
 80047d4:	d015      	beq.n	8004802 <HAL_TIM_OC_Start_IT+0x262>
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047dc:	d011      	beq.n	8004802 <HAL_TIM_OC_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f042 0201 	orr.w	r2, r2, #1
 80047ec:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ee:	e008      	b.n	8004802 <HAL_TIM_OC_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f042 0201 	orr.w	r2, r2, #1
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	e000      	b.n	8004804 <HAL_TIM_OC_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004802:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004804:	7bfb      	ldrb	r3, [r7, #15]
}
 8004806:	4618      	mov	r0, r3
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	40010000 	.word	0x40010000
 8004814:	40010400 	.word	0x40010400
 8004818:	40000400 	.word	0x40000400
 800481c:	40000800 	.word	0x40000800
 8004820:	40000c00 	.word	0x40000c00
 8004824:	40014000 	.word	0x40014000
 8004828:	40001800 	.word	0x40001800
 800482c:	00010007 	.word	0x00010007

08004830 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800483a:	2300      	movs	r3, #0
 800483c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b0c      	cmp	r3, #12
 8004842:	d841      	bhi.n	80048c8 <HAL_TIM_OC_Stop_IT+0x98>
 8004844:	a201      	add	r2, pc, #4	@ (adr r2, 800484c <HAL_TIM_OC_Stop_IT+0x1c>)
 8004846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484a:	bf00      	nop
 800484c:	08004881 	.word	0x08004881
 8004850:	080048c9 	.word	0x080048c9
 8004854:	080048c9 	.word	0x080048c9
 8004858:	080048c9 	.word	0x080048c9
 800485c:	08004893 	.word	0x08004893
 8004860:	080048c9 	.word	0x080048c9
 8004864:	080048c9 	.word	0x080048c9
 8004868:	080048c9 	.word	0x080048c9
 800486c:	080048a5 	.word	0x080048a5
 8004870:	080048c9 	.word	0x080048c9
 8004874:	080048c9 	.word	0x080048c9
 8004878:	080048c9 	.word	0x080048c9
 800487c:	080048b7 	.word	0x080048b7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68da      	ldr	r2, [r3, #12]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0202 	bic.w	r2, r2, #2
 800488e:	60da      	str	r2, [r3, #12]
      break;
 8004890:	e01d      	b.n	80048ce <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68da      	ldr	r2, [r3, #12]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0204 	bic.w	r2, r2, #4
 80048a0:	60da      	str	r2, [r3, #12]
      break;
 80048a2:	e014      	b.n	80048ce <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68da      	ldr	r2, [r3, #12]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0208 	bic.w	r2, r2, #8
 80048b2:	60da      	str	r2, [r3, #12]
      break;
 80048b4:	e00b      	b.n	80048ce <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0210 	bic.w	r2, r2, #16
 80048c4:	60da      	str	r2, [r3, #12]
      break;
 80048c6:	e002      	b.n	80048ce <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	73fb      	strb	r3, [r7, #15]
      break;
 80048cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80048ce:	7bfb      	ldrb	r3, [r7, #15]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d171      	bne.n	80049b8 <HAL_TIM_OC_Stop_IT+0x188>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2200      	movs	r2, #0
 80048da:	6839      	ldr	r1, [r7, #0]
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 fe8f 	bl	8005600 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a37      	ldr	r2, [pc, #220]	@ (80049c4 <HAL_TIM_OC_Stop_IT+0x194>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d004      	beq.n	80048f6 <HAL_TIM_OC_Stop_IT+0xc6>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a35      	ldr	r2, [pc, #212]	@ (80049c8 <HAL_TIM_OC_Stop_IT+0x198>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d101      	bne.n	80048fa <HAL_TIM_OC_Stop_IT+0xca>
 80048f6:	2301      	movs	r3, #1
 80048f8:	e000      	b.n	80048fc <HAL_TIM_OC_Stop_IT+0xcc>
 80048fa:	2300      	movs	r3, #0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d017      	beq.n	8004930 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6a1a      	ldr	r2, [r3, #32]
 8004906:	f241 1311 	movw	r3, #4369	@ 0x1111
 800490a:	4013      	ands	r3, r2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10f      	bne.n	8004930 <HAL_TIM_OC_Stop_IT+0x100>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6a1a      	ldr	r2, [r3, #32]
 8004916:	f240 4344 	movw	r3, #1092	@ 0x444
 800491a:	4013      	ands	r3, r2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d107      	bne.n	8004930 <HAL_TIM_OC_Stop_IT+0x100>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800492e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6a1a      	ldr	r2, [r3, #32]
 8004936:	f241 1311 	movw	r3, #4369	@ 0x1111
 800493a:	4013      	ands	r3, r2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10f      	bne.n	8004960 <HAL_TIM_OC_Stop_IT+0x130>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6a1a      	ldr	r2, [r3, #32]
 8004946:	f240 4344 	movw	r3, #1092	@ 0x444
 800494a:	4013      	ands	r3, r2
 800494c:	2b00      	cmp	r3, #0
 800494e:	d107      	bne.n	8004960 <HAL_TIM_OC_Stop_IT+0x130>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 0201 	bic.w	r2, r2, #1
 800495e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d104      	bne.n	8004970 <HAL_TIM_OC_Stop_IT+0x140>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800496e:	e023      	b.n	80049b8 <HAL_TIM_OC_Stop_IT+0x188>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2b04      	cmp	r3, #4
 8004974:	d104      	bne.n	8004980 <HAL_TIM_OC_Stop_IT+0x150>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800497e:	e01b      	b.n	80049b8 <HAL_TIM_OC_Stop_IT+0x188>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2b08      	cmp	r3, #8
 8004984:	d104      	bne.n	8004990 <HAL_TIM_OC_Stop_IT+0x160>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800498e:	e013      	b.n	80049b8 <HAL_TIM_OC_Stop_IT+0x188>
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	2b0c      	cmp	r3, #12
 8004994:	d104      	bne.n	80049a0 <HAL_TIM_OC_Stop_IT+0x170>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800499e:	e00b      	b.n	80049b8 <HAL_TIM_OC_Stop_IT+0x188>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	2b10      	cmp	r3, #16
 80049a4:	d104      	bne.n	80049b0 <HAL_TIM_OC_Stop_IT+0x180>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049ae:	e003      	b.n	80049b8 <HAL_TIM_OC_Stop_IT+0x188>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40010000 	.word	0x40010000
 80049c8:	40010400 	.word	0x40010400

080049cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d122      	bne.n	8004a28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d11b      	bne.n	8004a28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f06f 0202 	mvn.w	r2, #2
 80049f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d003      	beq.n	8004a16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 fa40 	bl	8004e94 <HAL_TIM_IC_CaptureCallback>
 8004a14:	e005      	b.n	8004a22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7fc f83a 	bl	8000a90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 fa43 	bl	8004ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	f003 0304 	and.w	r3, r3, #4
 8004a32:	2b04      	cmp	r3, #4
 8004a34:	d122      	bne.n	8004a7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f003 0304 	and.w	r3, r3, #4
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	d11b      	bne.n	8004a7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f06f 0204 	mvn.w	r2, #4
 8004a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2202      	movs	r2, #2
 8004a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 fa16 	bl	8004e94 <HAL_TIM_IC_CaptureCallback>
 8004a68:	e005      	b.n	8004a76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7fc f810 	bl	8000a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 fa19 	bl	8004ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f003 0308 	and.w	r3, r3, #8
 8004a86:	2b08      	cmp	r3, #8
 8004a88:	d122      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0308 	and.w	r3, r3, #8
 8004a94:	2b08      	cmp	r3, #8
 8004a96:	d11b      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f06f 0208 	mvn.w	r2, #8
 8004aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2204      	movs	r2, #4
 8004aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	f003 0303 	and.w	r3, r3, #3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f9ec 	bl	8004e94 <HAL_TIM_IC_CaptureCallback>
 8004abc:	e005      	b.n	8004aca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7fb ffe6 	bl	8000a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f9ef 	bl	8004ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	f003 0310 	and.w	r3, r3, #16
 8004ada:	2b10      	cmp	r3, #16
 8004adc:	d122      	bne.n	8004b24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f003 0310 	and.w	r3, r3, #16
 8004ae8:	2b10      	cmp	r3, #16
 8004aea:	d11b      	bne.n	8004b24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0210 	mvn.w	r2, #16
 8004af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2208      	movs	r2, #8
 8004afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	69db      	ldr	r3, [r3, #28]
 8004b02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f9c2 	bl	8004e94 <HAL_TIM_IC_CaptureCallback>
 8004b10:	e005      	b.n	8004b1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7fb ffbc 	bl	8000a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 f9c5 	bl	8004ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d10e      	bne.n	8004b50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d107      	bne.n	8004b50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f06f 0201 	mvn.w	r2, #1
 8004b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7fc ff46 	bl	80019dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b5a:	2b80      	cmp	r3, #128	@ 0x80
 8004b5c:	d10e      	bne.n	8004b7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b68:	2b80      	cmp	r3, #128	@ 0x80
 8004b6a:	d107      	bne.n	8004b7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fe7e 	bl	8005878 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b8a:	d10e      	bne.n	8004baa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b96:	2b80      	cmp	r3, #128	@ 0x80
 8004b98:	d107      	bne.n	8004baa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ba2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 fe71 	bl	800588c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb4:	2b40      	cmp	r3, #64	@ 0x40
 8004bb6:	d10e      	bne.n	8004bd6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc2:	2b40      	cmp	r3, #64	@ 0x40
 8004bc4:	d107      	bne.n	8004bd6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f973 	bl	8004ebc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	f003 0320 	and.w	r3, r3, #32
 8004be0:	2b20      	cmp	r3, #32
 8004be2:	d10e      	bne.n	8004c02 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f003 0320 	and.w	r3, r3, #32
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d107      	bne.n	8004c02 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f06f 0220 	mvn.w	r2, #32
 8004bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 fe31 	bl	8005864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c02:	bf00      	nop
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
	...

08004c0c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d101      	bne.n	8004c2a <HAL_TIM_OC_ConfigChannel+0x1e>
 8004c26:	2302      	movs	r3, #2
 8004c28:	e066      	b.n	8004cf8 <HAL_TIM_OC_ConfigChannel+0xec>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b14      	cmp	r3, #20
 8004c36:	d857      	bhi.n	8004ce8 <HAL_TIM_OC_ConfigChannel+0xdc>
 8004c38:	a201      	add	r2, pc, #4	@ (adr r2, 8004c40 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3e:	bf00      	nop
 8004c40:	08004c95 	.word	0x08004c95
 8004c44:	08004ce9 	.word	0x08004ce9
 8004c48:	08004ce9 	.word	0x08004ce9
 8004c4c:	08004ce9 	.word	0x08004ce9
 8004c50:	08004ca3 	.word	0x08004ca3
 8004c54:	08004ce9 	.word	0x08004ce9
 8004c58:	08004ce9 	.word	0x08004ce9
 8004c5c:	08004ce9 	.word	0x08004ce9
 8004c60:	08004cb1 	.word	0x08004cb1
 8004c64:	08004ce9 	.word	0x08004ce9
 8004c68:	08004ce9 	.word	0x08004ce9
 8004c6c:	08004ce9 	.word	0x08004ce9
 8004c70:	08004cbf 	.word	0x08004cbf
 8004c74:	08004ce9 	.word	0x08004ce9
 8004c78:	08004ce9 	.word	0x08004ce9
 8004c7c:	08004ce9 	.word	0x08004ce9
 8004c80:	08004ccd 	.word	0x08004ccd
 8004c84:	08004ce9 	.word	0x08004ce9
 8004c88:	08004ce9 	.word	0x08004ce9
 8004c8c:	08004ce9 	.word	0x08004ce9
 8004c90:	08004cdb 	.word	0x08004cdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68b9      	ldr	r1, [r7, #8]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 f9b8 	bl	8005010 <TIM_OC1_SetConfig>
      break;
 8004ca0:	e025      	b.n	8004cee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68b9      	ldr	r1, [r7, #8]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 fa23 	bl	80050f4 <TIM_OC2_SetConfig>
      break;
 8004cae:	e01e      	b.n	8004cee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68b9      	ldr	r1, [r7, #8]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fa94 	bl	80051e4 <TIM_OC3_SetConfig>
      break;
 8004cbc:	e017      	b.n	8004cee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68b9      	ldr	r1, [r7, #8]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f000 fb03 	bl	80052d0 <TIM_OC4_SetConfig>
      break;
 8004cca:	e010      	b.n	8004cee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fb54 	bl	8005380 <TIM_OC5_SetConfig>
      break;
 8004cd8:	e009      	b.n	8004cee <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68b9      	ldr	r1, [r7, #8]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 fb9f 	bl	8005424 <TIM_OC6_SetConfig>
      break;
 8004ce6:	e002      	b.n	8004cee <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	75fb      	strb	r3, [r7, #23]
      break;
 8004cec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d101      	bne.n	8004d1c <HAL_TIM_ConfigClockSource+0x1c>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e0b4      	b.n	8004e86 <HAL_TIM_ConfigClockSource+0x186>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2202      	movs	r2, #2
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	4b56      	ldr	r3, [pc, #344]	@ (8004e90 <HAL_TIM_ConfigClockSource+0x190>)
 8004d38:	4013      	ands	r3, r2
 8004d3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d54:	d03e      	beq.n	8004dd4 <HAL_TIM_ConfigClockSource+0xd4>
 8004d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d5a:	f200 8087 	bhi.w	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d62:	f000 8086 	beq.w	8004e72 <HAL_TIM_ConfigClockSource+0x172>
 8004d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d6a:	d87f      	bhi.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d6c:	2b70      	cmp	r3, #112	@ 0x70
 8004d6e:	d01a      	beq.n	8004da6 <HAL_TIM_ConfigClockSource+0xa6>
 8004d70:	2b70      	cmp	r3, #112	@ 0x70
 8004d72:	d87b      	bhi.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d74:	2b60      	cmp	r3, #96	@ 0x60
 8004d76:	d050      	beq.n	8004e1a <HAL_TIM_ConfigClockSource+0x11a>
 8004d78:	2b60      	cmp	r3, #96	@ 0x60
 8004d7a:	d877      	bhi.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d7c:	2b50      	cmp	r3, #80	@ 0x50
 8004d7e:	d03c      	beq.n	8004dfa <HAL_TIM_ConfigClockSource+0xfa>
 8004d80:	2b50      	cmp	r3, #80	@ 0x50
 8004d82:	d873      	bhi.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d84:	2b40      	cmp	r3, #64	@ 0x40
 8004d86:	d058      	beq.n	8004e3a <HAL_TIM_ConfigClockSource+0x13a>
 8004d88:	2b40      	cmp	r3, #64	@ 0x40
 8004d8a:	d86f      	bhi.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d8c:	2b30      	cmp	r3, #48	@ 0x30
 8004d8e:	d064      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0x15a>
 8004d90:	2b30      	cmp	r3, #48	@ 0x30
 8004d92:	d86b      	bhi.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d94:	2b20      	cmp	r3, #32
 8004d96:	d060      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0x15a>
 8004d98:	2b20      	cmp	r3, #32
 8004d9a:	d867      	bhi.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d05c      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0x15a>
 8004da0:	2b10      	cmp	r3, #16
 8004da2:	d05a      	beq.n	8004e5a <HAL_TIM_ConfigClockSource+0x15a>
 8004da4:	e062      	b.n	8004e6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004db6:	f000 fc03 	bl	80055c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004dc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	609a      	str	r2, [r3, #8]
      break;
 8004dd2:	e04f      	b.n	8004e74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004de4:	f000 fbec 	bl	80055c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689a      	ldr	r2, [r3, #8]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004df6:	609a      	str	r2, [r3, #8]
      break;
 8004df8:	e03c      	b.n	8004e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e06:	461a      	mov	r2, r3
 8004e08:	f000 fb60 	bl	80054cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2150      	movs	r1, #80	@ 0x50
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 fbb9 	bl	800558a <TIM_ITRx_SetConfig>
      break;
 8004e18:	e02c      	b.n	8004e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e26:	461a      	mov	r2, r3
 8004e28:	f000 fb7f 	bl	800552a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2160      	movs	r1, #96	@ 0x60
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 fba9 	bl	800558a <TIM_ITRx_SetConfig>
      break;
 8004e38:	e01c      	b.n	8004e74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e46:	461a      	mov	r2, r3
 8004e48:	f000 fb40 	bl	80054cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2140      	movs	r1, #64	@ 0x40
 8004e52:	4618      	mov	r0, r3
 8004e54:	f000 fb99 	bl	800558a <TIM_ITRx_SetConfig>
      break;
 8004e58:	e00c      	b.n	8004e74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4619      	mov	r1, r3
 8004e64:	4610      	mov	r0, r2
 8004e66:	f000 fb90 	bl	800558a <TIM_ITRx_SetConfig>
      break;
 8004e6a:	e003      	b.n	8004e74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e70:	e000      	b.n	8004e74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	fffeff88 	.word	0xfffeff88

08004e94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ec4:	bf00      	nop
 8004ec6:	370c      	adds	r7, #12
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a40      	ldr	r2, [pc, #256]	@ (8004fe4 <TIM_Base_SetConfig+0x114>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d013      	beq.n	8004f10 <TIM_Base_SetConfig+0x40>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eee:	d00f      	beq.n	8004f10 <TIM_Base_SetConfig+0x40>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a3d      	ldr	r2, [pc, #244]	@ (8004fe8 <TIM_Base_SetConfig+0x118>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d00b      	beq.n	8004f10 <TIM_Base_SetConfig+0x40>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a3c      	ldr	r2, [pc, #240]	@ (8004fec <TIM_Base_SetConfig+0x11c>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d007      	beq.n	8004f10 <TIM_Base_SetConfig+0x40>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a3b      	ldr	r2, [pc, #236]	@ (8004ff0 <TIM_Base_SetConfig+0x120>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d003      	beq.n	8004f10 <TIM_Base_SetConfig+0x40>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a3a      	ldr	r2, [pc, #232]	@ (8004ff4 <TIM_Base_SetConfig+0x124>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d108      	bne.n	8004f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a2f      	ldr	r2, [pc, #188]	@ (8004fe4 <TIM_Base_SetConfig+0x114>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d02b      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f30:	d027      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a2c      	ldr	r2, [pc, #176]	@ (8004fe8 <TIM_Base_SetConfig+0x118>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d023      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	4a2b      	ldr	r2, [pc, #172]	@ (8004fec <TIM_Base_SetConfig+0x11c>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d01f      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a2a      	ldr	r2, [pc, #168]	@ (8004ff0 <TIM_Base_SetConfig+0x120>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d01b      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a29      	ldr	r2, [pc, #164]	@ (8004ff4 <TIM_Base_SetConfig+0x124>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d017      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4a28      	ldr	r2, [pc, #160]	@ (8004ff8 <TIM_Base_SetConfig+0x128>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d013      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a27      	ldr	r2, [pc, #156]	@ (8004ffc <TIM_Base_SetConfig+0x12c>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d00f      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a26      	ldr	r2, [pc, #152]	@ (8005000 <TIM_Base_SetConfig+0x130>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00b      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a25      	ldr	r2, [pc, #148]	@ (8005004 <TIM_Base_SetConfig+0x134>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d007      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a24      	ldr	r2, [pc, #144]	@ (8005008 <TIM_Base_SetConfig+0x138>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d003      	beq.n	8004f82 <TIM_Base_SetConfig+0xb2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a23      	ldr	r2, [pc, #140]	@ (800500c <TIM_Base_SetConfig+0x13c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d108      	bne.n	8004f94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	689a      	ldr	r2, [r3, #8]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a0a      	ldr	r2, [pc, #40]	@ (8004fe4 <TIM_Base_SetConfig+0x114>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d003      	beq.n	8004fc8 <TIM_Base_SetConfig+0xf8>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8004ff4 <TIM_Base_SetConfig+0x124>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d103      	bne.n	8004fd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	691a      	ldr	r2, [r3, #16]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	615a      	str	r2, [r3, #20]
}
 8004fd6:	bf00      	nop
 8004fd8:	3714      	adds	r7, #20
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	40010000 	.word	0x40010000
 8004fe8:	40000400 	.word	0x40000400
 8004fec:	40000800 	.word	0x40000800
 8004ff0:	40000c00 	.word	0x40000c00
 8004ff4:	40010400 	.word	0x40010400
 8004ff8:	40014000 	.word	0x40014000
 8004ffc:	40014400 	.word	0x40014400
 8005000:	40014800 	.word	0x40014800
 8005004:	40001800 	.word	0x40001800
 8005008:	40001c00 	.word	0x40001c00
 800500c:	40002000 	.word	0x40002000

08005010 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	f023 0201 	bic.w	r2, r3, #1
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	4b2b      	ldr	r3, [pc, #172]	@ (80050e8 <TIM_OC1_SetConfig+0xd8>)
 800503c:	4013      	ands	r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f023 0303 	bic.w	r3, r3, #3
 8005046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	4313      	orrs	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	f023 0302 	bic.w	r3, r3, #2
 8005058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	4313      	orrs	r3, r2
 8005062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a21      	ldr	r2, [pc, #132]	@ (80050ec <TIM_OC1_SetConfig+0xdc>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_OC1_SetConfig+0x64>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a20      	ldr	r2, [pc, #128]	@ (80050f0 <TIM_OC1_SetConfig+0xe0>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d10c      	bne.n	800508e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f023 0308 	bic.w	r3, r3, #8
 800507a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	4313      	orrs	r3, r2
 8005084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f023 0304 	bic.w	r3, r3, #4
 800508c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a16      	ldr	r2, [pc, #88]	@ (80050ec <TIM_OC1_SetConfig+0xdc>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d003      	beq.n	800509e <TIM_OC1_SetConfig+0x8e>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a15      	ldr	r2, [pc, #84]	@ (80050f0 <TIM_OC1_SetConfig+0xe0>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d111      	bne.n	80050c2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	699b      	ldr	r3, [r3, #24]
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	4313      	orrs	r3, r2
 80050c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	621a      	str	r2, [r3, #32]
}
 80050dc:	bf00      	nop
 80050de:	371c      	adds	r7, #28
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr
 80050e8:	fffeff8f 	.word	0xfffeff8f
 80050ec:	40010000 	.word	0x40010000
 80050f0:	40010400 	.word	0x40010400

080050f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b087      	sub	sp, #28
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	f023 0210 	bic.w	r2, r3, #16
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	4b2e      	ldr	r3, [pc, #184]	@ (80051d8 <TIM_OC2_SetConfig+0xe4>)
 8005120:	4013      	ands	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800512a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	021b      	lsls	r3, r3, #8
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	4313      	orrs	r3, r2
 8005136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	f023 0320 	bic.w	r3, r3, #32
 800513e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	4313      	orrs	r3, r2
 800514a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a23      	ldr	r2, [pc, #140]	@ (80051dc <TIM_OC2_SetConfig+0xe8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d003      	beq.n	800515c <TIM_OC2_SetConfig+0x68>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a22      	ldr	r2, [pc, #136]	@ (80051e0 <TIM_OC2_SetConfig+0xec>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d10d      	bne.n	8005178 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	4313      	orrs	r3, r2
 800516e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005176:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a18      	ldr	r2, [pc, #96]	@ (80051dc <TIM_OC2_SetConfig+0xe8>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d003      	beq.n	8005188 <TIM_OC2_SetConfig+0x94>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a17      	ldr	r2, [pc, #92]	@ (80051e0 <TIM_OC2_SetConfig+0xec>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d113      	bne.n	80051b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800518e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005196:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	621a      	str	r2, [r3, #32]
}
 80051ca:	bf00      	nop
 80051cc:	371c      	adds	r7, #28
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	feff8fff 	.word	0xfeff8fff
 80051dc:	40010000 	.word	0x40010000
 80051e0:	40010400 	.word	0x40010400

080051e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b087      	sub	sp, #28
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	4b2d      	ldr	r3, [pc, #180]	@ (80052c4 <TIM_OC3_SetConfig+0xe0>)
 8005210:	4013      	ands	r3, r2
 8005212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0303 	bic.w	r3, r3, #3
 800521a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	4313      	orrs	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800522c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	021b      	lsls	r3, r3, #8
 8005234:	697a      	ldr	r2, [r7, #20]
 8005236:	4313      	orrs	r3, r2
 8005238:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a22      	ldr	r2, [pc, #136]	@ (80052c8 <TIM_OC3_SetConfig+0xe4>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d003      	beq.n	800524a <TIM_OC3_SetConfig+0x66>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a21      	ldr	r2, [pc, #132]	@ (80052cc <TIM_OC3_SetConfig+0xe8>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d10d      	bne.n	8005266 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005250:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	021b      	lsls	r3, r3, #8
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	4313      	orrs	r3, r2
 800525c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005264:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a17      	ldr	r2, [pc, #92]	@ (80052c8 <TIM_OC3_SetConfig+0xe4>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d003      	beq.n	8005276 <TIM_OC3_SetConfig+0x92>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a16      	ldr	r2, [pc, #88]	@ (80052cc <TIM_OC3_SetConfig+0xe8>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d113      	bne.n	800529e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800527c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005284:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	011b      	lsls	r3, r3, #4
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	4313      	orrs	r3, r2
 8005290:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	4313      	orrs	r3, r2
 800529c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	621a      	str	r2, [r3, #32]
}
 80052b8:	bf00      	nop
 80052ba:	371c      	adds	r7, #28
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	fffeff8f 	.word	0xfffeff8f
 80052c8:	40010000 	.word	0x40010000
 80052cc:	40010400 	.word	0x40010400

080052d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b087      	sub	sp, #28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	4b1e      	ldr	r3, [pc, #120]	@ (8005374 <TIM_OC4_SetConfig+0xa4>)
 80052fc:	4013      	ands	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005306:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	68fa      	ldr	r2, [r7, #12]
 8005310:	4313      	orrs	r3, r2
 8005312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800531a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	031b      	lsls	r3, r3, #12
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	4313      	orrs	r3, r2
 8005326:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a13      	ldr	r2, [pc, #76]	@ (8005378 <TIM_OC4_SetConfig+0xa8>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d003      	beq.n	8005338 <TIM_OC4_SetConfig+0x68>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a12      	ldr	r2, [pc, #72]	@ (800537c <TIM_OC4_SetConfig+0xac>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d109      	bne.n	800534c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800533e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	019b      	lsls	r3, r3, #6
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	4313      	orrs	r3, r2
 800534a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	621a      	str	r2, [r3, #32]
}
 8005366:	bf00      	nop
 8005368:	371c      	adds	r7, #28
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop
 8005374:	feff8fff 	.word	0xfeff8fff
 8005378:	40010000 	.word	0x40010000
 800537c:	40010400 	.word	0x40010400

08005380 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005380:	b480      	push	{r7}
 8005382:	b087      	sub	sp, #28
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005418 <TIM_OC5_SetConfig+0x98>)
 80053ac:	4013      	ands	r3, r2
 80053ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80053c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	041b      	lsls	r3, r3, #16
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a12      	ldr	r2, [pc, #72]	@ (800541c <TIM_OC5_SetConfig+0x9c>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d003      	beq.n	80053de <TIM_OC5_SetConfig+0x5e>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a11      	ldr	r2, [pc, #68]	@ (8005420 <TIM_OC5_SetConfig+0xa0>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d109      	bne.n	80053f2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	021b      	lsls	r3, r3, #8
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	621a      	str	r2, [r3, #32]
}
 800540c:	bf00      	nop
 800540e:	371c      	adds	r7, #28
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr
 8005418:	fffeff8f 	.word	0xfffeff8f
 800541c:	40010000 	.word	0x40010000
 8005420:	40010400 	.word	0x40010400

08005424 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a1b      	ldr	r3, [r3, #32]
 8005432:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	4b1c      	ldr	r3, [pc, #112]	@ (80054c0 <TIM_OC6_SetConfig+0x9c>)
 8005450:	4013      	ands	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	021b      	lsls	r3, r3, #8
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	4313      	orrs	r3, r2
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005466:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	051b      	lsls	r3, r3, #20
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a13      	ldr	r2, [pc, #76]	@ (80054c4 <TIM_OC6_SetConfig+0xa0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d003      	beq.n	8005484 <TIM_OC6_SetConfig+0x60>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a12      	ldr	r2, [pc, #72]	@ (80054c8 <TIM_OC6_SetConfig+0xa4>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d109      	bne.n	8005498 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800548a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	695b      	ldr	r3, [r3, #20]
 8005490:	029b      	lsls	r3, r3, #10
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	4313      	orrs	r3, r2
 8005496:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	685a      	ldr	r2, [r3, #4]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	621a      	str	r2, [r3, #32]
}
 80054b2:	bf00      	nop
 80054b4:	371c      	adds	r7, #28
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	feff8fff 	.word	0xfeff8fff
 80054c4:	40010000 	.word	0x40010000
 80054c8:	40010400 	.word	0x40010400

080054cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6a1b      	ldr	r3, [r3, #32]
 80054e2:	f023 0201 	bic.w	r2, r3, #1
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	011b      	lsls	r3, r3, #4
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	4313      	orrs	r3, r2
 8005500:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f023 030a 	bic.w	r3, r3, #10
 8005508:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	621a      	str	r2, [r3, #32]
}
 800551e:	bf00      	nop
 8005520:	371c      	adds	r7, #28
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800552a:	b480      	push	{r7}
 800552c:	b087      	sub	sp, #28
 800552e:	af00      	add	r7, sp, #0
 8005530:	60f8      	str	r0, [r7, #12]
 8005532:	60b9      	str	r1, [r7, #8]
 8005534:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	f023 0210 	bic.w	r2, r3, #16
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005554:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	031b      	lsls	r3, r3, #12
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	4313      	orrs	r3, r2
 800555e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005566:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	011b      	lsls	r3, r3, #4
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	4313      	orrs	r3, r2
 8005570:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	621a      	str	r2, [r3, #32]
}
 800557e:	bf00      	nop
 8005580:	371c      	adds	r7, #28
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800558a:	b480      	push	{r7}
 800558c:	b085      	sub	sp, #20
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
 8005592:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	f043 0307 	orr.w	r3, r3, #7
 80055ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	609a      	str	r2, [r3, #8]
}
 80055b4:	bf00      	nop
 80055b6:	3714      	adds	r7, #20
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
 80055cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	021a      	lsls	r2, r3, #8
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	431a      	orrs	r2, r3
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	609a      	str	r2, [r3, #8]
}
 80055f4:	bf00      	nop
 80055f6:	371c      	adds	r7, #28
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005600:	b480      	push	{r7}
 8005602:	b087      	sub	sp, #28
 8005604:	af00      	add	r7, sp, #0
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f003 031f 	and.w	r3, r3, #31
 8005612:	2201      	movs	r2, #1
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6a1a      	ldr	r2, [r3, #32]
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	43db      	mvns	r3, r3
 8005622:	401a      	ands	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6a1a      	ldr	r2, [r3, #32]
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	6879      	ldr	r1, [r7, #4]
 8005634:	fa01 f303 	lsl.w	r3, r1, r3
 8005638:	431a      	orrs	r2, r3
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	621a      	str	r2, [r3, #32]
}
 800563e:	bf00      	nop
 8005640:	371c      	adds	r7, #28
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr
	...

0800564c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800565c:	2b01      	cmp	r3, #1
 800565e:	d101      	bne.n	8005664 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005660:	2302      	movs	r3, #2
 8005662:	e06d      	b.n	8005740 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2202      	movs	r2, #2
 8005670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a30      	ldr	r2, [pc, #192]	@ (800574c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d004      	beq.n	8005698 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a2f      	ldr	r2, [pc, #188]	@ (8005750 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d108      	bne.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800569e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a20      	ldr	r2, [pc, #128]	@ (800574c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d022      	beq.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d6:	d01d      	beq.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a1d      	ldr	r2, [pc, #116]	@ (8005754 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d018      	beq.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005758 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d013      	beq.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a1a      	ldr	r2, [pc, #104]	@ (800575c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d00e      	beq.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a15      	ldr	r2, [pc, #84]	@ (8005750 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d009      	beq.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a16      	ldr	r2, [pc, #88]	@ (8005760 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d004      	beq.n	8005714 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a15      	ldr	r2, [pc, #84]	@ (8005764 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d10c      	bne.n	800572e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800571a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	68ba      	ldr	r2, [r7, #8]
 8005722:	4313      	orrs	r3, r2
 8005724:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68ba      	ldr	r2, [r7, #8]
 800572c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	40010000 	.word	0x40010000
 8005750:	40010400 	.word	0x40010400
 8005754:	40000400 	.word	0x40000400
 8005758:	40000800 	.word	0x40000800
 800575c:	40000c00 	.word	0x40000c00
 8005760:	40014000 	.word	0x40014000
 8005764:	40001800 	.word	0x40001800

08005768 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005772:	2300      	movs	r3, #0
 8005774:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800577c:	2b01      	cmp	r3, #1
 800577e:	d101      	bne.n	8005784 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005780:	2302      	movs	r3, #2
 8005782:	e065      	b.n	8005850 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	4313      	orrs	r3, r2
 8005798:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	4313      	orrs	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	041b      	lsls	r3, r3, #16
 80057fa:	4313      	orrs	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a16      	ldr	r2, [pc, #88]	@ (800585c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d004      	beq.n	8005812 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a14      	ldr	r2, [pc, #80]	@ (8005860 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d115      	bne.n	800583e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581c:	051b      	lsls	r3, r3, #20
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	69db      	ldr	r3, [r3, #28]
 800582c:	4313      	orrs	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr
 800585c:	40010000 	.word	0x40010000
 8005860:	40010400 	.word	0x40010400

08005864 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f103 0208 	add.w	r2, r3, #8
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f04f 32ff 	mov.w	r2, #4294967295
 80058b8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f103 0208 	add.w	r2, r3, #8
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f103 0208 	add.w	r2, r3, #8
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80058ee:	bf00      	nop
 80058f0:	370c      	adds	r7, #12
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr

080058fa <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80058fa:	b480      	push	{r7}
 80058fc:	b085      	sub	sp, #20
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005910:	d103      	bne.n	800591a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	60fb      	str	r3, [r7, #12]
 8005918:	e00c      	b.n	8005934 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	3308      	adds	r3, #8
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	e002      	b.n	8005928 <vListInsert+0x2e>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	60fb      	str	r3, [r7, #12]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	429a      	cmp	r2, r3
 8005932:	d2f6      	bcs.n	8005922 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	685a      	ldr	r2, [r3, #4]
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	683a      	ldr	r2, [r7, #0]
 800594e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	601a      	str	r2, [r3, #0]
}
 8005960:	bf00      	nop
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	6892      	ldr	r2, [r2, #8]
 8005982:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	6852      	ldr	r2, [r2, #4]
 800598c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	429a      	cmp	r2, r3
 8005996:	d103      	bne.n	80059a0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689a      	ldr	r2, [r3, #8]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	1e5a      	subs	r2, r3, #1
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b086      	sub	sp, #24
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80059ca:	2301      	movs	r3, #1
 80059cc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d10d      	bne.n	80059f4 <xQueueGenericReset+0x34>
        __asm volatile
 80059d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059dc:	b672      	cpsid	i
 80059de:	f383 8811 	msr	BASEPRI, r3
 80059e2:	f3bf 8f6f 	isb	sy
 80059e6:	f3bf 8f4f 	dsb	sy
 80059ea:	b662      	cpsie	i
 80059ec:	60fb      	str	r3, [r7, #12]
    }
 80059ee:	bf00      	nop
 80059f0:	bf00      	nop
 80059f2:	e7fd      	b.n	80059f0 <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d05d      	beq.n	8005ab6 <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d059      	beq.n	8005ab6 <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	fba3 2302 	umull	r2, r3, r3, r2
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d000      	beq.n	8005a16 <xQueueGenericReset+0x56>
 8005a14:	2101      	movs	r1, #1
 8005a16:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d14c      	bne.n	8005ab6 <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 8005a1c:	f002 f850 	bl	8007ac0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a28:	6939      	ldr	r1, [r7, #16]
 8005a2a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005a2c:	fb01 f303 	mul.w	r3, r1, r3
 8005a30:	441a      	add	r2, r3
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	6939      	ldr	r1, [r7, #16]
 8005a50:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005a52:	fb01 f303 	mul.w	r3, r1, r3
 8005a56:	441a      	add	r2, r3
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	22ff      	movs	r2, #255	@ 0xff
 8005a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	22ff      	movs	r2, #255	@ 0xff
 8005a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d114      	bne.n	8005a9c <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d01a      	beq.n	8005ab0 <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	3310      	adds	r3, #16
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f001 f91c 	bl	8006cbc <xTaskRemoveFromEventList>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d012      	beq.n	8005ab0 <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005a8a:	4b17      	ldr	r3, [pc, #92]	@ (8005ae8 <xQueueGenericReset+0x128>)
 8005a8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	f3bf 8f6f 	isb	sy
 8005a9a:	e009      	b.n	8005ab0 <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	3310      	adds	r3, #16
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f7ff fefd 	bl	80058a0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	3324      	adds	r3, #36	@ 0x24
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7ff fef8 	bl	80058a0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8005ab0:	f002 f83c 	bl	8007b2c <vPortExitCritical>
 8005ab4:	e001      	b.n	8005aba <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10d      	bne.n	8005adc <xQueueGenericReset+0x11c>
        __asm volatile
 8005ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac4:	b672      	cpsid	i
 8005ac6:	f383 8811 	msr	BASEPRI, r3
 8005aca:	f3bf 8f6f 	isb	sy
 8005ace:	f3bf 8f4f 	dsb	sy
 8005ad2:	b662      	cpsie	i
 8005ad4:	60bb      	str	r3, [r7, #8]
    }
 8005ad6:	bf00      	nop
 8005ad8:	bf00      	nop
 8005ada:	e7fd      	b.n	8005ad8 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8005adc:	697b      	ldr	r3, [r7, #20]
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	e000ed04 	.word	0xe000ed04

08005aec <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08a      	sub	sp, #40	@ 0x28
 8005af0:	af02      	add	r7, sp, #8
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	4613      	mov	r3, r2
 8005af8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8005afa:	2300      	movs	r3, #0
 8005afc:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d02e      	beq.n	8005b62 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005b04:	2100      	movs	r1, #0
 8005b06:	68ba      	ldr	r2, [r7, #8]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d000      	beq.n	8005b14 <xQueueGenericCreate+0x28>
 8005b12:	2101      	movs	r1, #1
 8005b14:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d123      	bne.n	8005b62 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005b22:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 8005b26:	d81c      	bhi.n	8005b62 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	fb02 f303 	mul.w	r3, r2, r3
 8005b30:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	3348      	adds	r3, #72	@ 0x48
 8005b36:	4618      	mov	r0, r3
 8005b38:	f002 f8f8 	bl	8007d2c <pvPortMalloc>
 8005b3c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d01f      	beq.n	8005b84 <xQueueGenericCreate+0x98>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	3348      	adds	r3, #72	@ 0x48
 8005b4c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b4e:	79fa      	ldrb	r2, [r7, #7]
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	4613      	mov	r3, r2
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	68b9      	ldr	r1, [r7, #8]
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 f817 	bl	8005b8e <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8005b60:	e010      	b.n	8005b84 <xQueueGenericCreate+0x98>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10d      	bne.n	8005b84 <xQueueGenericCreate+0x98>
        __asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6c:	b672      	cpsid	i
 8005b6e:	f383 8811 	msr	BASEPRI, r3
 8005b72:	f3bf 8f6f 	isb	sy
 8005b76:	f3bf 8f4f 	dsb	sy
 8005b7a:	b662      	cpsie	i
 8005b7c:	613b      	str	r3, [r7, #16]
    }
 8005b7e:	bf00      	nop
 8005b80:	bf00      	nop
 8005b82:	e7fd      	b.n	8005b80 <xQueueGenericCreate+0x94>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005b84:	69fb      	ldr	r3, [r7, #28]
    }
 8005b86:	4618      	mov	r0, r3
 8005b88:	3720      	adds	r7, #32
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b084      	sub	sp, #16
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	60f8      	str	r0, [r7, #12]
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d103      	bne.n	8005baa <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	69ba      	ldr	r2, [r7, #24]
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	e002      	b.n	8005bb0 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	69b8      	ldr	r0, [r7, #24]
 8005bc0:	f7ff fefe 	bl	80059c0 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005bc4:	bf00      	nop
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b092      	sub	sp, #72	@ 0x48
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
 8005bd8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	643b      	str	r3, [r7, #64]	@ 0x40

    configASSERT( pxQueue );
 8005bde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10d      	bne.n	8005c00 <xQueueGenericSendFromISR+0x34>
        __asm volatile
 8005be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be8:	b672      	cpsid	i
 8005bea:	f383 8811 	msr	BASEPRI, r3
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	b662      	cpsie	i
 8005bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 8005bfa:	bf00      	nop
 8005bfc:	bf00      	nop
 8005bfe:	e7fd      	b.n	8005bfc <xQueueGenericSendFromISR+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d103      	bne.n	8005c0e <xQueueGenericSendFromISR+0x42>
 8005c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <xQueueGenericSendFromISR+0x46>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e000      	b.n	8005c14 <xQueueGenericSendFromISR+0x48>
 8005c12:	2300      	movs	r3, #0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10d      	bne.n	8005c34 <xQueueGenericSendFromISR+0x68>
        __asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1c:	b672      	cpsid	i
 8005c1e:	f383 8811 	msr	BASEPRI, r3
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	b662      	cpsie	i
 8005c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8005c2e:	bf00      	nop
 8005c30:	bf00      	nop
 8005c32:	e7fd      	b.n	8005c30 <xQueueGenericSendFromISR+0x64>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d103      	bne.n	8005c42 <xQueueGenericSendFromISR+0x76>
 8005c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d101      	bne.n	8005c46 <xQueueGenericSendFromISR+0x7a>
 8005c42:	2301      	movs	r3, #1
 8005c44:	e000      	b.n	8005c48 <xQueueGenericSendFromISR+0x7c>
 8005c46:	2300      	movs	r3, #0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d10d      	bne.n	8005c68 <xQueueGenericSendFromISR+0x9c>
        __asm volatile
 8005c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c50:	b672      	cpsid	i
 8005c52:	f383 8811 	msr	BASEPRI, r3
 8005c56:	f3bf 8f6f 	isb	sy
 8005c5a:	f3bf 8f4f 	dsb	sy
 8005c5e:	b662      	cpsie	i
 8005c60:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8005c62:	bf00      	nop
 8005c64:	bf00      	nop
 8005c66:	e7fd      	b.n	8005c64 <xQueueGenericSendFromISR+0x98>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c68:	f002 f81a 	bl	8007ca0 <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8005c6c:	f3ef 8211 	mrs	r2, BASEPRI
 8005c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c74:	b672      	cpsid	i
 8005c76:	f383 8811 	msr	BASEPRI, r3
 8005c7a:	f3bf 8f6f 	isb	sy
 8005c7e:	f3bf 8f4f 	dsb	sy
 8005c82:	b662      	cpsie	i
 8005c84:	623a      	str	r2, [r7, #32]
 8005c86:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8005c88:	6a3b      	ldr	r3, [r7, #32]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d302      	bcc.n	8005c9e <xQueueGenericSendFromISR+0xd2>
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d149      	bne.n	8005d32 <xQueueGenericSendFromISR+0x166>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005c9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ca0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ca4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cac:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	68b9      	ldr	r1, [r7, #8]
 8005cb2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005cb4:	f000 f932 	bl	8005f1c <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8005cb8:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8005cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc0:	d112      	bne.n	8005ce8 <xQueueGenericSendFromISR+0x11c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d030      	beq.n	8005d2c <xQueueGenericSendFromISR+0x160>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ccc:	3324      	adds	r3, #36	@ 0x24
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fff4 	bl	8006cbc <xTaskRemoveFromEventList>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d028      	beq.n	8005d2c <xQueueGenericSendFromISR+0x160>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d025      	beq.n	8005d2c <xQueueGenericSendFromISR+0x160>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	e021      	b.n	8005d2c <xQueueGenericSendFromISR+0x160>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8005ce8:	f000 fdf4 	bl	80068d4 <uxTaskGetNumberOfTasks>
 8005cec:	6338      	str	r0, [r7, #48]	@ 0x30
 8005cee:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8005cf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d919      	bls.n	8005d2c <xQueueGenericSendFromISR+0x160>
 8005cf8:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8005cfc:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cfe:	d10d      	bne.n	8005d1c <xQueueGenericSendFromISR+0x150>
        __asm volatile
 8005d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d04:	b672      	cpsid	i
 8005d06:	f383 8811 	msr	BASEPRI, r3
 8005d0a:	f3bf 8f6f 	isb	sy
 8005d0e:	f3bf 8f4f 	dsb	sy
 8005d12:	b662      	cpsie	i
 8005d14:	61bb      	str	r3, [r7, #24]
    }
 8005d16:	bf00      	nop
 8005d18:	bf00      	nop
 8005d1a:	e7fd      	b.n	8005d18 <xQueueGenericSendFromISR+0x14c>
 8005d1c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005d20:	3301      	adds	r3, #1
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	b25a      	sxtb	r2, r3
 8005d26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 8005d30:	e001      	b.n	8005d36 <xQueueGenericSendFromISR+0x16a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8005d32:	2300      	movs	r3, #0
 8005d34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d38:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005d40:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005d42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3748      	adds	r7, #72	@ 0x48
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b08c      	sub	sp, #48	@ 0x30
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d10d      	bne.n	8005d82 <xQueueReceive+0x36>
        __asm volatile
 8005d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6a:	b672      	cpsid	i
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	b662      	cpsie	i
 8005d7a:	623b      	str	r3, [r7, #32]
    }
 8005d7c:	bf00      	nop
 8005d7e:	bf00      	nop
 8005d80:	e7fd      	b.n	8005d7e <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d103      	bne.n	8005d90 <xQueueReceive+0x44>
 8005d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d101      	bne.n	8005d94 <xQueueReceive+0x48>
 8005d90:	2301      	movs	r3, #1
 8005d92:	e000      	b.n	8005d96 <xQueueReceive+0x4a>
 8005d94:	2300      	movs	r3, #0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10d      	bne.n	8005db6 <xQueueReceive+0x6a>
        __asm volatile
 8005d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d9e:	b672      	cpsid	i
 8005da0:	f383 8811 	msr	BASEPRI, r3
 8005da4:	f3bf 8f6f 	isb	sy
 8005da8:	f3bf 8f4f 	dsb	sy
 8005dac:	b662      	cpsie	i
 8005dae:	61fb      	str	r3, [r7, #28]
    }
 8005db0:	bf00      	nop
 8005db2:	bf00      	nop
 8005db4:	e7fd      	b.n	8005db2 <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005db6:	f001 f99d 	bl	80070f4 <xTaskGetSchedulerState>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d102      	bne.n	8005dc6 <xQueueReceive+0x7a>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <xQueueReceive+0x7e>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e000      	b.n	8005dcc <xQueueReceive+0x80>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d10d      	bne.n	8005dec <xQueueReceive+0xa0>
        __asm volatile
 8005dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd4:	b672      	cpsid	i
 8005dd6:	f383 8811 	msr	BASEPRI, r3
 8005dda:	f3bf 8f6f 	isb	sy
 8005dde:	f3bf 8f4f 	dsb	sy
 8005de2:	b662      	cpsie	i
 8005de4:	61bb      	str	r3, [r7, #24]
    }
 8005de6:	bf00      	nop
 8005de8:	bf00      	nop
 8005dea:	e7fd      	b.n	8005de8 <xQueueReceive+0x9c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005dec:	f001 fe68 	bl	8007ac0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df4:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d01f      	beq.n	8005e3c <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005dfc:	68b9      	ldr	r1, [r7, #8]
 8005dfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e00:	f000 f8f6 	bl	8005ff0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e06:	1e5a      	subs	r2, r3, #1
 8005e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00f      	beq.n	8005e34 <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e16:	3310      	adds	r3, #16
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 ff4f 	bl	8006cbc <xTaskRemoveFromEventList>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d007      	beq.n	8005e34 <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005e24:	4b3c      	ldr	r3, [pc, #240]	@ (8005f18 <xQueueReceive+0x1cc>)
 8005e26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e2a:	601a      	str	r2, [r3, #0]
 8005e2c:	f3bf 8f4f 	dsb	sy
 8005e30:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005e34:	f001 fe7a 	bl	8007b2c <vPortExitCritical>
                return pdPASS;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e069      	b.n	8005f10 <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d103      	bne.n	8005e4a <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005e42:	f001 fe73 	bl	8007b2c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8005e46:	2300      	movs	r3, #0
 8005e48:	e062      	b.n	8005f10 <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d106      	bne.n	8005e5e <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005e50:	f107 0310 	add.w	r3, r7, #16
 8005e54:	4618      	mov	r0, r3
 8005e56:	f001 f80b 	bl	8006e70 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005e5e:	f001 fe65 	bl	8007b2c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005e62:	f000 fc1b 	bl	800669c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005e66:	f001 fe2b 	bl	8007ac0 <vPortEnterCritical>
 8005e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e70:	b25b      	sxtb	r3, r3
 8005e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e76:	d103      	bne.n	8005e80 <xQueueReceive+0x134>
 8005e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e86:	b25b      	sxtb	r3, r3
 8005e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8c:	d103      	bne.n	8005e96 <xQueueReceive+0x14a>
 8005e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e96:	f001 fe49 	bl	8007b2c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e9a:	1d3a      	adds	r2, r7, #4
 8005e9c:	f107 0310 	add.w	r3, r7, #16
 8005ea0:	4611      	mov	r1, r2
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fffa 	bl	8006e9c <xTaskCheckForTimeOut>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d123      	bne.n	8005ef6 <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005eae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005eb0:	f000 f916 	bl	80060e0 <prvIsQueueEmpty>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d017      	beq.n	8005eea <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ebc:	3324      	adds	r3, #36	@ 0x24
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	4611      	mov	r1, r2
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 fe8a 	bl	8006bdc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8005ec8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005eca:	f000 f8b7 	bl	800603c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8005ece:	f000 fbf3 	bl	80066b8 <xTaskResumeAll>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d189      	bne.n	8005dec <xQueueReceive+0xa0>
                {
                    portYIELD_WITHIN_API();
 8005ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8005f18 <xQueueReceive+0x1cc>)
 8005eda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	e780      	b.n	8005dec <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8005eea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005eec:	f000 f8a6 	bl	800603c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005ef0:	f000 fbe2 	bl	80066b8 <xTaskResumeAll>
 8005ef4:	e77a      	b.n	8005dec <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8005ef6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ef8:	f000 f8a0 	bl	800603c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005efc:	f000 fbdc 	bl	80066b8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f02:	f000 f8ed 	bl	80060e0 <prvIsQueueEmpty>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f43f af6f 	beq.w	8005dec <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8005f0e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3730      	adds	r7, #48	@ 0x30
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	e000ed04 	.word	0xe000ed04

08005f1c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f30:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10d      	bne.n	8005f56 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d14d      	bne.n	8005fde <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f001 f8f2 	bl	8007130 <xTaskPriorityDisinherit>
 8005f4c:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	609a      	str	r2, [r3, #8]
 8005f54:	e043      	b.n	8005fde <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d119      	bne.n	8005f90 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6858      	ldr	r0, [r3, #4]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f64:	461a      	mov	r2, r3
 8005f66:	68b9      	ldr	r1, [r7, #8]
 8005f68:	f002 f8e4 	bl	8008134 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f74:	441a      	add	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d32b      	bcc.n	8005fde <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	605a      	str	r2, [r3, #4]
 8005f8e:	e026      	b.n	8005fde <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	68d8      	ldr	r0, [r3, #12]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f98:	461a      	mov	r2, r3
 8005f9a:	68b9      	ldr	r1, [r7, #8]
 8005f9c:	f002 f8ca 	bl	8008134 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	68da      	ldr	r2, [r3, #12]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa8:	425b      	negs	r3, r3
 8005faa:	441a      	add	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	68da      	ldr	r2, [r3, #12]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d207      	bcs.n	8005fcc <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	689a      	ldr	r2, [r3, #8]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc4:	425b      	negs	r3, r3
 8005fc6:	441a      	add	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d105      	bne.n	8005fde <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d002      	beq.n	8005fde <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	1c5a      	adds	r2, r3, #1
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8005fe6:	697b      	ldr	r3, [r7, #20]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3718      	adds	r7, #24
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d018      	beq.n	8006034 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	68da      	ldr	r2, [r3, #12]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800600a:	441a      	add	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	429a      	cmp	r2, r3
 800601a:	d303      	bcc.n	8006024 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68d9      	ldr	r1, [r3, #12]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800602c:	461a      	mov	r2, r3
 800602e:	6838      	ldr	r0, [r7, #0]
 8006030:	f002 f880 	bl	8008134 <memcpy>
    }
}
 8006034:	bf00      	nop
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006044:	f001 fd3c 	bl	8007ac0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800604e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006050:	e011      	b.n	8006076 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006056:	2b00      	cmp	r3, #0
 8006058:	d012      	beq.n	8006080 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	3324      	adds	r3, #36	@ 0x24
 800605e:	4618      	mov	r0, r3
 8006060:	f000 fe2c 	bl	8006cbc <xTaskRemoveFromEventList>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d001      	beq.n	800606e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800606a:	f000 ff83 	bl	8006f74 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800606e:	7bfb      	ldrb	r3, [r7, #15]
 8006070:	3b01      	subs	r3, #1
 8006072:	b2db      	uxtb	r3, r3
 8006074:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800607a:	2b00      	cmp	r3, #0
 800607c:	dce9      	bgt.n	8006052 <prvUnlockQueue+0x16>
 800607e:	e000      	b.n	8006082 <prvUnlockQueue+0x46>
                    break;
 8006080:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	22ff      	movs	r2, #255	@ 0xff
 8006086:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800608a:	f001 fd4f 	bl	8007b2c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800608e:	f001 fd17 	bl	8007ac0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006098:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800609a:	e011      	b.n	80060c0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d012      	beq.n	80060ca <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	3310      	adds	r3, #16
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 fe07 	bl	8006cbc <xTaskRemoveFromEventList>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d001      	beq.n	80060b8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80060b4:	f000 ff5e 	bl	8006f74 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80060b8:	7bbb      	ldrb	r3, [r7, #14]
 80060ba:	3b01      	subs	r3, #1
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80060c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	dce9      	bgt.n	800609c <prvUnlockQueue+0x60>
 80060c8:	e000      	b.n	80060cc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80060ca:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	22ff      	movs	r2, #255	@ 0xff
 80060d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80060d4:	f001 fd2a 	bl	8007b2c <vPortExitCritical>
}
 80060d8:	bf00      	nop
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80060e8:	f001 fcea 	bl	8007ac0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d102      	bne.n	80060fa <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80060f4:	2301      	movs	r3, #1
 80060f6:	60fb      	str	r3, [r7, #12]
 80060f8:	e001      	b.n	80060fe <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80060fa:	2300      	movs	r3, #0
 80060fc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80060fe:	f001 fd15 	bl	8007b2c <vPortExitCritical>

    return xReturn;
 8006102:	68fb      	ldr	r3, [r7, #12]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800610c:	b480      	push	{r7}
 800610e:	b087      	sub	sp, #28
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8006116:	2300      	movs	r3, #0
 8006118:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10d      	bne.n	800613c <vQueueAddToRegistry+0x30>
        __asm volatile
 8006120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006124:	b672      	cpsid	i
 8006126:	f383 8811 	msr	BASEPRI, r3
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	f3bf 8f4f 	dsb	sy
 8006132:	b662      	cpsie	i
 8006134:	60fb      	str	r3, [r7, #12]
    }
 8006136:	bf00      	nop
 8006138:	bf00      	nop
 800613a:	e7fd      	b.n	8006138 <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d024      	beq.n	800618c <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006142:	2300      	movs	r3, #0
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	e01e      	b.n	8006186 <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8006148:	4a18      	ldr	r2, [pc, #96]	@ (80061ac <vQueueAddToRegistry+0xa0>)
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	00db      	lsls	r3, r3, #3
 800614e:	4413      	add	r3, r2
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	429a      	cmp	r2, r3
 8006156:	d105      	bne.n	8006164 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	00db      	lsls	r3, r3, #3
 800615c:	4a13      	ldr	r2, [pc, #76]	@ (80061ac <vQueueAddToRegistry+0xa0>)
 800615e:	4413      	add	r3, r2
 8006160:	613b      	str	r3, [r7, #16]
                    break;
 8006162:	e013      	b.n	800618c <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10a      	bne.n	8006180 <vQueueAddToRegistry+0x74>
 800616a:	4a10      	ldr	r2, [pc, #64]	@ (80061ac <vQueueAddToRegistry+0xa0>)
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d104      	bne.n	8006180 <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	00db      	lsls	r3, r3, #3
 800617a:	4a0c      	ldr	r2, [pc, #48]	@ (80061ac <vQueueAddToRegistry+0xa0>)
 800617c:	4413      	add	r3, r2
 800617e:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	3301      	adds	r3, #1
 8006184:	617b      	str	r3, [r7, #20]
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	2b07      	cmp	r3, #7
 800618a:	d9dd      	bls.n	8006148 <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d005      	beq.n	800619e <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800619e:	bf00      	nop
 80061a0:	371c      	adds	r7, #28
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	20000228 	.word	0x20000228

080061b0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80061c0:	f001 fc7e 	bl	8007ac0 <vPortEnterCritical>
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061ca:	b25b      	sxtb	r3, r3
 80061cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d0:	d103      	bne.n	80061da <vQueueWaitForMessageRestricted+0x2a>
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061e0:	b25b      	sxtb	r3, r3
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d103      	bne.n	80061f0 <vQueueWaitForMessageRestricted+0x40>
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061f0:	f001 fc9c 	bl	8007b2c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d106      	bne.n	800620a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	3324      	adds	r3, #36	@ 0x24
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	68b9      	ldr	r1, [r7, #8]
 8006204:	4618      	mov	r0, r3
 8006206:	f000 fd11 	bl	8006c2c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800620a:	6978      	ldr	r0, [r7, #20]
 800620c:	f7ff ff16 	bl	800603c <prvUnlockQueue>
    }
 8006210:	bf00      	nop
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006218:	b580      	push	{r7, lr}
 800621a:	b08c      	sub	sp, #48	@ 0x30
 800621c:	af04      	add	r7, sp, #16
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	603b      	str	r3, [r7, #0]
 8006224:	4613      	mov	r3, r2
 8006226:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006228:	88fb      	ldrh	r3, [r7, #6]
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	4618      	mov	r0, r3
 800622e:	f001 fd7d 	bl	8007d2c <pvPortMalloc>
 8006232:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d013      	beq.n	8006262 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800623a:	2054      	movs	r0, #84	@ 0x54
 800623c:	f001 fd76 	bl	8007d2c <pvPortMalloc>
 8006240:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d008      	beq.n	800625a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006248:	2254      	movs	r2, #84	@ 0x54
 800624a:	2100      	movs	r1, #0
 800624c:	69f8      	ldr	r0, [r7, #28]
 800624e:	f001 ff45 	bl	80080dc <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	631a      	str	r2, [r3, #48]	@ 0x30
 8006258:	e005      	b.n	8006266 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800625a:	6978      	ldr	r0, [r7, #20]
 800625c:	f001 fe26 	bl	8007eac <vPortFree>
 8006260:	e001      	b.n	8006266 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8006262:	2300      	movs	r3, #0
 8006264:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d013      	beq.n	8006294 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800626c:	88fa      	ldrh	r2, [r7, #6]
 800626e:	2300      	movs	r3, #0
 8006270:	9303      	str	r3, [sp, #12]
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	9302      	str	r3, [sp, #8]
 8006276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006278:	9301      	str	r3, [sp, #4]
 800627a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68b9      	ldr	r1, [r7, #8]
 8006282:	68f8      	ldr	r0, [r7, #12]
 8006284:	f000 f80e 	bl	80062a4 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006288:	69f8      	ldr	r0, [r7, #28]
 800628a:	f000 f897 	bl	80063bc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800628e:	2301      	movs	r3, #1
 8006290:	61bb      	str	r3, [r7, #24]
 8006292:	e002      	b.n	800629a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006294:	f04f 33ff 	mov.w	r3, #4294967295
 8006298:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800629a:	69bb      	ldr	r3, [r7, #24]
    }
 800629c:	4618      	mov	r0, r3
 800629e:	3720      	adds	r7, #32
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b088      	sub	sp, #32
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
 80062b0:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80062b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062b6:	6879      	ldr	r1, [r7, #4]
 80062b8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80062bc:	440b      	add	r3, r1
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	4413      	add	r3, r2
 80062c2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	f023 0307 	bic.w	r3, r3, #7
 80062ca:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00d      	beq.n	80062f2 <prvInitialiseNewTask+0x4e>
        __asm volatile
 80062d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062da:	b672      	cpsid	i
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	b662      	cpsie	i
 80062ea:	617b      	str	r3, [r7, #20]
    }
 80062ec:	bf00      	nop
 80062ee:	bf00      	nop
 80062f0:	e7fd      	b.n	80062ee <prvInitialiseNewTask+0x4a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d01e      	beq.n	8006336 <prvInitialiseNewTask+0x92>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062f8:	2300      	movs	r3, #0
 80062fa:	61fb      	str	r3, [r7, #28]
 80062fc:	e012      	b.n	8006324 <prvInitialiseNewTask+0x80>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	4413      	add	r3, r2
 8006304:	7819      	ldrb	r1, [r3, #0]
 8006306:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	4413      	add	r3, r2
 800630c:	3334      	adds	r3, #52	@ 0x34
 800630e:	460a      	mov	r2, r1
 8006310:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	4413      	add	r3, r2
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d006      	beq.n	800632c <prvInitialiseNewTask+0x88>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	3301      	adds	r3, #1
 8006322:	61fb      	str	r3, [r7, #28]
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	2b0f      	cmp	r3, #15
 8006328:	d9e9      	bls.n	80062fe <prvInitialiseNewTask+0x5a>
 800632a:	e000      	b.n	800632e <prvInitialiseNewTask+0x8a>
            {
                break;
 800632c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800632e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8006336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006338:	2b04      	cmp	r3, #4
 800633a:	d90d      	bls.n	8006358 <prvInitialiseNewTask+0xb4>
        __asm volatile
 800633c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006340:	b672      	cpsid	i
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	b662      	cpsie	i
 8006350:	613b      	str	r3, [r7, #16]
    }
 8006352:	bf00      	nop
 8006354:	bf00      	nop
 8006356:	e7fd      	b.n	8006354 <prvInitialiseNewTask+0xb0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635a:	2b04      	cmp	r3, #4
 800635c:	d901      	bls.n	8006362 <prvInitialiseNewTask+0xbe>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800635e:	2304      	movs	r3, #4
 8006360:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006366:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8006368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800636c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800636e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006370:	3304      	adds	r3, #4
 8006372:	4618      	mov	r0, r3
 8006374:	f7ff fab4 	bl	80058e0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637a:	3318      	adds	r3, #24
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff faaf 	bl	80058e0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006384:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006386:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638a:	f1c3 0205 	rsb	r2, r3, #5
 800638e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006390:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006394:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006396:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	68f9      	ldr	r1, [r7, #12]
 800639c:	69b8      	ldr	r0, [r7, #24]
 800639e:	f001 fa81 	bl	80078a4 <pxPortInitialiseStack>
 80063a2:	4602      	mov	r2, r0
 80063a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a6:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80063a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d002      	beq.n	80063b4 <prvInitialiseNewTask+0x110>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80063ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063b2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80063b4:	bf00      	nop
 80063b6:	3720      	adds	r7, #32
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b084      	sub	sp, #16
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80063c4:	f001 fb7c 	bl	8007ac0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80063c8:	4b3e      	ldr	r3, [pc, #248]	@ (80064c4 <prvAddNewTaskToReadyList+0x108>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	3301      	adds	r3, #1
 80063ce:	4a3d      	ldr	r2, [pc, #244]	@ (80064c4 <prvAddNewTaskToReadyList+0x108>)
 80063d0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80063d2:	4b3d      	ldr	r3, [pc, #244]	@ (80064c8 <prvAddNewTaskToReadyList+0x10c>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d109      	bne.n	80063ee <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80063da:	4a3b      	ldr	r2, [pc, #236]	@ (80064c8 <prvAddNewTaskToReadyList+0x10c>)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80063e0:	4b38      	ldr	r3, [pc, #224]	@ (80064c4 <prvAddNewTaskToReadyList+0x108>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d110      	bne.n	800640a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80063e8:	f000 fdea 	bl	8006fc0 <prvInitialiseTaskLists>
 80063ec:	e00d      	b.n	800640a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80063ee:	4b37      	ldr	r3, [pc, #220]	@ (80064cc <prvAddNewTaskToReadyList+0x110>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d109      	bne.n	800640a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80063f6:	4b34      	ldr	r3, [pc, #208]	@ (80064c8 <prvAddNewTaskToReadyList+0x10c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006400:	429a      	cmp	r2, r3
 8006402:	d802      	bhi.n	800640a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006404:	4a30      	ldr	r2, [pc, #192]	@ (80064c8 <prvAddNewTaskToReadyList+0x10c>)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800640a:	4b31      	ldr	r3, [pc, #196]	@ (80064d0 <prvAddNewTaskToReadyList+0x114>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	3301      	adds	r3, #1
 8006410:	4a2f      	ldr	r2, [pc, #188]	@ (80064d0 <prvAddNewTaskToReadyList+0x114>)
 8006412:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006418:	2201      	movs	r2, #1
 800641a:	409a      	lsls	r2, r3
 800641c:	4b2d      	ldr	r3, [pc, #180]	@ (80064d4 <prvAddNewTaskToReadyList+0x118>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4313      	orrs	r3, r2
 8006422:	4a2c      	ldr	r2, [pc, #176]	@ (80064d4 <prvAddNewTaskToReadyList+0x118>)
 8006424:	6013      	str	r3, [r2, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800642a:	492b      	ldr	r1, [pc, #172]	@ (80064d8 <prvAddNewTaskToReadyList+0x11c>)
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	440b      	add	r3, r1
 8006436:	3304      	adds	r3, #4
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	609a      	str	r2, [r3, #8]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	689a      	ldr	r2, [r3, #8]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	60da      	str	r2, [r3, #12]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	3204      	adds	r2, #4
 8006452:	605a      	str	r2, [r3, #4]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	1d1a      	adds	r2, r3, #4
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	609a      	str	r2, [r3, #8]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006460:	4613      	mov	r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	4413      	add	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	4a1b      	ldr	r2, [pc, #108]	@ (80064d8 <prvAddNewTaskToReadyList+0x11c>)
 800646a:	441a      	add	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	615a      	str	r2, [r3, #20]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006474:	4918      	ldr	r1, [pc, #96]	@ (80064d8 <prvAddNewTaskToReadyList+0x11c>)
 8006476:	4613      	mov	r3, r2
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	4413      	add	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	440b      	add	r3, r1
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	1c59      	adds	r1, r3, #1
 8006484:	4814      	ldr	r0, [pc, #80]	@ (80064d8 <prvAddNewTaskToReadyList+0x11c>)
 8006486:	4613      	mov	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4413      	add	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4403      	add	r3, r0
 8006490:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8006492:	f001 fb4b 	bl	8007b2c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8006496:	4b0d      	ldr	r3, [pc, #52]	@ (80064cc <prvAddNewTaskToReadyList+0x110>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00e      	beq.n	80064bc <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800649e:	4b0a      	ldr	r3, [pc, #40]	@ (80064c8 <prvAddNewTaskToReadyList+0x10c>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d207      	bcs.n	80064bc <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80064ac:	4b0b      	ldr	r3, [pc, #44]	@ (80064dc <prvAddNewTaskToReadyList+0x120>)
 80064ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064b2:	601a      	str	r2, [r3, #0]
 80064b4:	f3bf 8f4f 	dsb	sy
 80064b8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80064bc:	bf00      	nop
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	20000340 	.word	0x20000340
 80064c8:	20000268 	.word	0x20000268
 80064cc:	2000034c 	.word	0x2000034c
 80064d0:	2000035c 	.word	0x2000035c
 80064d4:	20000348 	.word	0x20000348
 80064d8:	2000026c 	.word	0x2000026c
 80064dc:	e000ed04 	.word	0xe000ed04

080064e0 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b08a      	sub	sp, #40	@ 0x28
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80064ea:	2300      	movs	r3, #0
 80064ec:	627b      	str	r3, [r7, #36]	@ 0x24

        configASSERT( pxPreviousWakeTime );
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d10d      	bne.n	8006510 <xTaskDelayUntil+0x30>
        __asm volatile
 80064f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f8:	b672      	cpsid	i
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	b662      	cpsie	i
 8006508:	617b      	str	r3, [r7, #20]
    }
 800650a:	bf00      	nop
 800650c:	bf00      	nop
 800650e:	e7fd      	b.n	800650c <xTaskDelayUntil+0x2c>
        configASSERT( ( xTimeIncrement > 0U ) );
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10d      	bne.n	8006532 <xTaskDelayUntil+0x52>
        __asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800651a:	b672      	cpsid	i
 800651c:	f383 8811 	msr	BASEPRI, r3
 8006520:	f3bf 8f6f 	isb	sy
 8006524:	f3bf 8f4f 	dsb	sy
 8006528:	b662      	cpsie	i
 800652a:	613b      	str	r3, [r7, #16]
    }
 800652c:	bf00      	nop
 800652e:	bf00      	nop
 8006530:	e7fd      	b.n	800652e <xTaskDelayUntil+0x4e>
        configASSERT( uxSchedulerSuspended == 0 );
 8006532:	4b2c      	ldr	r3, [pc, #176]	@ (80065e4 <xTaskDelayUntil+0x104>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00d      	beq.n	8006556 <xTaskDelayUntil+0x76>
        __asm volatile
 800653a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653e:	b672      	cpsid	i
 8006540:	f383 8811 	msr	BASEPRI, r3
 8006544:	f3bf 8f6f 	isb	sy
 8006548:	f3bf 8f4f 	dsb	sy
 800654c:	b662      	cpsie	i
 800654e:	60fb      	str	r3, [r7, #12]
    }
 8006550:	bf00      	nop
 8006552:	bf00      	nop
 8006554:	e7fd      	b.n	8006552 <xTaskDelayUntil+0x72>

        vTaskSuspendAll();
 8006556:	f000 f8a1 	bl	800669c <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 800655a:	4b23      	ldr	r3, [pc, #140]	@ (80065e8 <xTaskDelayUntil+0x108>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	4413      	add	r3, r2
 8006568:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	6a3a      	ldr	r2, [r7, #32]
 8006570:	429a      	cmp	r2, r3
 8006572:	d20b      	bcs.n	800658c <xTaskDelayUntil+0xac>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	69fa      	ldr	r2, [r7, #28]
 800657a:	429a      	cmp	r2, r3
 800657c:	d211      	bcs.n	80065a2 <xTaskDelayUntil+0xc2>
 800657e:	69fa      	ldr	r2, [r7, #28]
 8006580:	6a3b      	ldr	r3, [r7, #32]
 8006582:	429a      	cmp	r2, r3
 8006584:	d90d      	bls.n	80065a2 <xTaskDelayUntil+0xc2>
                {
                    xShouldDelay = pdTRUE;
 8006586:	2301      	movs	r3, #1
 8006588:	627b      	str	r3, [r7, #36]	@ 0x24
 800658a:	e00a      	b.n	80065a2 <xTaskDelayUntil+0xc2>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	69fa      	ldr	r2, [r7, #28]
 8006592:	429a      	cmp	r2, r3
 8006594:	d303      	bcc.n	800659e <xTaskDelayUntil+0xbe>
 8006596:	69fa      	ldr	r2, [r7, #28]
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	429a      	cmp	r2, r3
 800659c:	d901      	bls.n	80065a2 <xTaskDelayUntil+0xc2>
                {
                    xShouldDelay = pdTRUE;
 800659e:	2301      	movs	r3, #1
 80065a0:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	69fa      	ldr	r2, [r7, #28]
 80065a6:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 80065a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d006      	beq.n	80065bc <xTaskDelayUntil+0xdc>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80065ae:	69fa      	ldr	r2, [r7, #28]
 80065b0:	6a3b      	ldr	r3, [r7, #32]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	2100      	movs	r1, #0
 80065b6:	4618      	mov	r0, r3
 80065b8:	f000 fe64 	bl	8007284 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80065bc:	f000 f87c 	bl	80066b8 <xTaskResumeAll>
 80065c0:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d107      	bne.n	80065d8 <xTaskDelayUntil+0xf8>
        {
            portYIELD_WITHIN_API();
 80065c8:	4b08      	ldr	r3, [pc, #32]	@ (80065ec <xTaskDelayUntil+0x10c>)
 80065ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065ce:	601a      	str	r2, [r3, #0]
 80065d0:	f3bf 8f4f 	dsb	sy
 80065d4:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80065d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80065da:	4618      	mov	r0, r3
 80065dc:	3728      	adds	r7, #40	@ 0x28
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	20000368 	.word	0x20000368
 80065e8:	20000344 	.word	0x20000344
 80065ec:	e000ed04 	.word	0xe000ed04

080065f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80065f6:	4b22      	ldr	r3, [pc, #136]	@ (8006680 <vTaskStartScheduler+0x90>)
 80065f8:	9301      	str	r3, [sp, #4]
 80065fa:	2300      	movs	r3, #0
 80065fc:	9300      	str	r3, [sp, #0]
 80065fe:	2300      	movs	r3, #0
 8006600:	2280      	movs	r2, #128	@ 0x80
 8006602:	4920      	ldr	r1, [pc, #128]	@ (8006684 <vTaskStartScheduler+0x94>)
 8006604:	4820      	ldr	r0, [pc, #128]	@ (8006688 <vTaskStartScheduler+0x98>)
 8006606:	f7ff fe07 	bl	8006218 <xTaskCreate>
 800660a:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2b01      	cmp	r3, #1
 8006610:	d102      	bne.n	8006618 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8006612:	f000 feb7 	bl	8007384 <xTimerCreateTimerTask>
 8006616:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2b01      	cmp	r3, #1
 800661c:	d118      	bne.n	8006650 <vTaskStartScheduler+0x60>
        __asm volatile
 800661e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006622:	b672      	cpsid	i
 8006624:	f383 8811 	msr	BASEPRI, r3
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	f3bf 8f4f 	dsb	sy
 8006630:	b662      	cpsie	i
 8006632:	60bb      	str	r3, [r7, #8]
    }
 8006634:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006636:	4b15      	ldr	r3, [pc, #84]	@ (800668c <vTaskStartScheduler+0x9c>)
 8006638:	f04f 32ff 	mov.w	r2, #4294967295
 800663c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800663e:	4b14      	ldr	r3, [pc, #80]	@ (8006690 <vTaskStartScheduler+0xa0>)
 8006640:	2201      	movs	r2, #1
 8006642:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006644:	4b13      	ldr	r3, [pc, #76]	@ (8006694 <vTaskStartScheduler+0xa4>)
 8006646:	2200      	movs	r2, #0
 8006648:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800664a:	f001 f9bb 	bl	80079c4 <xPortStartScheduler>
 800664e:	e011      	b.n	8006674 <vTaskStartScheduler+0x84>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006656:	d10d      	bne.n	8006674 <vTaskStartScheduler+0x84>
        __asm volatile
 8006658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800665c:	b672      	cpsid	i
 800665e:	f383 8811 	msr	BASEPRI, r3
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	b662      	cpsie	i
 800666c:	607b      	str	r3, [r7, #4]
    }
 800666e:	bf00      	nop
 8006670:	bf00      	nop
 8006672:	e7fd      	b.n	8006670 <vTaskStartScheduler+0x80>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006674:	4b08      	ldr	r3, [pc, #32]	@ (8006698 <vTaskStartScheduler+0xa8>)
 8006676:	681b      	ldr	r3, [r3, #0]
}
 8006678:	bf00      	nop
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	20000364 	.word	0x20000364
 8006684:	080081d4 	.word	0x080081d4
 8006688:	08006f8d 	.word	0x08006f8d
 800668c:	20000360 	.word	0x20000360
 8006690:	2000034c 	.word	0x2000034c
 8006694:	20000344 	.word	0x20000344
 8006698:	20000020 	.word	0x20000020

0800669c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800669c:	b480      	push	{r7}
 800669e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80066a0:	4b04      	ldr	r3, [pc, #16]	@ (80066b4 <vTaskSuspendAll+0x18>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3301      	adds	r3, #1
 80066a6:	4a03      	ldr	r2, [pc, #12]	@ (80066b4 <vTaskSuspendAll+0x18>)
 80066a8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80066aa:	bf00      	nop
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr
 80066b4:	20000368 	.word	0x20000368

080066b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b088      	sub	sp, #32
 80066bc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80066c2:	2300      	movs	r3, #0
 80066c4:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80066c6:	4b72      	ldr	r3, [pc, #456]	@ (8006890 <xTaskResumeAll+0x1d8>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d10d      	bne.n	80066ea <xTaskResumeAll+0x32>
        __asm volatile
 80066ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d2:	b672      	cpsid	i
 80066d4:	f383 8811 	msr	BASEPRI, r3
 80066d8:	f3bf 8f6f 	isb	sy
 80066dc:	f3bf 8f4f 	dsb	sy
 80066e0:	b662      	cpsie	i
 80066e2:	607b      	str	r3, [r7, #4]
    }
 80066e4:	bf00      	nop
 80066e6:	bf00      	nop
 80066e8:	e7fd      	b.n	80066e6 <xTaskResumeAll+0x2e>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80066ea:	f001 f9e9 	bl	8007ac0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80066ee:	4b68      	ldr	r3, [pc, #416]	@ (8006890 <xTaskResumeAll+0x1d8>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	3b01      	subs	r3, #1
 80066f4:	4a66      	ldr	r2, [pc, #408]	@ (8006890 <xTaskResumeAll+0x1d8>)
 80066f6:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066f8:	4b65      	ldr	r3, [pc, #404]	@ (8006890 <xTaskResumeAll+0x1d8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f040 80c0 	bne.w	8006882 <xTaskResumeAll+0x1ca>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006702:	4b64      	ldr	r3, [pc, #400]	@ (8006894 <xTaskResumeAll+0x1dc>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	f000 80bb 	beq.w	8006882 <xTaskResumeAll+0x1ca>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800670c:	e08a      	b.n	8006824 <xTaskResumeAll+0x16c>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800670e:	4b62      	ldr	r3, [pc, #392]	@ (8006898 <xTaskResumeAll+0x1e0>)
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671a:	613b      	str	r3, [r7, #16]
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	69db      	ldr	r3, [r3, #28]
 8006720:	69fa      	ldr	r2, [r7, #28]
 8006722:	6a12      	ldr	r2, [r2, #32]
 8006724:	609a      	str	r2, [r3, #8]
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	69fa      	ldr	r2, [r7, #28]
 800672c:	69d2      	ldr	r2, [r2, #28]
 800672e:	605a      	str	r2, [r3, #4]
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	3318      	adds	r3, #24
 8006738:	429a      	cmp	r2, r3
 800673a:	d103      	bne.n	8006744 <xTaskResumeAll+0x8c>
 800673c:	69fb      	ldr	r3, [r7, #28]
 800673e:	6a1a      	ldr	r2, [r3, #32]
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	605a      	str	r2, [r3, #4]
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	2200      	movs	r2, #0
 8006748:	629a      	str	r2, [r3, #40]	@ 0x28
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	1e5a      	subs	r2, r3, #1
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	60fb      	str	r3, [r7, #12]
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	69fa      	ldr	r2, [r7, #28]
 8006760:	68d2      	ldr	r2, [r2, #12]
 8006762:	609a      	str	r2, [r3, #8]
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	69fa      	ldr	r2, [r7, #28]
 800676a:	6892      	ldr	r2, [r2, #8]
 800676c:	605a      	str	r2, [r3, #4]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	3304      	adds	r3, #4
 8006776:	429a      	cmp	r2, r3
 8006778:	d103      	bne.n	8006782 <xTaskResumeAll+0xca>
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	68da      	ldr	r2, [r3, #12]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	605a      	str	r2, [r3, #4]
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	2200      	movs	r2, #0
 8006786:	615a      	str	r2, [r3, #20]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	1e5a      	subs	r2, r3, #1
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8006792:	69fb      	ldr	r3, [r7, #28]
 8006794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006796:	2201      	movs	r2, #1
 8006798:	409a      	lsls	r2, r3
 800679a:	4b40      	ldr	r3, [pc, #256]	@ (800689c <xTaskResumeAll+0x1e4>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4313      	orrs	r3, r2
 80067a0:	4a3e      	ldr	r2, [pc, #248]	@ (800689c <xTaskResumeAll+0x1e4>)
 80067a2:	6013      	str	r3, [r2, #0]
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067a8:	493d      	ldr	r1, [pc, #244]	@ (80068a0 <xTaskResumeAll+0x1e8>)
 80067aa:	4613      	mov	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4413      	add	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	440b      	add	r3, r1
 80067b4:	3304      	adds	r3, #4
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	60bb      	str	r3, [r7, #8]
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	68ba      	ldr	r2, [r7, #8]
 80067be:	609a      	str	r2, [r3, #8]
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	689a      	ldr	r2, [r3, #8]
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	60da      	str	r2, [r3, #12]
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	69fa      	ldr	r2, [r7, #28]
 80067ce:	3204      	adds	r2, #4
 80067d0:	605a      	str	r2, [r3, #4]
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	1d1a      	adds	r2, r3, #4
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	609a      	str	r2, [r3, #8]
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4a2e      	ldr	r2, [pc, #184]	@ (80068a0 <xTaskResumeAll+0x1e8>)
 80067e8:	441a      	add	r2, r3
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	615a      	str	r2, [r3, #20]
 80067ee:	69fb      	ldr	r3, [r7, #28]
 80067f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067f2:	492b      	ldr	r1, [pc, #172]	@ (80068a0 <xTaskResumeAll+0x1e8>)
 80067f4:	4613      	mov	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	4413      	add	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	440b      	add	r3, r1
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	1c59      	adds	r1, r3, #1
 8006802:	4827      	ldr	r0, [pc, #156]	@ (80068a0 <xTaskResumeAll+0x1e8>)
 8006804:	4613      	mov	r3, r2
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4403      	add	r3, r0
 800680e:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006814:	4b23      	ldr	r3, [pc, #140]	@ (80068a4 <xTaskResumeAll+0x1ec>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681a:	429a      	cmp	r2, r3
 800681c:	d302      	bcc.n	8006824 <xTaskResumeAll+0x16c>
                    {
                        xYieldPending = pdTRUE;
 800681e:	4b22      	ldr	r3, [pc, #136]	@ (80068a8 <xTaskResumeAll+0x1f0>)
 8006820:	2201      	movs	r2, #1
 8006822:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006824:	4b1c      	ldr	r3, [pc, #112]	@ (8006898 <xTaskResumeAll+0x1e0>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	f47f af70 	bne.w	800670e <xTaskResumeAll+0x56>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d001      	beq.n	8006838 <xTaskResumeAll+0x180>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8006834:	f000 fc42 	bl	80070bc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006838:	4b1c      	ldr	r3, [pc, #112]	@ (80068ac <xTaskResumeAll+0x1f4>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d010      	beq.n	8006866 <xTaskResumeAll+0x1ae>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8006844:	f000 f852 	bl	80068ec <xTaskIncrementTick>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <xTaskResumeAll+0x19c>
                            {
                                xYieldPending = pdTRUE;
 800684e:	4b16      	ldr	r3, [pc, #88]	@ (80068a8 <xTaskResumeAll+0x1f0>)
 8006850:	2201      	movs	r2, #1
 8006852:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	3b01      	subs	r3, #1
 8006858:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1f1      	bne.n	8006844 <xTaskResumeAll+0x18c>

                        xPendedTicks = 0;
 8006860:	4b12      	ldr	r3, [pc, #72]	@ (80068ac <xTaskResumeAll+0x1f4>)
 8006862:	2200      	movs	r2, #0
 8006864:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8006866:	4b10      	ldr	r3, [pc, #64]	@ (80068a8 <xTaskResumeAll+0x1f0>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d009      	beq.n	8006882 <xTaskResumeAll+0x1ca>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800686e:	2301      	movs	r3, #1
 8006870:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8006872:	4b0f      	ldr	r3, [pc, #60]	@ (80068b0 <xTaskResumeAll+0x1f8>)
 8006874:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8006882:	f001 f953 	bl	8007b2c <vPortExitCritical>

    return xAlreadyYielded;
 8006886:	69bb      	ldr	r3, [r7, #24]
}
 8006888:	4618      	mov	r0, r3
 800688a:	3720      	adds	r7, #32
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	20000368 	.word	0x20000368
 8006894:	20000340 	.word	0x20000340
 8006898:	20000300 	.word	0x20000300
 800689c:	20000348 	.word	0x20000348
 80068a0:	2000026c 	.word	0x2000026c
 80068a4:	20000268 	.word	0x20000268
 80068a8:	20000354 	.word	0x20000354
 80068ac:	20000350 	.word	0x20000350
 80068b0:	e000ed04 	.word	0xe000ed04

080068b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80068ba:	4b05      	ldr	r3, [pc, #20]	@ (80068d0 <xTaskGetTickCount+0x1c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80068c0:	687b      	ldr	r3, [r7, #4]
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	20000344 	.word	0x20000344

080068d4 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80068d4:	b480      	push	{r7}
 80068d6:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 80068d8:	4b03      	ldr	r3, [pc, #12]	@ (80068e8 <uxTaskGetNumberOfTasks+0x14>)
 80068da:	681b      	ldr	r3, [r3, #0]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	46bd      	mov	sp, r7
 80068e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop
 80068e8:	20000340 	.word	0x20000340

080068ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b08a      	sub	sp, #40	@ 0x28
 80068f0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80068f2:	2300      	movs	r3, #0
 80068f4:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068f6:	4b7f      	ldr	r3, [pc, #508]	@ (8006af4 <xTaskIncrementTick+0x208>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f040 80ef 	bne.w	8006ade <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006900:	4b7d      	ldr	r3, [pc, #500]	@ (8006af8 <xTaskIncrementTick+0x20c>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	3301      	adds	r3, #1
 8006906:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006908:	4a7b      	ldr	r2, [pc, #492]	@ (8006af8 <xTaskIncrementTick+0x20c>)
 800690a:	6a3b      	ldr	r3, [r7, #32]
 800690c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800690e:	6a3b      	ldr	r3, [r7, #32]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d123      	bne.n	800695c <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 8006914:	4b79      	ldr	r3, [pc, #484]	@ (8006afc <xTaskIncrementTick+0x210>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00d      	beq.n	800693a <xTaskIncrementTick+0x4e>
        __asm volatile
 800691e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006922:	b672      	cpsid	i
 8006924:	f383 8811 	msr	BASEPRI, r3
 8006928:	f3bf 8f6f 	isb	sy
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	b662      	cpsie	i
 8006932:	607b      	str	r3, [r7, #4]
    }
 8006934:	bf00      	nop
 8006936:	bf00      	nop
 8006938:	e7fd      	b.n	8006936 <xTaskIncrementTick+0x4a>
 800693a:	4b70      	ldr	r3, [pc, #448]	@ (8006afc <xTaskIncrementTick+0x210>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	61fb      	str	r3, [r7, #28]
 8006940:	4b6f      	ldr	r3, [pc, #444]	@ (8006b00 <xTaskIncrementTick+0x214>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a6d      	ldr	r2, [pc, #436]	@ (8006afc <xTaskIncrementTick+0x210>)
 8006946:	6013      	str	r3, [r2, #0]
 8006948:	4a6d      	ldr	r2, [pc, #436]	@ (8006b00 <xTaskIncrementTick+0x214>)
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	6013      	str	r3, [r2, #0]
 800694e:	4b6d      	ldr	r3, [pc, #436]	@ (8006b04 <xTaskIncrementTick+0x218>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	3301      	adds	r3, #1
 8006954:	4a6b      	ldr	r2, [pc, #428]	@ (8006b04 <xTaskIncrementTick+0x218>)
 8006956:	6013      	str	r3, [r2, #0]
 8006958:	f000 fbb0 	bl	80070bc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800695c:	4b6a      	ldr	r3, [pc, #424]	@ (8006b08 <xTaskIncrementTick+0x21c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	6a3a      	ldr	r2, [r7, #32]
 8006962:	429a      	cmp	r2, r3
 8006964:	f0c0 80a6 	bcc.w	8006ab4 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006968:	4b64      	ldr	r3, [pc, #400]	@ (8006afc <xTaskIncrementTick+0x210>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d104      	bne.n	800697c <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006972:	4b65      	ldr	r3, [pc, #404]	@ (8006b08 <xTaskIncrementTick+0x21c>)
 8006974:	f04f 32ff 	mov.w	r2, #4294967295
 8006978:	601a      	str	r2, [r3, #0]
                    break;
 800697a:	e09b      	b.n	8006ab4 <xTaskIncrementTick+0x1c8>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800697c:	4b5f      	ldr	r3, [pc, #380]	@ (8006afc <xTaskIncrementTick+0x210>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800698c:	6a3a      	ldr	r2, [r7, #32]
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	429a      	cmp	r2, r3
 8006992:	d203      	bcs.n	800699c <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006994:	4a5c      	ldr	r2, [pc, #368]	@ (8006b08 <xTaskIncrementTick+0x21c>)
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800699a:	e08b      	b.n	8006ab4 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	613b      	str	r3, [r7, #16]
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	69ba      	ldr	r2, [r7, #24]
 80069a8:	68d2      	ldr	r2, [r2, #12]
 80069aa:	609a      	str	r2, [r3, #8]
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	69ba      	ldr	r2, [r7, #24]
 80069b2:	6892      	ldr	r2, [r2, #8]
 80069b4:	605a      	str	r2, [r3, #4]
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	3304      	adds	r3, #4
 80069be:	429a      	cmp	r2, r3
 80069c0:	d103      	bne.n	80069ca <xTaskIncrementTick+0xde>
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	68da      	ldr	r2, [r3, #12]
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	605a      	str	r2, [r3, #4]
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	2200      	movs	r2, #0
 80069ce:	615a      	str	r2, [r3, #20]
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	1e5a      	subs	r2, r3, #1
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d01e      	beq.n	8006a20 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e6:	60fb      	str	r3, [r7, #12]
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	69db      	ldr	r3, [r3, #28]
 80069ec:	69ba      	ldr	r2, [r7, #24]
 80069ee:	6a12      	ldr	r2, [r2, #32]
 80069f0:	609a      	str	r2, [r3, #8]
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	69ba      	ldr	r2, [r7, #24]
 80069f8:	69d2      	ldr	r2, [r2, #28]
 80069fa:	605a      	str	r2, [r3, #4]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	3318      	adds	r3, #24
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d103      	bne.n	8006a10 <xTaskIncrementTick+0x124>
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	6a1a      	ldr	r2, [r3, #32]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	605a      	str	r2, [r3, #4]
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	2200      	movs	r2, #0
 8006a14:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	1e5a      	subs	r2, r3, #1
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a24:	2201      	movs	r2, #1
 8006a26:	409a      	lsls	r2, r3
 8006a28:	4b38      	ldr	r3, [pc, #224]	@ (8006b0c <xTaskIncrementTick+0x220>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	4a37      	ldr	r2, [pc, #220]	@ (8006b0c <xTaskIncrementTick+0x220>)
 8006a30:	6013      	str	r3, [r2, #0]
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a36:	4936      	ldr	r1, [pc, #216]	@ (8006b10 <xTaskIncrementTick+0x224>)
 8006a38:	4613      	mov	r3, r2
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	440b      	add	r3, r1
 8006a42:	3304      	adds	r3, #4
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	60bb      	str	r3, [r7, #8]
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	609a      	str	r2, [r3, #8]
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	689a      	ldr	r2, [r3, #8]
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	60da      	str	r2, [r3, #12]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	3204      	adds	r2, #4
 8006a5e:	605a      	str	r2, [r3, #4]
 8006a60:	69bb      	ldr	r3, [r7, #24]
 8006a62:	1d1a      	adds	r2, r3, #4
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	609a      	str	r2, [r3, #8]
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4a26      	ldr	r2, [pc, #152]	@ (8006b10 <xTaskIncrementTick+0x224>)
 8006a76:	441a      	add	r2, r3
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	615a      	str	r2, [r3, #20]
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a80:	4923      	ldr	r1, [pc, #140]	@ (8006b10 <xTaskIncrementTick+0x224>)
 8006a82:	4613      	mov	r3, r2
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	4413      	add	r3, r2
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	440b      	add	r3, r1
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	1c59      	adds	r1, r3, #1
 8006a90:	481f      	ldr	r0, [pc, #124]	@ (8006b10 <xTaskIncrementTick+0x224>)
 8006a92:	4613      	mov	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4413      	add	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4403      	add	r3, r0
 8006a9c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa2:	4b1c      	ldr	r3, [pc, #112]	@ (8006b14 <xTaskIncrementTick+0x228>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	f67f af5d 	bls.w	8006968 <xTaskIncrementTick+0x7c>
                        {
                            xSwitchRequired = pdTRUE;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ab2:	e759      	b.n	8006968 <xTaskIncrementTick+0x7c>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ab4:	4b17      	ldr	r3, [pc, #92]	@ (8006b14 <xTaskIncrementTick+0x228>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aba:	4915      	ldr	r1, [pc, #84]	@ (8006b10 <xTaskIncrementTick+0x224>)
 8006abc:	4613      	mov	r3, r2
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	4413      	add	r3, r2
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	440b      	add	r3, r1
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d901      	bls.n	8006ad0 <xTaskIncrementTick+0x1e4>
            {
                xSwitchRequired = pdTRUE;
 8006acc:	2301      	movs	r3, #1
 8006ace:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8006ad0:	4b11      	ldr	r3, [pc, #68]	@ (8006b18 <xTaskIncrementTick+0x22c>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d007      	beq.n	8006ae8 <xTaskIncrementTick+0x1fc>
            {
                xSwitchRequired = pdTRUE;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8006adc:	e004      	b.n	8006ae8 <xTaskIncrementTick+0x1fc>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006ade:	4b0f      	ldr	r3, [pc, #60]	@ (8006b1c <xTaskIncrementTick+0x230>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8006b1c <xTaskIncrementTick+0x230>)
 8006ae6:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8006ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3728      	adds	r7, #40	@ 0x28
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	20000368 	.word	0x20000368
 8006af8:	20000344 	.word	0x20000344
 8006afc:	200002f8 	.word	0x200002f8
 8006b00:	200002fc 	.word	0x200002fc
 8006b04:	20000358 	.word	0x20000358
 8006b08:	20000360 	.word	0x20000360
 8006b0c:	20000348 	.word	0x20000348
 8006b10:	2000026c 	.word	0x2000026c
 8006b14:	20000268 	.word	0x20000268
 8006b18:	20000354 	.word	0x20000354
 8006b1c:	20000350 	.word	0x20000350

08006b20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b26:	4b28      	ldr	r3, [pc, #160]	@ (8006bc8 <vTaskSwitchContext+0xa8>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d003      	beq.n	8006b36 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8006b2e:	4b27      	ldr	r3, [pc, #156]	@ (8006bcc <vTaskSwitchContext+0xac>)
 8006b30:	2201      	movs	r2, #1
 8006b32:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8006b34:	e042      	b.n	8006bbc <vTaskSwitchContext+0x9c>
        xYieldPending = pdFALSE;
 8006b36:	4b25      	ldr	r3, [pc, #148]	@ (8006bcc <vTaskSwitchContext+0xac>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b3c:	4b24      	ldr	r3, [pc, #144]	@ (8006bd0 <vTaskSwitchContext+0xb0>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	fab3 f383 	clz	r3, r3
 8006b48:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8006b4a:	7afb      	ldrb	r3, [r7, #11]
 8006b4c:	f1c3 031f 	rsb	r3, r3, #31
 8006b50:	617b      	str	r3, [r7, #20]
 8006b52:	4920      	ldr	r1, [pc, #128]	@ (8006bd4 <vTaskSwitchContext+0xb4>)
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	4613      	mov	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4413      	add	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	440b      	add	r3, r1
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10d      	bne.n	8006b82 <vTaskSwitchContext+0x62>
        __asm volatile
 8006b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6a:	b672      	cpsid	i
 8006b6c:	f383 8811 	msr	BASEPRI, r3
 8006b70:	f3bf 8f6f 	isb	sy
 8006b74:	f3bf 8f4f 	dsb	sy
 8006b78:	b662      	cpsie	i
 8006b7a:	607b      	str	r3, [r7, #4]
    }
 8006b7c:	bf00      	nop
 8006b7e:	bf00      	nop
 8006b80:	e7fd      	b.n	8006b7e <vTaskSwitchContext+0x5e>
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	4613      	mov	r3, r2
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4a11      	ldr	r2, [pc, #68]	@ (8006bd4 <vTaskSwitchContext+0xb4>)
 8006b8e:	4413      	add	r3, r2
 8006b90:	613b      	str	r3, [r7, #16]
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	605a      	str	r2, [r3, #4]
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	3308      	adds	r3, #8
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d104      	bne.n	8006bb2 <vTaskSwitchContext+0x92>
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	605a      	str	r2, [r3, #4]
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	4a07      	ldr	r2, [pc, #28]	@ (8006bd8 <vTaskSwitchContext+0xb8>)
 8006bba:	6013      	str	r3, [r2, #0]
}
 8006bbc:	bf00      	nop
 8006bbe:	371c      	adds	r7, #28
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr
 8006bc8:	20000368 	.word	0x20000368
 8006bcc:	20000354 	.word	0x20000354
 8006bd0:	20000348 	.word	0x20000348
 8006bd4:	2000026c 	.word	0x2000026c
 8006bd8:	20000268 	.word	0x20000268

08006bdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d10d      	bne.n	8006c08 <vTaskPlaceOnEventList+0x2c>
        __asm volatile
 8006bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf0:	b672      	cpsid	i
 8006bf2:	f383 8811 	msr	BASEPRI, r3
 8006bf6:	f3bf 8f6f 	isb	sy
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	b662      	cpsie	i
 8006c00:	60fb      	str	r3, [r7, #12]
    }
 8006c02:	bf00      	nop
 8006c04:	bf00      	nop
 8006c06:	e7fd      	b.n	8006c04 <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c08:	4b07      	ldr	r3, [pc, #28]	@ (8006c28 <vTaskPlaceOnEventList+0x4c>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	3318      	adds	r3, #24
 8006c0e:	4619      	mov	r1, r3
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f7fe fe72 	bl	80058fa <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006c16:	2101      	movs	r1, #1
 8006c18:	6838      	ldr	r0, [r7, #0]
 8006c1a:	f000 fb33 	bl	8007284 <prvAddCurrentTaskToDelayedList>
}
 8006c1e:	bf00      	nop
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	20000268 	.word	0x20000268

08006c2c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b086      	sub	sp, #24
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10d      	bne.n	8006c5a <vTaskPlaceOnEventListRestricted+0x2e>
        __asm volatile
 8006c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c42:	b672      	cpsid	i
 8006c44:	f383 8811 	msr	BASEPRI, r3
 8006c48:	f3bf 8f6f 	isb	sy
 8006c4c:	f3bf 8f4f 	dsb	sy
 8006c50:	b662      	cpsie	i
 8006c52:	613b      	str	r3, [r7, #16]
    }
 8006c54:	bf00      	nop
 8006c56:	bf00      	nop
 8006c58:	e7fd      	b.n	8006c56 <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	617b      	str	r3, [r7, #20]
 8006c60:	4b15      	ldr	r3, [pc, #84]	@ (8006cb8 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	61da      	str	r2, [r3, #28]
 8006c68:	4b13      	ldr	r3, [pc, #76]	@ (8006cb8 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	697a      	ldr	r2, [r7, #20]
 8006c6e:	6892      	ldr	r2, [r2, #8]
 8006c70:	621a      	str	r2, [r3, #32]
 8006c72:	4b11      	ldr	r3, [pc, #68]	@ (8006cb8 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	3218      	adds	r2, #24
 8006c7c:	605a      	str	r2, [r3, #4]
 8006c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb8 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f103 0218 	add.w	r2, r3, #24
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	609a      	str	r2, [r3, #8]
 8006c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb8 <vTaskPlaceOnEventListRestricted+0x8c>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	1c5a      	adds	r2, r3, #1
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d002      	beq.n	8006ca8 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 8006ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca6:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006ca8:	6879      	ldr	r1, [r7, #4]
 8006caa:	68b8      	ldr	r0, [r7, #8]
 8006cac:	f000 faea 	bl	8007284 <prvAddCurrentTaskToDelayedList>
    }
 8006cb0:	bf00      	nop
 8006cb2:	3718      	adds	r7, #24
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	20000268 	.word	0x20000268

08006cbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b08b      	sub	sp, #44	@ 0x2c
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10d      	bne.n	8006cee <xTaskRemoveFromEventList+0x32>
        __asm volatile
 8006cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd6:	b672      	cpsid	i
 8006cd8:	f383 8811 	msr	BASEPRI, r3
 8006cdc:	f3bf 8f6f 	isb	sy
 8006ce0:	f3bf 8f4f 	dsb	sy
 8006ce4:	b662      	cpsie	i
 8006ce6:	60fb      	str	r3, [r7, #12]
    }
 8006ce8:	bf00      	nop
 8006cea:	bf00      	nop
 8006cec:	e7fd      	b.n	8006cea <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf2:	61fb      	str	r3, [r7, #28]
 8006cf4:	6a3b      	ldr	r3, [r7, #32]
 8006cf6:	69db      	ldr	r3, [r3, #28]
 8006cf8:	6a3a      	ldr	r2, [r7, #32]
 8006cfa:	6a12      	ldr	r2, [r2, #32]
 8006cfc:	609a      	str	r2, [r3, #8]
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	6a3a      	ldr	r2, [r7, #32]
 8006d04:	69d2      	ldr	r2, [r2, #28]
 8006d06:	605a      	str	r2, [r3, #4]
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	6a3b      	ldr	r3, [r7, #32]
 8006d0e:	3318      	adds	r3, #24
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d103      	bne.n	8006d1c <xTaskRemoveFromEventList+0x60>
 8006d14:	6a3b      	ldr	r3, [r7, #32]
 8006d16:	6a1a      	ldr	r2, [r3, #32]
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	605a      	str	r2, [r3, #4]
 8006d1c:	6a3b      	ldr	r3, [r7, #32]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	1e5a      	subs	r2, r3, #1
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d2c:	4b4a      	ldr	r3, [pc, #296]	@ (8006e58 <xTaskRemoveFromEventList+0x19c>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d15e      	bne.n	8006df2 <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	6a3a      	ldr	r2, [r7, #32]
 8006d40:	68d2      	ldr	r2, [r2, #12]
 8006d42:	609a      	str	r2, [r3, #8]
 8006d44:	6a3b      	ldr	r3, [r7, #32]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	6a3a      	ldr	r2, [r7, #32]
 8006d4a:	6892      	ldr	r2, [r2, #8]
 8006d4c:	605a      	str	r2, [r3, #4]
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	685a      	ldr	r2, [r3, #4]
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	3304      	adds	r3, #4
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d103      	bne.n	8006d62 <xTaskRemoveFromEventList+0xa6>
 8006d5a:	6a3b      	ldr	r3, [r7, #32]
 8006d5c:	68da      	ldr	r2, [r3, #12]
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	605a      	str	r2, [r3, #4]
 8006d62:	6a3b      	ldr	r3, [r7, #32]
 8006d64:	2200      	movs	r2, #0
 8006d66:	615a      	str	r2, [r3, #20]
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	1e5a      	subs	r2, r3, #1
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8006d72:	6a3b      	ldr	r3, [r7, #32]
 8006d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d76:	2201      	movs	r2, #1
 8006d78:	409a      	lsls	r2, r3
 8006d7a:	4b38      	ldr	r3, [pc, #224]	@ (8006e5c <xTaskRemoveFromEventList+0x1a0>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	4a36      	ldr	r2, [pc, #216]	@ (8006e5c <xTaskRemoveFromEventList+0x1a0>)
 8006d82:	6013      	str	r3, [r2, #0]
 8006d84:	6a3b      	ldr	r3, [r7, #32]
 8006d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d88:	4935      	ldr	r1, [pc, #212]	@ (8006e60 <xTaskRemoveFromEventList+0x1a4>)
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	4413      	add	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	440b      	add	r3, r1
 8006d94:	3304      	adds	r3, #4
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	613b      	str	r3, [r7, #16]
 8006d9a:	6a3b      	ldr	r3, [r7, #32]
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	609a      	str	r2, [r3, #8]
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	689a      	ldr	r2, [r3, #8]
 8006da4:	6a3b      	ldr	r3, [r7, #32]
 8006da6:	60da      	str	r2, [r3, #12]
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	6a3a      	ldr	r2, [r7, #32]
 8006dae:	3204      	adds	r2, #4
 8006db0:	605a      	str	r2, [r3, #4]
 8006db2:	6a3b      	ldr	r3, [r7, #32]
 8006db4:	1d1a      	adds	r2, r3, #4
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	609a      	str	r2, [r3, #8]
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	4413      	add	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	4a26      	ldr	r2, [pc, #152]	@ (8006e60 <xTaskRemoveFromEventList+0x1a4>)
 8006dc8:	441a      	add	r2, r3
 8006dca:	6a3b      	ldr	r3, [r7, #32]
 8006dcc:	615a      	str	r2, [r3, #20]
 8006dce:	6a3b      	ldr	r3, [r7, #32]
 8006dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd2:	4923      	ldr	r1, [pc, #140]	@ (8006e60 <xTaskRemoveFromEventList+0x1a4>)
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	4413      	add	r3, r2
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	440b      	add	r3, r1
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	1c59      	adds	r1, r3, #1
 8006de2:	481f      	ldr	r0, [pc, #124]	@ (8006e60 <xTaskRemoveFromEventList+0x1a4>)
 8006de4:	4613      	mov	r3, r2
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	4413      	add	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4403      	add	r3, r0
 8006dee:	6019      	str	r1, [r3, #0]
 8006df0:	e01b      	b.n	8006e2a <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006df2:	4b1c      	ldr	r3, [pc, #112]	@ (8006e64 <xTaskRemoveFromEventList+0x1a8>)
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	61bb      	str	r3, [r7, #24]
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	69ba      	ldr	r2, [r7, #24]
 8006dfc:	61da      	str	r2, [r3, #28]
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	689a      	ldr	r2, [r3, #8]
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	621a      	str	r2, [r3, #32]
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	6a3a      	ldr	r2, [r7, #32]
 8006e0c:	3218      	adds	r2, #24
 8006e0e:	605a      	str	r2, [r3, #4]
 8006e10:	6a3b      	ldr	r3, [r7, #32]
 8006e12:	f103 0218 	add.w	r2, r3, #24
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	609a      	str	r2, [r3, #8]
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	4a11      	ldr	r2, [pc, #68]	@ (8006e64 <xTaskRemoveFromEventList+0x1a8>)
 8006e1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e20:	4b10      	ldr	r3, [pc, #64]	@ (8006e64 <xTaskRemoveFromEventList+0x1a8>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3301      	adds	r3, #1
 8006e26:	4a0f      	ldr	r2, [pc, #60]	@ (8006e64 <xTaskRemoveFromEventList+0x1a8>)
 8006e28:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e2a:	6a3b      	ldr	r3, [r7, #32]
 8006e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8006e68 <xTaskRemoveFromEventList+0x1ac>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d905      	bls.n	8006e44 <xTaskRemoveFromEventList+0x188>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8006e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e6c <xTaskRemoveFromEventList+0x1b0>)
 8006e3e:	2201      	movs	r2, #1
 8006e40:	601a      	str	r2, [r3, #0]
 8006e42:	e001      	b.n	8006e48 <xTaskRemoveFromEventList+0x18c>
    }
    else
    {
        xReturn = pdFALSE;
 8006e44:	2300      	movs	r3, #0
 8006e46:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 8006e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	372c      	adds	r7, #44	@ 0x2c
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr
 8006e56:	bf00      	nop
 8006e58:	20000368 	.word	0x20000368
 8006e5c:	20000348 	.word	0x20000348
 8006e60:	2000026c 	.word	0x2000026c
 8006e64:	20000300 	.word	0x20000300
 8006e68:	20000268 	.word	0x20000268
 8006e6c:	20000354 	.word	0x20000354

08006e70 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e78:	4b06      	ldr	r3, [pc, #24]	@ (8006e94 <vTaskInternalSetTimeOutState+0x24>)
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006e80:	4b05      	ldr	r3, [pc, #20]	@ (8006e98 <vTaskInternalSetTimeOutState+0x28>)
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	605a      	str	r2, [r3, #4]
}
 8006e88:	bf00      	nop
 8006e8a:	370c      	adds	r7, #12
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr
 8006e94:	20000358 	.word	0x20000358
 8006e98:	20000344 	.word	0x20000344

08006e9c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b088      	sub	sp, #32
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d10d      	bne.n	8006ec8 <xTaskCheckForTimeOut+0x2c>
        __asm volatile
 8006eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb0:	b672      	cpsid	i
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	b662      	cpsie	i
 8006ec0:	613b      	str	r3, [r7, #16]
    }
 8006ec2:	bf00      	nop
 8006ec4:	bf00      	nop
 8006ec6:	e7fd      	b.n	8006ec4 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10d      	bne.n	8006eea <xTaskCheckForTimeOut+0x4e>
        __asm volatile
 8006ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed2:	b672      	cpsid	i
 8006ed4:	f383 8811 	msr	BASEPRI, r3
 8006ed8:	f3bf 8f6f 	isb	sy
 8006edc:	f3bf 8f4f 	dsb	sy
 8006ee0:	b662      	cpsie	i
 8006ee2:	60fb      	str	r3, [r7, #12]
    }
 8006ee4:	bf00      	nop
 8006ee6:	bf00      	nop
 8006ee8:	e7fd      	b.n	8006ee6 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8006eea:	f000 fde9 	bl	8007ac0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8006eee:	4b1f      	ldr	r3, [pc, #124]	@ (8006f6c <xTaskCheckForTimeOut+0xd0>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f06:	d102      	bne.n	8006f0e <xTaskCheckForTimeOut+0x72>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	61fb      	str	r3, [r7, #28]
 8006f0c:	e026      	b.n	8006f5c <xTaskCheckForTimeOut+0xc0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	4b17      	ldr	r3, [pc, #92]	@ (8006f70 <xTaskCheckForTimeOut+0xd4>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d00a      	beq.n	8006f30 <xTaskCheckForTimeOut+0x94>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	69ba      	ldr	r2, [r7, #24]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d305      	bcc.n	8006f30 <xTaskCheckForTimeOut+0x94>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006f24:	2301      	movs	r3, #1
 8006f26:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	e015      	b.n	8006f5c <xTaskCheckForTimeOut+0xc0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	697a      	ldr	r2, [r7, #20]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	d20b      	bcs.n	8006f52 <xTaskCheckForTimeOut+0xb6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	681a      	ldr	r2, [r3, #0]
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	1ad2      	subs	r2, r2, r3
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f7ff ff92 	bl	8006e70 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	61fb      	str	r3, [r7, #28]
 8006f50:	e004      	b.n	8006f5c <xTaskCheckForTimeOut+0xc0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	2200      	movs	r2, #0
 8006f56:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006f5c:	f000 fde6 	bl	8007b2c <vPortExitCritical>

    return xReturn;
 8006f60:	69fb      	ldr	r3, [r7, #28]
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3720      	adds	r7, #32
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	20000344 	.word	0x20000344
 8006f70:	20000358 	.word	0x20000358

08006f74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006f74:	b480      	push	{r7}
 8006f76:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8006f78:	4b03      	ldr	r3, [pc, #12]	@ (8006f88 <vTaskMissedYield+0x14>)
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	601a      	str	r2, [r3, #0]
}
 8006f7e:	bf00      	nop
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	20000354 	.word	0x20000354

08006f8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006f94:	f000 f854 	bl	8007040 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f98:	4b07      	ldr	r3, [pc, #28]	@ (8006fb8 <prvIdleTask+0x2c>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d907      	bls.n	8006fb0 <prvIdleTask+0x24>
            {
                taskYIELD();
 8006fa0:	4b06      	ldr	r3, [pc, #24]	@ (8006fbc <prvIdleTask+0x30>)
 8006fa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fa6:	601a      	str	r2, [r3, #0]
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	f3bf 8f6f 	isb	sy
            /* Call the user defined function from within the idle task.  This
             * allows the application designer to add background functionality
             * without the overhead of a separate task.
             * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
             * CALL A FUNCTION THAT MIGHT BLOCK. */
            vApplicationIdleHook();
 8006fb0:	f7fa f9a4 	bl	80012fc <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8006fb4:	e7ee      	b.n	8006f94 <prvIdleTask+0x8>
 8006fb6:	bf00      	nop
 8006fb8:	2000026c 	.word	0x2000026c
 8006fbc:	e000ed04 	.word	0xe000ed04

08006fc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	607b      	str	r3, [r7, #4]
 8006fca:	e00c      	b.n	8006fe6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	4413      	add	r3, r2
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	4a12      	ldr	r2, [pc, #72]	@ (8007020 <prvInitialiseTaskLists+0x60>)
 8006fd8:	4413      	add	r3, r2
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fe fc60 	bl	80058a0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	607b      	str	r3, [r7, #4]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b04      	cmp	r3, #4
 8006fea:	d9ef      	bls.n	8006fcc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006fec:	480d      	ldr	r0, [pc, #52]	@ (8007024 <prvInitialiseTaskLists+0x64>)
 8006fee:	f7fe fc57 	bl	80058a0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006ff2:	480d      	ldr	r0, [pc, #52]	@ (8007028 <prvInitialiseTaskLists+0x68>)
 8006ff4:	f7fe fc54 	bl	80058a0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006ff8:	480c      	ldr	r0, [pc, #48]	@ (800702c <prvInitialiseTaskLists+0x6c>)
 8006ffa:	f7fe fc51 	bl	80058a0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8006ffe:	480c      	ldr	r0, [pc, #48]	@ (8007030 <prvInitialiseTaskLists+0x70>)
 8007000:	f7fe fc4e 	bl	80058a0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8007004:	480b      	ldr	r0, [pc, #44]	@ (8007034 <prvInitialiseTaskLists+0x74>)
 8007006:	f7fe fc4b 	bl	80058a0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800700a:	4b0b      	ldr	r3, [pc, #44]	@ (8007038 <prvInitialiseTaskLists+0x78>)
 800700c:	4a05      	ldr	r2, [pc, #20]	@ (8007024 <prvInitialiseTaskLists+0x64>)
 800700e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007010:	4b0a      	ldr	r3, [pc, #40]	@ (800703c <prvInitialiseTaskLists+0x7c>)
 8007012:	4a05      	ldr	r2, [pc, #20]	@ (8007028 <prvInitialiseTaskLists+0x68>)
 8007014:	601a      	str	r2, [r3, #0]
}
 8007016:	bf00      	nop
 8007018:	3708      	adds	r7, #8
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	2000026c 	.word	0x2000026c
 8007024:	200002d0 	.word	0x200002d0
 8007028:	200002e4 	.word	0x200002e4
 800702c:	20000300 	.word	0x20000300
 8007030:	20000314 	.word	0x20000314
 8007034:	2000032c 	.word	0x2000032c
 8007038:	200002f8 	.word	0x200002f8
 800703c:	200002fc 	.word	0x200002fc

08007040 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007046:	e019      	b.n	800707c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8007048:	f000 fd3a 	bl	8007ac0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800704c:	4b10      	ldr	r3, [pc, #64]	@ (8007090 <prvCheckTasksWaitingTermination+0x50>)
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	3304      	adds	r3, #4
 8007058:	4618      	mov	r0, r3
 800705a:	f7fe fc87 	bl	800596c <uxListRemove>
                --uxCurrentNumberOfTasks;
 800705e:	4b0d      	ldr	r3, [pc, #52]	@ (8007094 <prvCheckTasksWaitingTermination+0x54>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	3b01      	subs	r3, #1
 8007064:	4a0b      	ldr	r2, [pc, #44]	@ (8007094 <prvCheckTasksWaitingTermination+0x54>)
 8007066:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8007068:	4b0b      	ldr	r3, [pc, #44]	@ (8007098 <prvCheckTasksWaitingTermination+0x58>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	3b01      	subs	r3, #1
 800706e:	4a0a      	ldr	r2, [pc, #40]	@ (8007098 <prvCheckTasksWaitingTermination+0x58>)
 8007070:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8007072:	f000 fd5b 	bl	8007b2c <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f810 	bl	800709c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800707c:	4b06      	ldr	r3, [pc, #24]	@ (8007098 <prvCheckTasksWaitingTermination+0x58>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1e1      	bne.n	8007048 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8007084:	bf00      	nop
 8007086:	bf00      	nop
 8007088:	3708      	adds	r7, #8
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	20000314 	.word	0x20000314
 8007094:	20000340 	.word	0x20000340
 8007098:	20000328 	.word	0x20000328

0800709c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800709c:	b580      	push	{r7, lr}
 800709e:	b082      	sub	sp, #8
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a8:	4618      	mov	r0, r3
 80070aa:	f000 feff 	bl	8007eac <vPortFree>
            vPortFree( pxTCB );
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 fefc 	bl	8007eac <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80070b4:	bf00      	nop
 80070b6:	3708      	adds	r7, #8
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80070bc:	b480      	push	{r7}
 80070be:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070c0:	4b0a      	ldr	r3, [pc, #40]	@ (80070ec <prvResetNextTaskUnblockTime+0x30>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d104      	bne.n	80070d4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80070ca:	4b09      	ldr	r3, [pc, #36]	@ (80070f0 <prvResetNextTaskUnblockTime+0x34>)
 80070cc:	f04f 32ff 	mov.w	r2, #4294967295
 80070d0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80070d2:	e005      	b.n	80070e0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80070d4:	4b05      	ldr	r3, [pc, #20]	@ (80070ec <prvResetNextTaskUnblockTime+0x30>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68db      	ldr	r3, [r3, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a04      	ldr	r2, [pc, #16]	@ (80070f0 <prvResetNextTaskUnblockTime+0x34>)
 80070de:	6013      	str	r3, [r2, #0]
}
 80070e0:	bf00      	nop
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop
 80070ec:	200002f8 	.word	0x200002f8
 80070f0:	20000360 	.word	0x20000360

080070f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80070fa:	4b0b      	ldr	r3, [pc, #44]	@ (8007128 <xTaskGetSchedulerState+0x34>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d102      	bne.n	8007108 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007102:	2301      	movs	r3, #1
 8007104:	607b      	str	r3, [r7, #4]
 8007106:	e008      	b.n	800711a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007108:	4b08      	ldr	r3, [pc, #32]	@ (800712c <xTaskGetSchedulerState+0x38>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d102      	bne.n	8007116 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007110:	2302      	movs	r3, #2
 8007112:	607b      	str	r3, [r7, #4]
 8007114:	e001      	b.n	800711a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8007116:	2300      	movs	r3, #0
 8007118:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800711a:	687b      	ldr	r3, [r7, #4]
    }
 800711c:	4618      	mov	r0, r3
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	2000034c 	.word	0x2000034c
 800712c:	20000368 	.word	0x20000368

08007130 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007130:	b580      	push	{r7, lr}
 8007132:	b088      	sub	sp, #32
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800713c:	2300      	movs	r3, #0
 800713e:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2b00      	cmp	r3, #0
 8007144:	f000 8092 	beq.w	800726c <xTaskPriorityDisinherit+0x13c>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8007148:	4b4b      	ldr	r3, [pc, #300]	@ (8007278 <xTaskPriorityDisinherit+0x148>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	69ba      	ldr	r2, [r7, #24]
 800714e:	429a      	cmp	r2, r3
 8007150:	d00d      	beq.n	800716e <xTaskPriorityDisinherit+0x3e>
        __asm volatile
 8007152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007156:	b672      	cpsid	i
 8007158:	f383 8811 	msr	BASEPRI, r3
 800715c:	f3bf 8f6f 	isb	sy
 8007160:	f3bf 8f4f 	dsb	sy
 8007164:	b662      	cpsie	i
 8007166:	613b      	str	r3, [r7, #16]
    }
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	e7fd      	b.n	800716a <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007172:	2b00      	cmp	r3, #0
 8007174:	d10d      	bne.n	8007192 <xTaskPriorityDisinherit+0x62>
        __asm volatile
 8007176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717a:	b672      	cpsid	i
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	b662      	cpsie	i
 800718a:	60fb      	str	r3, [r7, #12]
    }
 800718c:	bf00      	nop
 800718e:	bf00      	nop
 8007190:	e7fd      	b.n	800718e <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007196:	1e5a      	subs	r2, r3, #1
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d061      	beq.n	800726c <xTaskPriorityDisinherit+0x13c>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d15d      	bne.n	800726c <xTaskPriorityDisinherit+0x13c>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	3304      	adds	r3, #4
 80071b4:	4618      	mov	r0, r3
 80071b6:	f7fe fbd9 	bl	800596c <uxListRemove>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10a      	bne.n	80071d6 <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c4:	2201      	movs	r2, #1
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	43da      	mvns	r2, r3
 80071cc:	4b2b      	ldr	r3, [pc, #172]	@ (800727c <xTaskPriorityDisinherit+0x14c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4013      	ands	r3, r2
 80071d2:	4a2a      	ldr	r2, [pc, #168]	@ (800727c <xTaskPriorityDisinherit+0x14c>)
 80071d4:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e2:	f1c3 0205 	rsb	r2, r3, #5
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ee:	2201      	movs	r2, #1
 80071f0:	409a      	lsls	r2, r3
 80071f2:	4b22      	ldr	r3, [pc, #136]	@ (800727c <xTaskPriorityDisinherit+0x14c>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	4a20      	ldr	r2, [pc, #128]	@ (800727c <xTaskPriorityDisinherit+0x14c>)
 80071fa:	6013      	str	r3, [r2, #0]
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007200:	491f      	ldr	r1, [pc, #124]	@ (8007280 <xTaskPriorityDisinherit+0x150>)
 8007202:	4613      	mov	r3, r2
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4413      	add	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	440b      	add	r3, r1
 800720c:	3304      	adds	r3, #4
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	617b      	str	r3, [r7, #20]
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	697a      	ldr	r2, [r7, #20]
 8007216:	609a      	str	r2, [r3, #8]
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	689a      	ldr	r2, [r3, #8]
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	60da      	str	r2, [r3, #12]
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	3204      	adds	r2, #4
 8007228:	605a      	str	r2, [r3, #4]
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	1d1a      	adds	r2, r3, #4
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	609a      	str	r2, [r3, #8]
 8007232:	69bb      	ldr	r3, [r7, #24]
 8007234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007236:	4613      	mov	r3, r2
 8007238:	009b      	lsls	r3, r3, #2
 800723a:	4413      	add	r3, r2
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	4a10      	ldr	r2, [pc, #64]	@ (8007280 <xTaskPriorityDisinherit+0x150>)
 8007240:	441a      	add	r2, r3
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	615a      	str	r2, [r3, #20]
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800724a:	490d      	ldr	r1, [pc, #52]	@ (8007280 <xTaskPriorityDisinherit+0x150>)
 800724c:	4613      	mov	r3, r2
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	4413      	add	r3, r2
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	440b      	add	r3, r1
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	1c59      	adds	r1, r3, #1
 800725a:	4809      	ldr	r0, [pc, #36]	@ (8007280 <xTaskPriorityDisinherit+0x150>)
 800725c:	4613      	mov	r3, r2
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	4413      	add	r3, r2
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	4403      	add	r3, r0
 8007266:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007268:	2301      	movs	r3, #1
 800726a:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800726c:	69fb      	ldr	r3, [r7, #28]
    }
 800726e:	4618      	mov	r0, r3
 8007270:	3720      	adds	r7, #32
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	20000268 	.word	0x20000268
 800727c:	20000348 	.word	0x20000348
 8007280:	2000026c 	.word	0x2000026c

08007284 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b086      	sub	sp, #24
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800728e:	4b36      	ldr	r3, [pc, #216]	@ (8007368 <prvAddCurrentTaskToDelayedList+0xe4>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007294:	4b35      	ldr	r3, [pc, #212]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	3304      	adds	r3, #4
 800729a:	4618      	mov	r0, r3
 800729c:	f7fe fb66 	bl	800596c <uxListRemove>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d10b      	bne.n	80072be <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80072a6:	4b31      	ldr	r3, [pc, #196]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ac:	2201      	movs	r2, #1
 80072ae:	fa02 f303 	lsl.w	r3, r2, r3
 80072b2:	43da      	mvns	r2, r3
 80072b4:	4b2e      	ldr	r3, [pc, #184]	@ (8007370 <prvAddCurrentTaskToDelayedList+0xec>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4013      	ands	r3, r2
 80072ba:	4a2d      	ldr	r2, [pc, #180]	@ (8007370 <prvAddCurrentTaskToDelayedList+0xec>)
 80072bc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c4:	d124      	bne.n	8007310 <prvAddCurrentTaskToDelayedList+0x8c>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d021      	beq.n	8007310 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072cc:	4b29      	ldr	r3, [pc, #164]	@ (8007374 <prvAddCurrentTaskToDelayedList+0xf0>)
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	613b      	str	r3, [r7, #16]
 80072d2:	4b26      	ldr	r3, [pc, #152]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	609a      	str	r2, [r3, #8]
 80072da:	4b24      	ldr	r3, [pc, #144]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	6892      	ldr	r2, [r2, #8]
 80072e2:	60da      	str	r2, [r3, #12]
 80072e4:	4b21      	ldr	r3, [pc, #132]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	3204      	adds	r2, #4
 80072ee:	605a      	str	r2, [r3, #4]
 80072f0:	4b1e      	ldr	r3, [pc, #120]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	1d1a      	adds	r2, r3, #4
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	609a      	str	r2, [r3, #8]
 80072fa:	4b1c      	ldr	r3, [pc, #112]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007374 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007300:	615a      	str	r2, [r3, #20]
 8007302:	4b1c      	ldr	r3, [pc, #112]	@ (8007374 <prvAddCurrentTaskToDelayedList+0xf0>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	3301      	adds	r3, #1
 8007308:	4a1a      	ldr	r2, [pc, #104]	@ (8007374 <prvAddCurrentTaskToDelayedList+0xf0>)
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800730e:	e026      	b.n	800735e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	4413      	add	r3, r2
 8007316:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007318:	4b14      	ldr	r3, [pc, #80]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	429a      	cmp	r2, r3
 8007326:	d209      	bcs.n	800733c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007328:	4b13      	ldr	r3, [pc, #76]	@ (8007378 <prvAddCurrentTaskToDelayedList+0xf4>)
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	4b0f      	ldr	r3, [pc, #60]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	3304      	adds	r3, #4
 8007332:	4619      	mov	r1, r3
 8007334:	4610      	mov	r0, r2
 8007336:	f7fe fae0 	bl	80058fa <vListInsert>
}
 800733a:	e010      	b.n	800735e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800733c:	4b0f      	ldr	r3, [pc, #60]	@ (800737c <prvAddCurrentTaskToDelayedList+0xf8>)
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	4b0a      	ldr	r3, [pc, #40]	@ (800736c <prvAddCurrentTaskToDelayedList+0xe8>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	3304      	adds	r3, #4
 8007346:	4619      	mov	r1, r3
 8007348:	4610      	mov	r0, r2
 800734a:	f7fe fad6 	bl	80058fa <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800734e:	4b0c      	ldr	r3, [pc, #48]	@ (8007380 <prvAddCurrentTaskToDelayedList+0xfc>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	429a      	cmp	r2, r3
 8007356:	d202      	bcs.n	800735e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8007358:	4a09      	ldr	r2, [pc, #36]	@ (8007380 <prvAddCurrentTaskToDelayedList+0xfc>)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6013      	str	r3, [r2, #0]
}
 800735e:	bf00      	nop
 8007360:	3718      	adds	r7, #24
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	20000344 	.word	0x20000344
 800736c:	20000268 	.word	0x20000268
 8007370:	20000348 	.word	0x20000348
 8007374:	2000032c 	.word	0x2000032c
 8007378:	200002fc 	.word	0x200002fc
 800737c:	200002f8 	.word	0x200002f8
 8007380:	20000360 	.word	0x20000360

08007384 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800738a:	2300      	movs	r3, #0
 800738c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800738e:	f000 fa53 	bl	8007838 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007392:	4b13      	ldr	r3, [pc, #76]	@ (80073e0 <xTimerCreateTimerTask+0x5c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00b      	beq.n	80073b2 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 800739a:	4b12      	ldr	r3, [pc, #72]	@ (80073e4 <xTimerCreateTimerTask+0x60>)
 800739c:	9301      	str	r3, [sp, #4]
 800739e:	2302      	movs	r3, #2
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	2300      	movs	r3, #0
 80073a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80073a8:	490f      	ldr	r1, [pc, #60]	@ (80073e8 <xTimerCreateTimerTask+0x64>)
 80073aa:	4810      	ldr	r0, [pc, #64]	@ (80073ec <xTimerCreateTimerTask+0x68>)
 80073ac:	f7fe ff34 	bl	8006218 <xTaskCreate>
 80073b0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d10d      	bne.n	80073d4 <xTimerCreateTimerTask+0x50>
        __asm volatile
 80073b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073bc:	b672      	cpsid	i
 80073be:	f383 8811 	msr	BASEPRI, r3
 80073c2:	f3bf 8f6f 	isb	sy
 80073c6:	f3bf 8f4f 	dsb	sy
 80073ca:	b662      	cpsie	i
 80073cc:	603b      	str	r3, [r7, #0]
    }
 80073ce:	bf00      	nop
 80073d0:	bf00      	nop
 80073d2:	e7fd      	b.n	80073d0 <xTimerCreateTimerTask+0x4c>
        return xReturn;
 80073d4:	687b      	ldr	r3, [r7, #4]
    }
 80073d6:	4618      	mov	r0, r3
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop
 80073e0:	2000039c 	.word	0x2000039c
 80073e4:	200003a0 	.word	0x200003a0
 80073e8:	080081dc 	.word	0x080081dc
 80073ec:	08007495 	.word	0x08007495

080073f0 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80073fc:	e008      	b.n	8007410 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	4413      	add	r3, r2
 8007406:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6a1b      	ldr	r3, [r3, #32]
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	699a      	ldr	r2, [r3, #24]
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	18d1      	adds	r1, r2, r3
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f000 f8df 	bl	80075e0 <prvInsertTimerInActiveList>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1ea      	bne.n	80073fe <prvReloadTimer+0xe>
        }
    }
 8007428:	bf00      	nop
 800742a:	bf00      	nop
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
	...

08007434 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800743e:	4b14      	ldr	r3, [pc, #80]	@ (8007490 <prvProcessExpiredTimer+0x5c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	3304      	adds	r3, #4
 800744c:	4618      	mov	r0, r3
 800744e:	f7fe fa8d 	bl	800596c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007458:	f003 0304 	and.w	r3, r3, #4
 800745c:	2b00      	cmp	r3, #0
 800745e:	d005      	beq.n	800746c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007460:	683a      	ldr	r2, [r7, #0]
 8007462:	6879      	ldr	r1, [r7, #4]
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f7ff ffc3 	bl	80073f0 <prvReloadTimer>
 800746a:	e008      	b.n	800747e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007472:	f023 0301 	bic.w	r3, r3, #1
 8007476:	b2da      	uxtb	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6a1b      	ldr	r3, [r3, #32]
 8007482:	68f8      	ldr	r0, [r7, #12]
 8007484:	4798      	blx	r3
    }
 8007486:	bf00      	nop
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
 800748e:	bf00      	nop
 8007490:	20000394 	.word	0x20000394

08007494 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800749c:	f107 0308 	add.w	r3, r7, #8
 80074a0:	4618      	mov	r0, r3
 80074a2:	f000 f859 	bl	8007558 <prvGetNextExpireTime>
 80074a6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	4619      	mov	r1, r3
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f000 f805 	bl	80074bc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80074b2:	f000 f8d7 	bl	8007664 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80074b6:	bf00      	nop
 80074b8:	e7f0      	b.n	800749c <prvTimerTask+0x8>
	...

080074bc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80074c6:	f7ff f8e9 	bl	800669c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80074ca:	f107 0308 	add.w	r3, r7, #8
 80074ce:	4618      	mov	r0, r3
 80074d0:	f000 f866 	bl	80075a0 <prvSampleTimeNow>
 80074d4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d130      	bne.n	800753e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10a      	bne.n	80074f8 <prvProcessTimerOrBlockTask+0x3c>
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	429a      	cmp	r2, r3
 80074e8:	d806      	bhi.n	80074f8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80074ea:	f7ff f8e5 	bl	80066b8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80074ee:	68f9      	ldr	r1, [r7, #12]
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f7ff ff9f 	bl	8007434 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80074f6:	e024      	b.n	8007542 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d008      	beq.n	8007510 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80074fe:	4b13      	ldr	r3, [pc, #76]	@ (800754c <prvProcessTimerOrBlockTask+0x90>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d101      	bne.n	800750c <prvProcessTimerOrBlockTask+0x50>
 8007508:	2301      	movs	r3, #1
 800750a:	e000      	b.n	800750e <prvProcessTimerOrBlockTask+0x52>
 800750c:	2300      	movs	r3, #0
 800750e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007510:	4b0f      	ldr	r3, [pc, #60]	@ (8007550 <prvProcessTimerOrBlockTask+0x94>)
 8007512:	6818      	ldr	r0, [r3, #0]
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	683a      	ldr	r2, [r7, #0]
 800751c:	4619      	mov	r1, r3
 800751e:	f7fe fe47 	bl	80061b0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007522:	f7ff f8c9 	bl	80066b8 <xTaskResumeAll>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10a      	bne.n	8007542 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800752c:	4b09      	ldr	r3, [pc, #36]	@ (8007554 <prvProcessTimerOrBlockTask+0x98>)
 800752e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	f3bf 8f6f 	isb	sy
    }
 800753c:	e001      	b.n	8007542 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800753e:	f7ff f8bb 	bl	80066b8 <xTaskResumeAll>
    }
 8007542:	bf00      	nop
 8007544:	3710      	adds	r7, #16
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000398 	.word	0x20000398
 8007550:	2000039c 	.word	0x2000039c
 8007554:	e000ed04 	.word	0xe000ed04

08007558 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007560:	4b0e      	ldr	r3, [pc, #56]	@ (800759c <prvGetNextExpireTime+0x44>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <prvGetNextExpireTime+0x16>
 800756a:	2201      	movs	r2, #1
 800756c:	e000      	b.n	8007570 <prvGetNextExpireTime+0x18>
 800756e:	2200      	movs	r2, #0
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d105      	bne.n	8007588 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800757c:	4b07      	ldr	r3, [pc, #28]	@ (800759c <prvGetNextExpireTime+0x44>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	60fb      	str	r3, [r7, #12]
 8007586:	e001      	b.n	800758c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007588:	2300      	movs	r3, #0
 800758a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800758c:	68fb      	ldr	r3, [r7, #12]
    }
 800758e:	4618      	mov	r0, r3
 8007590:	3714      	adds	r7, #20
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	20000394 	.word	0x20000394

080075a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80075a8:	f7ff f984 	bl	80068b4 <xTaskGetTickCount>
 80075ac:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80075ae:	4b0b      	ldr	r3, [pc, #44]	@ (80075dc <prvSampleTimeNow+0x3c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	68fa      	ldr	r2, [r7, #12]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d205      	bcs.n	80075c4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80075b8:	f000 f918 	bl	80077ec <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	601a      	str	r2, [r3, #0]
 80075c2:	e002      	b.n	80075ca <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80075ca:	4a04      	ldr	r2, [pc, #16]	@ (80075dc <prvSampleTimeNow+0x3c>)
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80075d0:	68fb      	ldr	r3, [r7, #12]
    }
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	200003a4 	.word	0x200003a4

080075e0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b086      	sub	sp, #24
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	60f8      	str	r0, [r7, #12]
 80075e8:	60b9      	str	r1, [r7, #8]
 80075ea:	607a      	str	r2, [r7, #4]
 80075ec:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80075ee:	2300      	movs	r3, #0
 80075f0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	429a      	cmp	r2, r3
 8007604:	d812      	bhi.n	800762c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007606:	687a      	ldr	r2, [r7, #4]
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	1ad2      	subs	r2, r2, r3
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	699b      	ldr	r3, [r3, #24]
 8007610:	429a      	cmp	r2, r3
 8007612:	d302      	bcc.n	800761a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007614:	2301      	movs	r3, #1
 8007616:	617b      	str	r3, [r7, #20]
 8007618:	e01b      	b.n	8007652 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800761a:	4b10      	ldr	r3, [pc, #64]	@ (800765c <prvInsertTimerInActiveList+0x7c>)
 800761c:	681a      	ldr	r2, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	3304      	adds	r3, #4
 8007622:	4619      	mov	r1, r3
 8007624:	4610      	mov	r0, r2
 8007626:	f7fe f968 	bl	80058fa <vListInsert>
 800762a:	e012      	b.n	8007652 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800762c:	687a      	ldr	r2, [r7, #4]
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	429a      	cmp	r2, r3
 8007632:	d206      	bcs.n	8007642 <prvInsertTimerInActiveList+0x62>
 8007634:	68ba      	ldr	r2, [r7, #8]
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	429a      	cmp	r2, r3
 800763a:	d302      	bcc.n	8007642 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800763c:	2301      	movs	r3, #1
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	e007      	b.n	8007652 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007642:	4b07      	ldr	r3, [pc, #28]	@ (8007660 <prvInsertTimerInActiveList+0x80>)
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	3304      	adds	r3, #4
 800764a:	4619      	mov	r1, r3
 800764c:	4610      	mov	r0, r2
 800764e:	f7fe f954 	bl	80058fa <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007652:	697b      	ldr	r3, [r7, #20]
    }
 8007654:	4618      	mov	r0, r3
 8007656:	3718      	adds	r7, #24
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}
 800765c:	20000398 	.word	0x20000398
 8007660:	20000394 	.word	0x20000394

08007664 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007664:	b580      	push	{r7, lr}
 8007666:	b088      	sub	sp, #32
 8007668:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800766a:	e0ab      	b.n	80077c4 <prvProcessReceivedCommands+0x160>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	f2c0 80a8 	blt.w	80077c4 <prvProcessReceivedCommands+0x160>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	695b      	ldr	r3, [r3, #20]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d004      	beq.n	800768a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	3304      	adds	r3, #4
 8007684:	4618      	mov	r0, r3
 8007686:	f7fe f971 	bl	800596c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800768a:	1d3b      	adds	r3, r7, #4
 800768c:	4618      	mov	r0, r3
 800768e:	f7ff ff87 	bl	80075a0 <prvSampleTimeNow>
 8007692:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	3b01      	subs	r3, #1
 8007698:	2b08      	cmp	r3, #8
 800769a:	f200 8090 	bhi.w	80077be <prvProcessReceivedCommands+0x15a>
 800769e:	a201      	add	r2, pc, #4	@ (adr r2, 80076a4 <prvProcessReceivedCommands+0x40>)
 80076a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a4:	080076c9 	.word	0x080076c9
 80076a8:	080076c9 	.word	0x080076c9
 80076ac:	08007731 	.word	0x08007731
 80076b0:	08007745 	.word	0x08007745
 80076b4:	08007795 	.word	0x08007795
 80076b8:	080076c9 	.word	0x080076c9
 80076bc:	080076c9 	.word	0x080076c9
 80076c0:	08007731 	.word	0x08007731
 80076c4:	08007745 	.word	0x08007745
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80076ce:	f043 0301 	orr.w	r3, r3, #1
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	699b      	ldr	r3, [r3, #24]
 80076e0:	18d1      	adds	r1, r2, r3
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	69ba      	ldr	r2, [r7, #24]
 80076e6:	69f8      	ldr	r0, [r7, #28]
 80076e8:	f7ff ff7a 	bl	80075e0 <prvInsertTimerInActiveList>
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d067      	beq.n	80077c2 <prvProcessReceivedCommands+0x15e>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80076f8:	f003 0304 	and.w	r3, r3, #4
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d009      	beq.n	8007714 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	4413      	add	r3, r2
 8007708:	69ba      	ldr	r2, [r7, #24]
 800770a:	4619      	mov	r1, r3
 800770c:	69f8      	ldr	r0, [r7, #28]
 800770e:	f7ff fe6f 	bl	80073f0 <prvReloadTimer>
 8007712:	e008      	b.n	8007726 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800771a:	f023 0301 	bic.w	r3, r3, #1
 800771e:	b2da      	uxtb	r2, r3
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	6a1b      	ldr	r3, [r3, #32]
 800772a:	69f8      	ldr	r0, [r7, #28]
 800772c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800772e:	e048      	b.n	80077c2 <prvProcessReceivedCommands+0x15e>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007736:	f023 0301 	bic.w	r3, r3, #1
 800773a:	b2da      	uxtb	r2, r3
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8007742:	e03f      	b.n	80077c4 <prvProcessReceivedCommands+0x160>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800774a:	f043 0301 	orr.w	r3, r3, #1
 800774e:	b2da      	uxtb	r2, r3
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	699b      	ldr	r3, [r3, #24]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10d      	bne.n	8007780 <prvProcessReceivedCommands+0x11c>
        __asm volatile
 8007764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007768:	b672      	cpsid	i
 800776a:	f383 8811 	msr	BASEPRI, r3
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	b662      	cpsie	i
 8007778:	617b      	str	r3, [r7, #20]
    }
 800777a:	bf00      	nop
 800777c:	bf00      	nop
 800777e:	e7fd      	b.n	800777c <prvProcessReceivedCommands+0x118>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	699a      	ldr	r2, [r3, #24]
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	18d1      	adds	r1, r2, r3
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	69f8      	ldr	r0, [r7, #28]
 800778e:	f7ff ff27 	bl	80075e0 <prvInsertTimerInActiveList>
                        break;
 8007792:	e017      	b.n	80077c4 <prvProcessReceivedCommands+0x160>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800779a:	f003 0302 	and.w	r3, r3, #2
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d103      	bne.n	80077aa <prvProcessReceivedCommands+0x146>
                            {
                                vPortFree( pxTimer );
 80077a2:	69f8      	ldr	r0, [r7, #28]
 80077a4:	f000 fb82 	bl	8007eac <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80077a8:	e00c      	b.n	80077c4 <prvProcessReceivedCommands+0x160>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80077b0:	f023 0301 	bic.w	r3, r3, #1
 80077b4:	b2da      	uxtb	r2, r3
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 80077bc:	e002      	b.n	80077c4 <prvProcessReceivedCommands+0x160>

                    default:
                        /* Don't expect to get here. */
                        break;
 80077be:	bf00      	nop
 80077c0:	e000      	b.n	80077c4 <prvProcessReceivedCommands+0x160>
                        break;
 80077c2:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077c4:	4b08      	ldr	r3, [pc, #32]	@ (80077e8 <prvProcessReceivedCommands+0x184>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f107 0108 	add.w	r1, r7, #8
 80077cc:	2200      	movs	r2, #0
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7fe fabc 	bl	8005d4c <xQueueReceive>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f47f af48 	bne.w	800766c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80077dc:	bf00      	nop
 80077de:	bf00      	nop
 80077e0:	3720      	adds	r7, #32
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	2000039c 	.word	0x2000039c

080077ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80077f2:	e009      	b.n	8007808 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077f4:	4b0e      	ldr	r3, [pc, #56]	@ (8007830 <prvSwitchTimerLists+0x44>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80077fe:	f04f 31ff 	mov.w	r1, #4294967295
 8007802:	6838      	ldr	r0, [r7, #0]
 8007804:	f7ff fe16 	bl	8007434 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007808:	4b09      	ldr	r3, [pc, #36]	@ (8007830 <prvSwitchTimerLists+0x44>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1f0      	bne.n	80077f4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8007812:	4b07      	ldr	r3, [pc, #28]	@ (8007830 <prvSwitchTimerLists+0x44>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8007818:	4b06      	ldr	r3, [pc, #24]	@ (8007834 <prvSwitchTimerLists+0x48>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a04      	ldr	r2, [pc, #16]	@ (8007830 <prvSwitchTimerLists+0x44>)
 800781e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8007820:	4a04      	ldr	r2, [pc, #16]	@ (8007834 <prvSwitchTimerLists+0x48>)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6013      	str	r3, [r2, #0]
    }
 8007826:	bf00      	nop
 8007828:	3708      	adds	r7, #8
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	20000394 	.word	0x20000394
 8007834:	20000398 	.word	0x20000398

08007838 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800783c:	f000 f940 	bl	8007ac0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8007840:	4b12      	ldr	r3, [pc, #72]	@ (800788c <prvCheckForValidListAndQueue+0x54>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d11d      	bne.n	8007884 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8007848:	4811      	ldr	r0, [pc, #68]	@ (8007890 <prvCheckForValidListAndQueue+0x58>)
 800784a:	f7fe f829 	bl	80058a0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800784e:	4811      	ldr	r0, [pc, #68]	@ (8007894 <prvCheckForValidListAndQueue+0x5c>)
 8007850:	f7fe f826 	bl	80058a0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007854:	4b10      	ldr	r3, [pc, #64]	@ (8007898 <prvCheckForValidListAndQueue+0x60>)
 8007856:	4a0e      	ldr	r2, [pc, #56]	@ (8007890 <prvCheckForValidListAndQueue+0x58>)
 8007858:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800785a:	4b10      	ldr	r3, [pc, #64]	@ (800789c <prvCheckForValidListAndQueue+0x64>)
 800785c:	4a0d      	ldr	r2, [pc, #52]	@ (8007894 <prvCheckForValidListAndQueue+0x5c>)
 800785e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007860:	2200      	movs	r2, #0
 8007862:	210c      	movs	r1, #12
 8007864:	200a      	movs	r0, #10
 8007866:	f7fe f941 	bl	8005aec <xQueueGenericCreate>
 800786a:	4603      	mov	r3, r0
 800786c:	4a07      	ldr	r2, [pc, #28]	@ (800788c <prvCheckForValidListAndQueue+0x54>)
 800786e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8007870:	4b06      	ldr	r3, [pc, #24]	@ (800788c <prvCheckForValidListAndQueue+0x54>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d005      	beq.n	8007884 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007878:	4b04      	ldr	r3, [pc, #16]	@ (800788c <prvCheckForValidListAndQueue+0x54>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4908      	ldr	r1, [pc, #32]	@ (80078a0 <prvCheckForValidListAndQueue+0x68>)
 800787e:	4618      	mov	r0, r3
 8007880:	f7fe fc44 	bl	800610c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007884:	f000 f952 	bl	8007b2c <vPortExitCritical>
    }
 8007888:	bf00      	nop
 800788a:	bd80      	pop	{r7, pc}
 800788c:	2000039c 	.word	0x2000039c
 8007890:	2000036c 	.word	0x2000036c
 8007894:	20000380 	.word	0x20000380
 8007898:	20000394 	.word	0x20000394
 800789c:	20000398 	.word	0x20000398
 80078a0:	080081e4 	.word	0x080081e4

080078a4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	3b04      	subs	r3, #4
 80078b4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80078bc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	3b04      	subs	r3, #4
 80078c2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	f023 0201 	bic.w	r2, r3, #1
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	3b04      	subs	r3, #4
 80078d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80078d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007908 <pxPortInitialiseStack+0x64>)
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	3b14      	subs	r3, #20
 80078de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	3b04      	subs	r3, #4
 80078ea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f06f 0202 	mvn.w	r2, #2
 80078f2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	3b20      	subs	r3, #32
 80078f8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80078fa:	68fb      	ldr	r3, [r7, #12]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3714      	adds	r7, #20
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr
 8007908:	0800790d 	.word	0x0800790d

0800790c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800790c:	b480      	push	{r7}
 800790e:	b085      	sub	sp, #20
 8007910:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007912:	2300      	movs	r3, #0
 8007914:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007916:	4b15      	ldr	r3, [pc, #84]	@ (800796c <prvTaskExitError+0x60>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800791e:	d00d      	beq.n	800793c <prvTaskExitError+0x30>
        __asm volatile
 8007920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007924:	b672      	cpsid	i
 8007926:	f383 8811 	msr	BASEPRI, r3
 800792a:	f3bf 8f6f 	isb	sy
 800792e:	f3bf 8f4f 	dsb	sy
 8007932:	b662      	cpsie	i
 8007934:	60fb      	str	r3, [r7, #12]
    }
 8007936:	bf00      	nop
 8007938:	bf00      	nop
 800793a:	e7fd      	b.n	8007938 <prvTaskExitError+0x2c>
        __asm volatile
 800793c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007940:	b672      	cpsid	i
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	b662      	cpsie	i
 8007950:	60bb      	str	r3, [r7, #8]
    }
 8007952:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007954:	bf00      	nop
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d0fc      	beq.n	8007956 <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800795c:	bf00      	nop
 800795e:	bf00      	nop
 8007960:	3714      	adds	r7, #20
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	20000024 	.word	0x20000024

08007970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007970:	4b07      	ldr	r3, [pc, #28]	@ (8007990 <pxCurrentTCBConst2>)
 8007972:	6819      	ldr	r1, [r3, #0]
 8007974:	6808      	ldr	r0, [r1, #0]
 8007976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800797a:	f380 8809 	msr	PSP, r0
 800797e:	f3bf 8f6f 	isb	sy
 8007982:	f04f 0000 	mov.w	r0, #0
 8007986:	f380 8811 	msr	BASEPRI, r0
 800798a:	4770      	bx	lr
 800798c:	f3af 8000 	nop.w

08007990 <pxCurrentTCBConst2>:
 8007990:	20000268 	.word	0x20000268
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007994:	bf00      	nop
 8007996:	bf00      	nop

08007998 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007998:	4808      	ldr	r0, [pc, #32]	@ (80079bc <prvPortStartFirstTask+0x24>)
 800799a:	6800      	ldr	r0, [r0, #0]
 800799c:	6800      	ldr	r0, [r0, #0]
 800799e:	f380 8808 	msr	MSP, r0
 80079a2:	f04f 0000 	mov.w	r0, #0
 80079a6:	f380 8814 	msr	CONTROL, r0
 80079aa:	b662      	cpsie	i
 80079ac:	b661      	cpsie	f
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	df00      	svc	0
 80079b8:	bf00      	nop
 80079ba:	0000      	.short	0x0000
 80079bc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80079c0:	bf00      	nop
 80079c2:	bf00      	nop

080079c4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80079ca:	4b37      	ldr	r3, [pc, #220]	@ (8007aa8 <xPortStartScheduler+0xe4>)
 80079cc:	60fb      	str	r3, [r7, #12]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	22ff      	movs	r2, #255	@ 0xff
 80079da:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80079e4:	78fb      	ldrb	r3, [r7, #3]
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80079ec:	b2da      	uxtb	r2, r3
 80079ee:	4b2f      	ldr	r3, [pc, #188]	@ (8007aac <xPortStartScheduler+0xe8>)
 80079f0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80079f2:	4b2f      	ldr	r3, [pc, #188]	@ (8007ab0 <xPortStartScheduler+0xec>)
 80079f4:	2207      	movs	r2, #7
 80079f6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079f8:	e009      	b.n	8007a0e <xPortStartScheduler+0x4a>
        {
            ulMaxPRIGROUPValue--;
 80079fa:	4b2d      	ldr	r3, [pc, #180]	@ (8007ab0 <xPortStartScheduler+0xec>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	4a2b      	ldr	r2, [pc, #172]	@ (8007ab0 <xPortStartScheduler+0xec>)
 8007a02:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007a04:	78fb      	ldrb	r3, [r7, #3]
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	005b      	lsls	r3, r3, #1
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007a0e:	78fb      	ldrb	r3, [r7, #3]
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a16:	2b80      	cmp	r3, #128	@ 0x80
 8007a18:	d0ef      	beq.n	80079fa <xPortStartScheduler+0x36>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007a1a:	4b25      	ldr	r3, [pc, #148]	@ (8007ab0 <xPortStartScheduler+0xec>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f1c3 0307 	rsb	r3, r3, #7
 8007a22:	2b04      	cmp	r3, #4
 8007a24:	d00d      	beq.n	8007a42 <xPortStartScheduler+0x7e>
        __asm volatile
 8007a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a2a:	b672      	cpsid	i
 8007a2c:	f383 8811 	msr	BASEPRI, r3
 8007a30:	f3bf 8f6f 	isb	sy
 8007a34:	f3bf 8f4f 	dsb	sy
 8007a38:	b662      	cpsie	i
 8007a3a:	60bb      	str	r3, [r7, #8]
    }
 8007a3c:	bf00      	nop
 8007a3e:	bf00      	nop
 8007a40:	e7fd      	b.n	8007a3e <xPortStartScheduler+0x7a>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007a42:	4b1b      	ldr	r3, [pc, #108]	@ (8007ab0 <xPortStartScheduler+0xec>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	021b      	lsls	r3, r3, #8
 8007a48:	4a19      	ldr	r2, [pc, #100]	@ (8007ab0 <xPortStartScheduler+0xec>)
 8007a4a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007a4c:	4b18      	ldr	r3, [pc, #96]	@ (8007ab0 <xPortStartScheduler+0xec>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a54:	4a16      	ldr	r2, [pc, #88]	@ (8007ab0 <xPortStartScheduler+0xec>)
 8007a56:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007a60:	4b14      	ldr	r3, [pc, #80]	@ (8007ab4 <xPortStartScheduler+0xf0>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a13      	ldr	r2, [pc, #76]	@ (8007ab4 <xPortStartScheduler+0xf0>)
 8007a66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a6a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007a6c:	4b11      	ldr	r3, [pc, #68]	@ (8007ab4 <xPortStartScheduler+0xf0>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a10      	ldr	r2, [pc, #64]	@ (8007ab4 <xPortStartScheduler+0xf0>)
 8007a72:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007a76:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007a78:	f000 f8e2 	bl	8007c40 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8007ab8 <xPortStartScheduler+0xf4>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8007a82:	f000 f901 	bl	8007c88 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007a86:	4b0d      	ldr	r3, [pc, #52]	@ (8007abc <xPortStartScheduler+0xf8>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a0c      	ldr	r2, [pc, #48]	@ (8007abc <xPortStartScheduler+0xf8>)
 8007a8c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007a90:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8007a92:	f7ff ff81 	bl	8007998 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007a96:	f7ff f843 	bl	8006b20 <vTaskSwitchContext>
    prvTaskExitError();
 8007a9a:	f7ff ff37 	bl	800790c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3710      	adds	r7, #16
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	e000e400 	.word	0xe000e400
 8007aac:	200003a8 	.word	0x200003a8
 8007ab0:	200003ac 	.word	0x200003ac
 8007ab4:	e000ed20 	.word	0xe000ed20
 8007ab8:	20000024 	.word	0x20000024
 8007abc:	e000ef34 	.word	0xe000ef34

08007ac0 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
        __asm volatile
 8007ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aca:	b672      	cpsid	i
 8007acc:	f383 8811 	msr	BASEPRI, r3
 8007ad0:	f3bf 8f6f 	isb	sy
 8007ad4:	f3bf 8f4f 	dsb	sy
 8007ad8:	b662      	cpsie	i
 8007ada:	607b      	str	r3, [r7, #4]
    }
 8007adc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8007ade:	4b11      	ldr	r3, [pc, #68]	@ (8007b24 <vPortEnterCritical+0x64>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	4a0f      	ldr	r2, [pc, #60]	@ (8007b24 <vPortEnterCritical+0x64>)
 8007ae6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8007ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8007b24 <vPortEnterCritical+0x64>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d112      	bne.n	8007b16 <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007af0:	4b0d      	ldr	r3, [pc, #52]	@ (8007b28 <vPortEnterCritical+0x68>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00d      	beq.n	8007b16 <vPortEnterCritical+0x56>
        __asm volatile
 8007afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afe:	b672      	cpsid	i
 8007b00:	f383 8811 	msr	BASEPRI, r3
 8007b04:	f3bf 8f6f 	isb	sy
 8007b08:	f3bf 8f4f 	dsb	sy
 8007b0c:	b662      	cpsie	i
 8007b0e:	603b      	str	r3, [r7, #0]
    }
 8007b10:	bf00      	nop
 8007b12:	bf00      	nop
 8007b14:	e7fd      	b.n	8007b12 <vPortEnterCritical+0x52>
    }
}
 8007b16:	bf00      	nop
 8007b18:	370c      	adds	r7, #12
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	20000024 	.word	0x20000024
 8007b28:	e000ed04 	.word	0xe000ed04

08007b2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8007b32:	4b13      	ldr	r3, [pc, #76]	@ (8007b80 <vPortExitCritical+0x54>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10d      	bne.n	8007b56 <vPortExitCritical+0x2a>
        __asm volatile
 8007b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3e:	b672      	cpsid	i
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	b662      	cpsie	i
 8007b4e:	607b      	str	r3, [r7, #4]
    }
 8007b50:	bf00      	nop
 8007b52:	bf00      	nop
 8007b54:	e7fd      	b.n	8007b52 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 8007b56:	4b0a      	ldr	r3, [pc, #40]	@ (8007b80 <vPortExitCritical+0x54>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	4a08      	ldr	r2, [pc, #32]	@ (8007b80 <vPortExitCritical+0x54>)
 8007b5e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007b60:	4b07      	ldr	r3, [pc, #28]	@ (8007b80 <vPortExitCritical+0x54>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d105      	bne.n	8007b74 <vPortExitCritical+0x48>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	f383 8811 	msr	BASEPRI, r3
    }
 8007b72:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8007b74:	bf00      	nop
 8007b76:	370c      	adds	r7, #12
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr
 8007b80:	20000024 	.word	0x20000024
	...

08007b90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007b90:	f3ef 8009 	mrs	r0, PSP
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	4b15      	ldr	r3, [pc, #84]	@ (8007bf0 <pxCurrentTCBConst>)
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	f01e 0f10 	tst.w	lr, #16
 8007ba0:	bf08      	it	eq
 8007ba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007baa:	6010      	str	r0, [r2, #0]
 8007bac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007bb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007bb4:	b672      	cpsid	i
 8007bb6:	f380 8811 	msr	BASEPRI, r0
 8007bba:	f3bf 8f4f 	dsb	sy
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	b662      	cpsie	i
 8007bc4:	f7fe ffac 	bl	8006b20 <vTaskSwitchContext>
 8007bc8:	f04f 0000 	mov.w	r0, #0
 8007bcc:	f380 8811 	msr	BASEPRI, r0
 8007bd0:	bc09      	pop	{r0, r3}
 8007bd2:	6819      	ldr	r1, [r3, #0]
 8007bd4:	6808      	ldr	r0, [r1, #0]
 8007bd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bda:	f01e 0f10 	tst.w	lr, #16
 8007bde:	bf08      	it	eq
 8007be0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007be4:	f380 8809 	msr	PSP, r0
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop

08007bf0 <pxCurrentTCBConst>:
 8007bf0:	20000268 	.word	0x20000268
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop

08007bf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b082      	sub	sp, #8
 8007bfc:	af00      	add	r7, sp, #0
        __asm volatile
 8007bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c02:	b672      	cpsid	i
 8007c04:	f383 8811 	msr	BASEPRI, r3
 8007c08:	f3bf 8f6f 	isb	sy
 8007c0c:	f3bf 8f4f 	dsb	sy
 8007c10:	b662      	cpsie	i
 8007c12:	607b      	str	r3, [r7, #4]
    }
 8007c14:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8007c16:	f7fe fe69 	bl	80068ec <xTaskIncrementTick>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d003      	beq.n	8007c28 <SysTick_Handler+0x30>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c20:	4b06      	ldr	r3, [pc, #24]	@ (8007c3c <SysTick_Handler+0x44>)
 8007c22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c26:	601a      	str	r2, [r3, #0]
 8007c28:	2300      	movs	r3, #0
 8007c2a:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	f383 8811 	msr	BASEPRI, r3
    }
 8007c32:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8007c34:	bf00      	nop
 8007c36:	3708      	adds	r7, #8
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	e000ed04 	.word	0xe000ed04

08007c40 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8007c40:	b480      	push	{r7}
 8007c42:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007c44:	4b0b      	ldr	r3, [pc, #44]	@ (8007c74 <vPortSetupTimerInterrupt+0x34>)
 8007c46:	2200      	movs	r2, #0
 8007c48:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c78 <vPortSetupTimerInterrupt+0x38>)
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007c50:	4b0a      	ldr	r3, [pc, #40]	@ (8007c7c <vPortSetupTimerInterrupt+0x3c>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a0a      	ldr	r2, [pc, #40]	@ (8007c80 <vPortSetupTimerInterrupt+0x40>)
 8007c56:	fba2 2303 	umull	r2, r3, r2, r3
 8007c5a:	099b      	lsrs	r3, r3, #6
 8007c5c:	4a09      	ldr	r2, [pc, #36]	@ (8007c84 <vPortSetupTimerInterrupt+0x44>)
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007c62:	4b04      	ldr	r3, [pc, #16]	@ (8007c74 <vPortSetupTimerInterrupt+0x34>)
 8007c64:	2207      	movs	r2, #7
 8007c66:	601a      	str	r2, [r3, #0]
}
 8007c68:	bf00      	nop
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	e000e010 	.word	0xe000e010
 8007c78:	e000e018 	.word	0xe000e018
 8007c7c:	20000014 	.word	0x20000014
 8007c80:	10624dd3 	.word	0x10624dd3
 8007c84:	e000e014 	.word	0xe000e014

08007c88 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007c88:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007c98 <vPortEnableVFP+0x10>
 8007c8c:	6801      	ldr	r1, [r0, #0]
 8007c8e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007c92:	6001      	str	r1, [r0, #0]
 8007c94:	4770      	bx	lr
 8007c96:	0000      	.short	0x0000
 8007c98:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8007c9c:	bf00      	nop
 8007c9e:	bf00      	nop

08007ca0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8007ca0:	b480      	push	{r7}
 8007ca2:	b085      	sub	sp, #20
 8007ca4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007ca6:	f3ef 8305 	mrs	r3, IPSR
 8007caa:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2b0f      	cmp	r3, #15
 8007cb0:	d917      	bls.n	8007ce2 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8007d1c <vPortValidateInterruptPriority+0x7c>)
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007cbc:	4b18      	ldr	r3, [pc, #96]	@ (8007d20 <vPortValidateInterruptPriority+0x80>)
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	7afa      	ldrb	r2, [r7, #11]
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d20d      	bcs.n	8007ce2 <vPortValidateInterruptPriority+0x42>
        __asm volatile
 8007cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cca:	b672      	cpsid	i
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	b662      	cpsie	i
 8007cda:	607b      	str	r3, [r7, #4]
    }
 8007cdc:	bf00      	nop
 8007cde:	bf00      	nop
 8007ce0:	e7fd      	b.n	8007cde <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ce2:	4b10      	ldr	r3, [pc, #64]	@ (8007d24 <vPortValidateInterruptPriority+0x84>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007cea:	4b0f      	ldr	r3, [pc, #60]	@ (8007d28 <vPortValidateInterruptPriority+0x88>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d90d      	bls.n	8007d0e <vPortValidateInterruptPriority+0x6e>
        __asm volatile
 8007cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf6:	b672      	cpsid	i
 8007cf8:	f383 8811 	msr	BASEPRI, r3
 8007cfc:	f3bf 8f6f 	isb	sy
 8007d00:	f3bf 8f4f 	dsb	sy
 8007d04:	b662      	cpsie	i
 8007d06:	603b      	str	r3, [r7, #0]
    }
 8007d08:	bf00      	nop
 8007d0a:	bf00      	nop
 8007d0c:	e7fd      	b.n	8007d0a <vPortValidateInterruptPriority+0x6a>
    }
 8007d0e:	bf00      	nop
 8007d10:	3714      	adds	r7, #20
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	e000e3f0 	.word	0xe000e3f0
 8007d20:	200003a8 	.word	0x200003a8
 8007d24:	e000ed0c 	.word	0xe000ed0c
 8007d28:	200003ac 	.word	0x200003ac

08007d2c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b08a      	sub	sp, #40	@ 0x28
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8007d34:	2300      	movs	r3, #0
 8007d36:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8007d38:	f7fe fcb0 	bl	800669c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8007d3c:	4b56      	ldr	r3, [pc, #344]	@ (8007e98 <pvPortMalloc+0x16c>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8007d44:	f000 f914 	bl	8007f70 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d012      	beq.n	8007d74 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8007d4e:	2208      	movs	r2, #8
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f003 0307 	and.w	r3, r3, #7
 8007d56:	1ad3      	subs	r3, r2, r3
 8007d58:	3308      	adds	r3, #8
 8007d5a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	43db      	mvns	r3, r3
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d804      	bhi.n	8007d70 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	69bb      	ldr	r3, [r7, #24]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	607b      	str	r3, [r7, #4]
 8007d6e:	e001      	b.n	8007d74 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8007d70:	2300      	movs	r3, #0
 8007d72:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	db73      	blt.n	8007e62 <pvPortMalloc+0x136>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d070      	beq.n	8007e62 <pvPortMalloc+0x136>
 8007d80:	4b46      	ldr	r3, [pc, #280]	@ (8007e9c <pvPortMalloc+0x170>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d86b      	bhi.n	8007e62 <pvPortMalloc+0x136>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007d8a:	4b45      	ldr	r3, [pc, #276]	@ (8007ea0 <pvPortMalloc+0x174>)
 8007d8c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8007d8e:	4b44      	ldr	r3, [pc, #272]	@ (8007ea0 <pvPortMalloc+0x174>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d94:	e004      	b.n	8007da0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8007d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d98:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d903      	bls.n	8007db2 <pvPortMalloc+0x86>
 8007daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1f1      	bne.n	8007d96 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007db2:	4b39      	ldr	r3, [pc, #228]	@ (8007e98 <pvPortMalloc+0x16c>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d052      	beq.n	8007e62 <pvPortMalloc+0x136>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007dbc:	6a3b      	ldr	r3, [r7, #32]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2208      	movs	r2, #8
 8007dc2:	4413      	add	r3, r2
 8007dc4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	685a      	ldr	r2, [r3, #4]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	1ad2      	subs	r2, r2, r3
 8007dd6:	2308      	movs	r3, #8
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d922      	bls.n	8007e24 <pvPortMalloc+0xf8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4413      	add	r3, r2
 8007de4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f003 0307 	and.w	r3, r3, #7
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00d      	beq.n	8007e0c <pvPortMalloc+0xe0>
        __asm volatile
 8007df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df4:	b672      	cpsid	i
 8007df6:	f383 8811 	msr	BASEPRI, r3
 8007dfa:	f3bf 8f6f 	isb	sy
 8007dfe:	f3bf 8f4f 	dsb	sy
 8007e02:	b662      	cpsie	i
 8007e04:	613b      	str	r3, [r7, #16]
    }
 8007e06:	bf00      	nop
 8007e08:	bf00      	nop
 8007e0a:	e7fd      	b.n	8007e08 <pvPortMalloc+0xdc>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	1ad2      	subs	r2, r2, r3
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8007e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e1e:	6978      	ldr	r0, [r7, #20]
 8007e20:	f000 f902 	bl	8008028 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e24:	4b1d      	ldr	r3, [pc, #116]	@ (8007e9c <pvPortMalloc+0x170>)
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	4a1b      	ldr	r2, [pc, #108]	@ (8007e9c <pvPortMalloc+0x170>)
 8007e30:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007e32:	4b1a      	ldr	r3, [pc, #104]	@ (8007e9c <pvPortMalloc+0x170>)
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	4b1b      	ldr	r3, [pc, #108]	@ (8007ea4 <pvPortMalloc+0x178>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d203      	bcs.n	8007e46 <pvPortMalloc+0x11a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007e3e:	4b17      	ldr	r3, [pc, #92]	@ (8007e9c <pvPortMalloc+0x170>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a18      	ldr	r2, [pc, #96]	@ (8007ea4 <pvPortMalloc+0x178>)
 8007e44:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8007e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e50:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8007e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e54:	2200      	movs	r2, #0
 8007e56:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8007e58:	4b13      	ldr	r3, [pc, #76]	@ (8007ea8 <pvPortMalloc+0x17c>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	4a12      	ldr	r2, [pc, #72]	@ (8007ea8 <pvPortMalloc+0x17c>)
 8007e60:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007e62:	f7fe fc29 	bl	80066b8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	f003 0307 	and.w	r3, r3, #7
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00d      	beq.n	8007e8c <pvPortMalloc+0x160>
        __asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e74:	b672      	cpsid	i
 8007e76:	f383 8811 	msr	BASEPRI, r3
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	f3bf 8f4f 	dsb	sy
 8007e82:	b662      	cpsie	i
 8007e84:	60fb      	str	r3, [r7, #12]
    }
 8007e86:	bf00      	nop
 8007e88:	bf00      	nop
 8007e8a:	e7fd      	b.n	8007e88 <pvPortMalloc+0x15c>
    return pvReturn;
 8007e8c:	69fb      	ldr	r3, [r7, #28]
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	3728      	adds	r7, #40	@ 0x28
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	20003fb8 	.word	0x20003fb8
 8007e9c:	20003fbc 	.word	0x20003fbc
 8007ea0:	20003fb0 	.word	0x20003fb0
 8007ea4:	20003fc0 	.word	0x20003fc0
 8007ea8:	20003fc4 	.word	0x20003fc4

08007eac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b086      	sub	sp, #24
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d04f      	beq.n	8007f5e <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8007ebe:	2308      	movs	r3, #8
 8007ec0:	425b      	negs	r3, r3
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	db0d      	blt.n	8007ef0 <vPortFree+0x44>
        __asm volatile
 8007ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed8:	b672      	cpsid	i
 8007eda:	f383 8811 	msr	BASEPRI, r3
 8007ede:	f3bf 8f6f 	isb	sy
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	b662      	cpsie	i
 8007ee8:	60fb      	str	r3, [r7, #12]
    }
 8007eea:	bf00      	nop
 8007eec:	bf00      	nop
 8007eee:	e7fd      	b.n	8007eec <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00d      	beq.n	8007f14 <vPortFree+0x68>
        __asm volatile
 8007ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efc:	b672      	cpsid	i
 8007efe:	f383 8811 	msr	BASEPRI, r3
 8007f02:	f3bf 8f6f 	isb	sy
 8007f06:	f3bf 8f4f 	dsb	sy
 8007f0a:	b662      	cpsie	i
 8007f0c:	60bb      	str	r3, [r7, #8]
    }
 8007f0e:	bf00      	nop
 8007f10:	bf00      	nop
 8007f12:	e7fd      	b.n	8007f10 <vPortFree+0x64>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	0fdb      	lsrs	r3, r3, #31
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d01c      	beq.n	8007f5e <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d118      	bne.n	8007f5e <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8007f38:	f7fe fbb0 	bl	800669c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	685a      	ldr	r2, [r3, #4]
 8007f40:	4b09      	ldr	r3, [pc, #36]	@ (8007f68 <vPortFree+0xbc>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4413      	add	r3, r2
 8007f46:	4a08      	ldr	r2, [pc, #32]	@ (8007f68 <vPortFree+0xbc>)
 8007f48:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007f4a:	6938      	ldr	r0, [r7, #16]
 8007f4c:	f000 f86c 	bl	8008028 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8007f50:	4b06      	ldr	r3, [pc, #24]	@ (8007f6c <vPortFree+0xc0>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	3301      	adds	r3, #1
 8007f56:	4a05      	ldr	r2, [pc, #20]	@ (8007f6c <vPortFree+0xc0>)
 8007f58:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8007f5a:	f7fe fbad 	bl	80066b8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007f5e:	bf00      	nop
 8007f60:	3718      	adds	r7, #24
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	20003fbc 	.word	0x20003fbc
 8007f6c:	20003fc8 	.word	0x20003fc8

08007f70 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f76:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007f7a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8007f7c:	4b25      	ldr	r3, [pc, #148]	@ (8008014 <prvHeapInit+0xa4>)
 8007f7e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f003 0307 	and.w	r3, r3, #7
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00c      	beq.n	8007fa4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	3307      	adds	r3, #7
 8007f8e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f023 0307 	bic.w	r3, r3, #7
 8007f96:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8007f98:	68ba      	ldr	r2, [r7, #8]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8008014 <prvHeapInit+0xa4>)
 8007fa0:	4413      	add	r3, r2
 8007fa2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8008018 <prvHeapInit+0xa8>)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8007fae:	4b1a      	ldr	r3, [pc, #104]	@ (8008018 <prvHeapInit+0xa8>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	4413      	add	r3, r2
 8007fba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8007fbc:	2208      	movs	r2, #8
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	1a9b      	subs	r3, r3, r2
 8007fc2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f023 0307 	bic.w	r3, r3, #7
 8007fca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	4a13      	ldr	r2, [pc, #76]	@ (800801c <prvHeapInit+0xac>)
 8007fd0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8007fd2:	4b12      	ldr	r3, [pc, #72]	@ (800801c <prvHeapInit+0xac>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8007fda:	4b10      	ldr	r3, [pc, #64]	@ (800801c <prvHeapInit+0xac>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	1ad2      	subs	r2, r2, r3
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800801c <prvHeapInit+0xac>)
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	4a08      	ldr	r2, [pc, #32]	@ (8008020 <prvHeapInit+0xb0>)
 8007ffe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	4a07      	ldr	r2, [pc, #28]	@ (8008024 <prvHeapInit+0xb4>)
 8008006:	6013      	str	r3, [r2, #0]
}
 8008008:	bf00      	nop
 800800a:	3714      	adds	r7, #20
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr
 8008014:	200003b0 	.word	0x200003b0
 8008018:	20003fb0 	.word	0x20003fb0
 800801c:	20003fb8 	.word	0x20003fb8
 8008020:	20003fc0 	.word	0x20003fc0
 8008024:	20003fbc 	.word	0x20003fbc

08008028 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008030:	4b28      	ldr	r3, [pc, #160]	@ (80080d4 <prvInsertBlockIntoFreeList+0xac>)
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	e002      	b.n	800803c <prvInsertBlockIntoFreeList+0x14>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60fb      	str	r3, [r7, #12]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	429a      	cmp	r2, r3
 8008044:	d8f7      	bhi.n	8008036 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	68ba      	ldr	r2, [r7, #8]
 8008050:	4413      	add	r3, r2
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	429a      	cmp	r2, r3
 8008056:	d108      	bne.n	800806a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	685a      	ldr	r2, [r3, #4]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	441a      	add	r2, r3
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	441a      	add	r2, r3
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	429a      	cmp	r2, r3
 800807c:	d118      	bne.n	80080b0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	4b15      	ldr	r3, [pc, #84]	@ (80080d8 <prvInsertBlockIntoFreeList+0xb0>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	429a      	cmp	r2, r3
 8008088:	d00d      	beq.n	80080a6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	685a      	ldr	r2, [r3, #4]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	441a      	add	r2, r3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	601a      	str	r2, [r3, #0]
 80080a4:	e008      	b.n	80080b8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80080a6:	4b0c      	ldr	r3, [pc, #48]	@ (80080d8 <prvInsertBlockIntoFreeList+0xb0>)
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	601a      	str	r2, [r3, #0]
 80080ae:	e003      	b.n	80080b8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d002      	beq.n	80080c6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80080c6:	bf00      	nop
 80080c8:	3714      	adds	r7, #20
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	20003fb0 	.word	0x20003fb0
 80080d8:	20003fb8 	.word	0x20003fb8

080080dc <memset>:
 80080dc:	4402      	add	r2, r0
 80080de:	4603      	mov	r3, r0
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d100      	bne.n	80080e6 <memset+0xa>
 80080e4:	4770      	bx	lr
 80080e6:	f803 1b01 	strb.w	r1, [r3], #1
 80080ea:	e7f9      	b.n	80080e0 <memset+0x4>

080080ec <__libc_init_array>:
 80080ec:	b570      	push	{r4, r5, r6, lr}
 80080ee:	4d0d      	ldr	r5, [pc, #52]	@ (8008124 <__libc_init_array+0x38>)
 80080f0:	4c0d      	ldr	r4, [pc, #52]	@ (8008128 <__libc_init_array+0x3c>)
 80080f2:	1b64      	subs	r4, r4, r5
 80080f4:	10a4      	asrs	r4, r4, #2
 80080f6:	2600      	movs	r6, #0
 80080f8:	42a6      	cmp	r6, r4
 80080fa:	d109      	bne.n	8008110 <__libc_init_array+0x24>
 80080fc:	4d0b      	ldr	r5, [pc, #44]	@ (800812c <__libc_init_array+0x40>)
 80080fe:	4c0c      	ldr	r4, [pc, #48]	@ (8008130 <__libc_init_array+0x44>)
 8008100:	f000 f826 	bl	8008150 <_init>
 8008104:	1b64      	subs	r4, r4, r5
 8008106:	10a4      	asrs	r4, r4, #2
 8008108:	2600      	movs	r6, #0
 800810a:	42a6      	cmp	r6, r4
 800810c:	d105      	bne.n	800811a <__libc_init_array+0x2e>
 800810e:	bd70      	pop	{r4, r5, r6, pc}
 8008110:	f855 3b04 	ldr.w	r3, [r5], #4
 8008114:	4798      	blx	r3
 8008116:	3601      	adds	r6, #1
 8008118:	e7ee      	b.n	80080f8 <__libc_init_array+0xc>
 800811a:	f855 3b04 	ldr.w	r3, [r5], #4
 800811e:	4798      	blx	r3
 8008120:	3601      	adds	r6, #1
 8008122:	e7f2      	b.n	800810a <__libc_init_array+0x1e>
 8008124:	0800820c 	.word	0x0800820c
 8008128:	0800820c 	.word	0x0800820c
 800812c:	0800820c 	.word	0x0800820c
 8008130:	08008210 	.word	0x08008210

08008134 <memcpy>:
 8008134:	440a      	add	r2, r1
 8008136:	4291      	cmp	r1, r2
 8008138:	f100 33ff 	add.w	r3, r0, #4294967295
 800813c:	d100      	bne.n	8008140 <memcpy+0xc>
 800813e:	4770      	bx	lr
 8008140:	b510      	push	{r4, lr}
 8008142:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008146:	f803 4f01 	strb.w	r4, [r3, #1]!
 800814a:	4291      	cmp	r1, r2
 800814c:	d1f9      	bne.n	8008142 <memcpy+0xe>
 800814e:	bd10      	pop	{r4, pc}

08008150 <_init>:
 8008150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008152:	bf00      	nop
 8008154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008156:	bc08      	pop	{r3}
 8008158:	469e      	mov	lr, r3
 800815a:	4770      	bx	lr

0800815c <_fini>:
 800815c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815e:	bf00      	nop
 8008160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008162:	bc08      	pop	{r3}
 8008164:	469e      	mov	lr, r3
 8008166:	4770      	bx	lr
