/********************************************************************
 *
 * BSS_R4F MEMORYMAP header file
 *
 * Copyright (C) 2021 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
#ifndef CSLR_SOC_BSS_BASEADDRESS_H_
#define CSLR_SOC_BSS_BASEADDRESS_H_

#include <drivers/hw_include/cslr.h>
#include <drivers/hw_include/tistdtypes.h>

#ifdef __cplusplus
extern "C"
{
#endif

#define CSL_BSS_BSS_TCMA_ROM_U_BASE                     (0x00000000U)
#define CSL_BSS_BSS_TCMA_RAM_U_BASE                     (0x00080000U)
#define CSL_BSS_BSS_TCMB_U_BASE                         (0x08000000U)
#define CSL_BSS_HSM_ROM_U_BASE                          (0x20000000U)
#define CSL_BSS_HSM_RAM_U_BASE                          (0x20020000U)
#define CSL_BSS_DSS_CM4_RAM_U_BASE                      (0x28000000U)
#define CSL_BSS_HSM_SOC_CTRL_U_BASE                     (0x40000000U)
#define CSL_BSS_MPU_MSS_L2_BANKA_U_BASE                 (0x40020000U)
#define CSL_BSS_MPU_MSS_L2_BANKB_U_BASE                 (0x40040000U)
#define CSL_BSS_MPU_HSM_DTHE_U_BASE                     (0x40060000U)
#define CSL_BSS_MPU_MSS_MBOX_U_BASE                     (0x40080000U)
#define CSL_BSS_MPU_MSS_PCRA_U_BASE                     (0x400A0000U)
#define CSL_BSS_MPU_MSS_QSPI_U_BASE                     (0x400C0000U)
#define CSL_BSS_MPU_MSS_CR5A_AXIS_U_BASE                (0x400E0000U)
#define CSL_BSS_MPU_MSS_CR5B_AXIS_U_BASE                (0x40100000U)
#define CSL_BSS_MPU_DSS_L3_BANKA_U_BASE                 (0x40120000U)
#define CSL_BSS_MPU_DSS_L3_BANKB_U_BASE                 (0x40140000U)
#define CSL_BSS_MPU_DSS_L3_BANKC_U_BASE                 (0x40160000U)
#define CSL_BSS_MPU_DSS_L3_BANKD_U_BASE                 (0x40180000U)
#define CSL_BSS_MPU_DSS_HWA_DMA0_U_BASE                 (0x401A0000U)
#define CSL_BSS_MPU_DSS_HWA_DMA1_U_BASE                 (0x401C0000U)
#define CSL_BSS_MPU_DSS_HWA_PROC_U_BASE                 (0x401E0000U)
#define CSL_BSS_MPU_DSS_MBOX_U_BASE                     (0x40200000U)
#define CSL_BSS_MPU_HSM_U_BASE                          (0x40220000U)
#define CSL_BSS_HSM_SOC_PCR_U_BASE                      (0x40F78000U)
#define CSL_BSS_HSM_STC_U_BASE                          (0x40F78C00U)
#define CSL_BSS_HSM_PBIST_U_BASE                        (0x40F79000U)
#define CSL_BSS_HSM_ECC_AGGR_U_BASE                     (0x40F79400U)
#define CSL_BSS_HSM_MBOX_U_BASE                         (0x44000000U)
#define CSL_BSS_HSM_SEC_MGR_U_BASE                      (0x46000000U)
#define CSL_BSS_HSM_SEC_RAM_U_BASE                      (0x46050000U)
#define CSL_BSS_HSM_CTRL_U_BASE                         (0x47000000U)
#define CSL_BSS_HSM_TPCCA_U_BASE                        (0x47020000U)
#define CSL_BSS_HSM_TPTCA0_U_BASE                       (0x47040000U)
#define CSL_BSS_HSM_TPTCA1_U_BASE                       (0x47060000U)
#define CSL_BSS_HSM_PCR_U_BASE                          (0x47F78000U)
#define CSL_BSS_HSM_RTIA_U_BASE                         (0x47F78C00U)
#define CSL_BSS_HSM_WDT_U_BASE                          (0x47F78D00U)
#define CSL_BSS_HSM_DCCA_U_BASE                         (0x47F79000U)
#define CSL_BSS_HSM_ESM_U_BASE                          (0x47F79400U)
#define CSL_BSS_HSM_DMTA_U_BASE                         (0x47F79800U)
#define CSL_BSS_HSM_DMTB_U_BASE                         (0x47F79900U)
#define CSL_BSS_DSS_CM4_MBOX_U_BASE                     (0x48000000U)
#define CSL_BSS_DSS_CM4_CTRL_U_BASE                     (0x48020000U)
#define CSL_BSS_MSS_SPIA_RAM_U_BASE                     (0x52000000U)
#define CSL_BSS_MSS_SPIB_RAM_U_BASE                     (0x52020000U)
#define CSL_BSS_MSS_MCANA_MSG_RAM_U_BASE                (0x52040000U)
#define CSL_BSS_MSS_VIM_R5A_U_BASE                      (0x52080000U)
#define CSL_BSS_MSS_VIM_R5B_U_BASE                      (0x520A0000U)
#define CSL_BSS_MSS_IOMUX_U_BASE                        (0x520C0000U)
#define CSL_BSS_MSS_RCM_U_BASE                          (0x52100000U)
#define CSL_BSS_MSS_CTRL_U_BASE                         (0x52120000U)
#define CSL_BSS_MSS_TOPRCM_U_BASE                       (0x52140000U)
#define CSL_BSS_MSS_DEBUGSS_U_BASE                      (0x52A00000U)
#define CSL_BSS_MSS_PCR1_U_BASE                         (0x52F78000U)
#define CSL_BSS_TOP_PBIST_U_BASE                        (0x52F79400U)
#define CSL_BSS_MSS_R5SS_STC_U_BASE                     (0x52F79800U)
#define CSL_BSS_MSS_DCCA_U_BASE                         (0x52F79C00U)
#define CSL_BSS_MSS_DCCB_U_BASE                         (0x52F79D00U)
#define CSL_BSS_MSS_DCCC_U_BASE                         (0x52F79E00U)
#define CSL_BSS_MSS_DCCD_U_BASE                         (0x52F79F00U)
#define CSL_BSS_MSS_RTIA_U_BASE                         (0x52F7A000U)
#define CSL_BSS_MSS_RTIB_U_BASE                         (0x52F7A100U)
#define CSL_BSS_MSS_RTIC_U_BASE                         (0x52F7A200U)
#define CSL_BSS_MSS_WDT_U_BASE                          (0x52F7A300U)
#define CSL_BSS_MSS_ESM_U_BASE                          (0x52F7A400U)
#define CSL_BSS_TOP_EFUSE_FARM_U_BASE                   (0x52F7A800U)
#define CSL_BSS_MSS_CCMR_U_BASE                         (0x52F7AC00U)
#define CSL_BSS_MSS_I2C_U_BASE                          (0x52F7B000U)
#define CSL_BSS_MSS_GIO_U_BASE                          (0x52F7B400U)
#define CSL_BSS_MSS_ECC_AGG_R5A_U_BASE                  (0x52F7B800U)
#define CSL_BSS_MSS_ECC_AGG_R5B_U_BASE                  (0x52F7BC00U)
#define CSL_BSS_MSS_ECC_AGG_MSS_U_BASE                  (0x52F7C000U)
#define CSL_BSS_MSS_SPIA_U_BASE                         (0x52F7E800U)
#define CSL_BSS_MSS_SPIB_U_BASE                         (0x52F7EA00U)
#define CSL_BSS_MSS_SCIA_U_BASE                         (0x52F7EC00U)
#define CSL_BSS_MSS_SCIB_U_BASE                         (0x52F7ED00U)
#define CSL_BSS_MSS_MCANA_ECC_U_BASE                    (0x52F7F800U)
#define CSL_BSS_MSS_MCANA_CFG_U_BASE                    (0x52F7FC00U)
#define CSL_BSS_MSS_MCANB_MSG_RAM_U_BASE                (0x53040000U)
#define CSL_BSS_TOP_AURORA_TX_U_BASE                    (0x53060000U)
#define CSL_BSS_TOP_MDO_INFRA_U_BASE                    (0x53080000U)
#define CSL_BSS_MSS_GPADC_PKT_RAM_U_BASE                (0x530C0000U)
#define CSL_BSS_TOP_CTRL_U_BASE                         (0x530E0000U)
#define CSL_BSS_MSS_TPCC_A_U_BASE                       (0x53100000U)
#define CSL_BSS_MSS_TPCC_B_U_BASE                       (0x53120000U)
#define CSL_BSS_MSS_TPTC_A0_U_BASE                      (0x53140000U)
#define CSL_BSS_MSS_TPTC_A1_U_BASE                      (0x53160000U)
#define CSL_BSS_MSS_TPTC_B0_U_BASE                      (0x53180000U)
#define CSL_BSS_MSS_PCR2_U_BASE                         (0x53F78000U)
#define CSL_BSS_MSS_ETPWMA_U_BASE                       (0x53F78C00U)
#define CSL_BSS_MSS_ETPWMB_U_BASE                       (0x53F78D00U)
#define CSL_BSS_MSS_ETPWMC_U_BASE                       (0x53F78E00U)
#define CSL_BSS_MSS_GPADC_REG_U_BASE                    (0x53F79800U)
#define CSL_BSS_MSS_DMM_A_U_BASE                        (0x53F79C00U)
#define CSL_BSS_MSS_DMM_B_U_BASE                        (0x53F79E00U)
#define CSL_BSS_MSS_MCANB_ECC_U_BASE                    (0x53F7F800U)
#define CSL_BSS_MSS_MCANB_CFG_U_BASE                    (0x53F7FC00U)
#define CSL_BSS_RSS_RCM_U_BASE                          (0x55000000U)
#define CSL_BSS_RSS_CTRL_U_BASE                         (0x55020000U)
#define CSL_BSS_RSS_CSI2A_U_BASE                        (0x55080000U)
#define CSL_BSS_RSS_PROG_FILT_U_BASE                    (0x550A0000U)
#define CSL_BSS_MPU_RSS_DSS2RSS_U_BASE                  (0x550C0000U)
#define CSL_BSS_MPU_RSS_MSS2RSS_U_BASE                  (0x550E0000U)
#define CSL_BSS_RSS_TPCC_A_U_BASE                       (0x55100000U)
#define CSL_BSS_RSS_TPTC_A0_U_BASE                      (0x55160000U)
#define CSL_BSS_RSS_ECC_AGG_U_BASE                      (0x551C0000U)
#define CSL_BSS_RSS_FIR_COEFF_U_BASE                    (0x551E0000U)
#define CSL_BSS_RSS_FIR_DMEM_U_BASE                     (0x551E0400U)
#define CSL_BSS_RSS_PROC_CTRL_U_BASE                    (0x55200000U)
#define CSL_BSS_RSS_PROC_ECC_AGG_U_BASE                 (0x55220000U)
#define CSL_BSS_RSS_PCR_U_BASE                          (0x55F78000U)
#define CSL_BSS_DSS_RCM_U_BASE                          (0x56000000U)
#define CSL_BSS_DSS_CTRL_U_BASE                         (0x56020000U)
#define CSL_BSS_DSS_CBUFF_U_BASE                        (0x56040000U)
#define CSL_BSS_DSS_HWA_PARAM_U_BASE                    (0x56060000U)
#define CSL_BSS_DSS_HWA_CFG_U_BASE                      (0x56062000U)
#define CSL_BSS_DSS_HWA_WINDOW_RAM_U_BASE               (0x56064000U)
#define CSL_BSS_DSS_HWA_MULT_RAM_U_BASE                 (0x56068000U)
#define CSL_BSS_DSS_HWA_DEROT_RAM_U_BASE                (0x5606C000U)
#define CSL_BSS_DSS_HWA_SHUFFLE_RAM_U_BASE              (0x5606E000U)
#define CSL_BSS_DSS_HWA_2DSTAT_ITER_VAL_RAM_U_BASE      (0x56080000U)
#define CSL_BSS_DSS_HWA_2DSTAT_ITER_IDX_RAM_U_BASE      (0x56082000U)
#define CSL_BSS_DSS_HWA_2DSTAT_SMPL_VAL_RAM_U_BASE      (0x56084000U)
#define CSL_BSS_DSS_HWA_2DSTAT_SMPL_IDX_RAM_U_BASE      (0x56086000U)
#define CSL_BSS_DSS_HWA_HIST_RAM_U_BASE                 (0x56088000U)
#define CSL_BSS_DSS_HWA_HIST_THRESH_RAM_U_BASE          (0x5608C000U)
#define CSL_BSS_DSS_ECC_AGG_U_BASE                      (0x560A0000U)
#define CSL_BSS_DSS_TPCC_A_U_BASE                       (0x56100000U)
#define CSL_BSS_DSS_TPCC_B_U_BASE                       (0x56120000U)
#define CSL_BSS_DSS_TPCC_C_U_BASE                       (0x56140000U)
#define CSL_BSS_DSS_TPTC_A0_U_BASE                      (0x56160000U)
#define CSL_BSS_DSS_TPTC_A1_U_BASE                      (0x56180000U)
#define CSL_BSS_DSS_TPTC_B0_U_BASE                      (0x561A0000U)
#define CSL_BSS_DSS_TPTC_B1_U_BASE                      (0x561C0000U)
#define CSL_BSS_DSS_TPTC_C0_U_BASE                      (0x561E0000U)
#define CSL_BSS_DSS_TPTC_C1_U_BASE                      (0x56200000U)
#define CSL_BSS_DSS_TPTC_C2_U_BASE                      (0x56220000U)
#define CSL_BSS_DSS_TPTC_C3_U_BASE                      (0x56240000U)
#define CSL_BSS_DSS_TPTC_C4_U_BASE                      (0x56260000U)
#define CSL_BSS_DSS_TPTC_C5_U_BASE                      (0x56280000U)
#define CSL_BSS_DSS_PCR_U_BASE                          (0x56F78000U)
#define CSL_BSS_DSS_DSP_PBIST_U_BASE                    (0x56F79000U)
#define CSL_BSS_DSS_DSP_STC_U_BASE                      (0x56F79200U)
#define CSL_BSS_DSS_CM4_STC_U_BASE                      (0x56F79400U)
#define CSL_BSS_DSS_DCCA_U_BASE                         (0x56F79C00U)
#define CSL_BSS_DSS_DCCB_U_BASE                         (0x56F79D00U)
#define CSL_BSS_DSS_RTIA_U_BASE                         (0x56F7A000U)
#define CSL_BSS_DSS_RTIB_U_BASE                         (0x56F7A100U)
#define CSL_BSS_DSS_WDT_U_BASE                          (0x56F7A200U)
#define CSL_BSS_DSS_SCIA_U_BASE                         (0x56F7B000U)
#define CSL_BSS_DSS_CMC_CFG_U_BASE                      (0x56F7C000U)
#define CSL_BSS_DSS_ESM_U_BASE                          (0x56F7D000U)
#define CSL_BSS_MSS_CPSW_U_BASE                         (0x57000000U)
#define CSL_BSS_BSS_FFT_MEM_PING_U_BASE                 (0x7E000000U)
#define CSL_BSS_BSS_FFT_MEM_PONG_U_BASE                 (0x7E010000U)
#define CSL_BSS_BSS_FFT_MEM_ACCUM_U_BASE                (0x7E020000U)
#define CSL_BSS_BSS_GPADC_MEM_U_BASE                    (0x7E030000U)
#define CSL_BSS_BSS_AGC_MEM_U_BASE                      (0x7E040000U)
#define CSL_BSS_BSS_MCRC_U_BASE                         (0x7E050000U)
#define CSL_BSS_BSS_DFE_CQ1_U_BASE                      (0x7E060000U)
#define CSL_BSS_BSS_DFE_CQ2_U_BASE                      (0x7E070000U)
#define CSL_BSS_BSS_DAC_MEM_U_BASE                      (0x7E080000U)
#define CSL_BSS_DSS_L2_U_BASE                           (0x80800000U)
#define CSL_BSS_DSS_L1P_U_BASE                          (0x80E00000U)
#define CSL_BSS_DSS_L1D_U_BASE                          (0x80F00000U)
#define CSL_BSS_DSS_HWA_DMA0_U_BASE                     (0x82000000U)
#define CSL_BSS_DSS_HWA_DMA1_U_BASE                     (0x82100000U)
#define CSL_BSS_DSS_MAILBOX_U_BASE                      (0x83100000U)
#define CSL_BSS_DSS_CBUFF_FIFO_U_BASE                   (0x83200000U)
#define CSL_BSS_DSS_MCRC_U_BASE                         (0x83300000U)
#define CSL_BSS_DSS_MDO_FIFO_U_BASE                     (0x83400000U)
#define CSL_BSS_DSS_CMC_UCOMP0_U_BASE                   (0x85000000U)
#define CSL_BSS_DSS_CMC_UCOMP1_U_BASE                   (0x85001000U)
#define CSL_BSS_DSS_CMC_UCOMP2_U_BASE                   (0x85002000U)
#define CSL_BSS_DSS_CMC_UCOMP3_U_BASE                   (0x85003000U)
#define CSL_BSS_DSS_CMC_COMP_U_BASE                     (0x85080000U)
#define CSL_BSS_DSS_L3_U_BASE                           (0x88000000U)
#define CSL_BSS_RSS_ADCBUF_WRITE_U_BASE                 (0xA4000000U)
#define CSL_BSS_RSS_CHIRP_INFO_WRITE_U_BASE             (0xA4010000U)
#define CSL_BSS_RSS_STATIC_MEM_U_BASE                   (0xA4020000U)
#define CSL_BSS_RSS_CR4_MBOX_U_BASE                     (0xA4030000U)
#define CSL_BSS_RSS_ADCBUF_READ_U_BASE                  (0xA5000000U)
#define CSL_BSS_RSS_CHIRP_INFO_READ_U_BASE              (0xA5010000U)
#define CSL_BSS_MSS_L2_U_BASE                           (0xC0200000U)
#define CSL_BSS_MSS_TCMA_CR5A_U_BASE                    (0xC1000000U)
#define CSL_BSS_MSS_TCMB_CR5A_U_BASE                    (0xC1800000U)
#define CSL_BSS_MSS_ICACHE_CR5A_U_BASE                  (0xC2000000U)
#define CSL_BSS_MSS_DCACHE_CR5A_U_BASE                  (0xC2800000U)
#define CSL_BSS_MSS_TCMA_CR5B_U_BASE                    (0xC3000000U)
#define CSL_BSS_MSS_TCMB_CR5B_U_BASE                    (0xC3800000U)
#define CSL_BSS_MSS_ICACHE_CR5B_U_BASE                  (0xC4000000U)
#define CSL_BSS_MSS_DCACHE_CR5B_U_BASE                  (0xC4800000U)
#define CSL_BSS_MSS_MBOX_U_BASE                         (0xC5000000U)
#define CSL_BSS_MSS_RETRAM_U_BASE                       (0xC5010000U)
#define CSL_BSS_MSS_MCRC_U_BASE                         (0xC5020000U)
#define CSL_BSS_MSS_GPADC_DATA_RAM_U_BASE               (0xC5030000U)
#define CSL_BSS_EXT_FLASH_U_BASE                        (0xC6000000U)
#define CSL_BSS_MSS_QSPI_U_BASE                         (0xC8000000U)
#define CSL_BSS_MSS_MDO_FIFO_U_BASE                     (0xCA000000U)
#define CSL_BSS_MSS_DMM_A_DATA_U_BASE                   (0xCD000000U)
#define CSL_BSS_MSS_DMM_B_DATA_U_BASE                   (0xCD010000U)
#define CSL_BSS_HSM_DTHE_U_BASE                         (0xCE000000U)
#define CSL_BSS_HSM_SHA_U_BASE                          (0xCE004000U)
#define CSL_BSS_HSM_AES_U_BASE                          (0xCE006000U)
#define CSL_BSS_HSM_TRNG_U_BASE                         (0xCE00A000U)
#define CSL_BSS_HSM_PKA_U_BASE                          (0xCE010000U)
#define CSL_BSS_HSM_PKA_RAM_U_BASE                      (0xCE014000U)
#define CSL_BSS_CM4_ICFG_U_BASE                         (0xE0000000U)
#define CSL_BSS_BSS_IQCORR_RAM_U_BASE                   (0xFF1C0000U)
#define CSL_BSS_BSS_CONFIG_RAM_U_BASE                   (0xFF1E0000U)
#define CSL_BSS_BSS_PROFILE_RAM_U_BASE                  (0xFF1E2000U)
#define CSL_BSS_BSS_DFE_U_BASE                          (0xFF200000U)
#define CSL_BSS_BSS_ANA_U_BASE                          (0xFF201000U)
#define CSL_BSS_BSS_RF_MM_LUT_U_BASE                    (0xFF202000U)
#define CSL_BSS_BSS_SEQ_EXTN_RAM_U_BASE                 (0xFF220000U)
#define CSL_BSS_BSS_TX_PPD_CFGRAM_RF1_U_BASE            (0xFF260000U)
#define CSL_BSS_BSS_TX_PPD_CFGRAM_RF2_U_BASE            (0xFF260800U)
#define CSL_BSS_BSS_TX_PPD_CFGRAM_RF3_U_BASE            (0xFF261000U)
#define CSL_BSS_BSS_SYNTH_CYCLE_CNTR_RAM_U_BASE         (0xFF280000U)
#define CSL_BSS_BSS_GPADC_PKT_RAM_U_BASE                (0xFF2A0000U)
#define CSL_BSS_BSS_SPARE_U_BASE                        (0xFFF7DC00U)
#define CSL_BSS_BSS_BUMPER_SIG_RAM_U_BASE               (0xFFF7E000U)
#define CSL_BSS_BSS_GPADC_REG_U_BASE                    (0xFFF7E800U)
#define CSL_BSS_BSS_DCC_U_BASE                          (0xFFF7EC00U)
#define CSL_BSS_BSS_GPCFG_REG_U_BASE                    (0xFFF7F000U)
#define CSL_BSS_BSS_RAMPGEN_U_BASE                      (0xFFF7F400U)
#define CSL_BSS_BSS_FFT_U_BASE                          (0xFFF7F800U)
#define CSL_BSS_BSS_SCI_U_BASE                          (0xFFF7FC00U)
#define CSL_BSS_BSS_VIM_MEM_U_BASE                      (0xFFF82000U)
#define CSL_BSS_BSS_PCR_U_BASE                          (0xFFFFE000U)
#define CSL_BSS_BSS_DFE_STC_U_BASE                      (0xFFFFE400U)
#define CSL_BSS_BSS_CR4_STC_U_BASE                      (0xFFFFE600U)
#define CSL_BSS_BSS_DMA_REG_U_BASE                      (0xFFFFF000U)
#define CSL_BSS_BSS_ESM_U_BASE                          (0xFFFFF500U)
#define CSL_BSS_BSS_CCMR4_U_BASE                        (0xFFFFF600U)
#define CSL_BSS_BSS_RTI_U_BASE                          (0xFFFFFC00U)
#define CSL_BSS_BSS_VIM_PARITY_U_BASE                   (0xFFFFFD00U)
#define CSL_BSS_BSS_VIM_U_BASE                          (0xFFFFFE00U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_SOC_BSS_BASEADDRESS_H_ */
