
*** Running vivado
    with args -log sccomp_dataflow.vds -m64 -mode batch -messageDb vivado.pb -notrace -source sccomp_dataflow.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sccomp_dataflow.tcl -notrace
Command: synth_design -top sccomp_dataflow -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 305.973 ; gain = 99.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'IMEM' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/IMEM.v:22]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/My_31CPU_post/My_31CPU_post.runs/synth_1/.Xil/Vivado-12068-LAPTOP-0BFPH7CU/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (1#1) [D:/My_31CPU_post/My_31CPU_post.runs/synth_1/.Xil/Vivado-12068-LAPTOP-0BFPH7CU/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (2#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/IMEM.v:22]
INFO: [Synth 8-638] synthesizing module 'DMEM' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'DMEM' (3#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/CPU.v:25]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (4#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Decoder.v:22]
INFO: [Synth 8-638] synthesizing module 'Controler' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Controler.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controler' (5#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Controler.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/ALU.v:23]
	Parameter ADD bound to: 5'b00000 
	Parameter ADDU bound to: 5'b00001 
	Parameter SUB bound to: 5'b00010 
	Parameter SUBU bound to: 5'b00011 
	Parameter AND bound to: 5'b00100 
	Parameter OR bound to: 5'b00101 
	Parameter XOR bound to: 5'b00110 
	Parameter NOR bound to: 5'b00111 
	Parameter SLT bound to: 5'b01000 
	Parameter SLTU bound to: 5'b01001 
	Parameter SLL bound to: 5'b01010 
	Parameter SRL bound to: 5'b01011 
	Parameter SRA bound to: 5'b01100 
	Parameter SLLV bound to: 5'b01101 
	Parameter SRLV bound to: 5'b01110 
	Parameter SRAV bound to: 5'b01111 
	Parameter JR bound to: 5'b10000 
	Parameter ADDI bound to: 5'b10001 
	Parameter ADDIU bound to: 5'b10010 
	Parameter ANDI bound to: 5'b10011 
	Parameter ORI bound to: 5'b10100 
	Parameter XORI bound to: 5'b10101 
	Parameter LW bound to: 5'b10110 
	Parameter SW bound to: 5'b10111 
	Parameter BEQ bound to: 5'b11000 
	Parameter BNE bound to: 5'b11001 
	Parameter SLTI bound to: 5'b11010 
	Parameter SLTIU bound to: 5'b11011 
	Parameter LUI bound to: 5'b11100 
	Parameter J bound to: 5'b11101 
	Parameter JAL bound to: 5'b11110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[31] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[30] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[29] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[28] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[27] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[26] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[25] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[24] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[23] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[22] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[21] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[20] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[19] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[18] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[17] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[16] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[15] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[14] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[13] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[12] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[11] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[10] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[9] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[8] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[7] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[6] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[5] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[4] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[3] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[2] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[1] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register array_reg_reg[0] in module regfile. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:39]
INFO: [Synth 8-256] done synthesizing module 'regfile' (7#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/PC.v:22]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register pc_reg_reg in module PC. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/PC.v:33]
INFO: [Synth 8-256] done synthesizing module 'PC' (8#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-256] done synthesizing module 'CPU' (9#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/CPU.v:25]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/seg7x16.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/seg7x16.v:88]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (10#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/seg7x16.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'i_data' does not match port width (32) of module 'seg7x16' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v:93]
INFO: [Synth 8-638] synthesizing module 'Divider' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'Divider' (11#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/Divider.v:23]
WARNING: [Synth 8-3848] Net im_instr_out in module/entity sccomp_dataflow does not have driver. [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v:93]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow' (12#1) [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v:23]
WARNING: [Synth 8-3331] design Controler has unconnected port mux[0]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_addr_in[10]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_addr_in[9]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_addr_in[8]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_addr_in[7]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_addr_in[6]
WARNING: [Synth 8-3331] design DMEM has unconnected port DMEM_addr_in[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 342.496 ; gain = 135.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin seg7x16_inst:i_data[0] to constant 0 [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/sccomp_dataflow.v:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 342.496 ; gain = 135.582
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'Imem/IMEM_coe' [D:/My_31CPU_post/My_31CPU_post.srcs/sources_1/new/IMEM.v:27]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/My_31CPU_post/My_31CPU_post.runs/synth_1/.Xil/Vivado-12068-LAPTOP-0BFPH7CU/dcp/dist_mem_gen_0_in_context.xdc] for cell 'Imem/IMEM_coe'
Finished Parsing XDC File [D:/My_31CPU_post/My_31CPU_post.runs/synth_1/.Xil/Vivado-12068-LAPTOP-0BFPH7CU/dcp/dist_mem_gen_0_in_context.xdc] for cell 'Imem/IMEM_coe'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 645.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "addi_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addiu_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "andi_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ori_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xori_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lw_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "beq_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bne_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slti_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sltiu_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jal_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Z" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "array_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "array_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  14 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sccomp_dataflow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module DMEM 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 51    
Module Controler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Muxes : 
	  14 Input     33 Bit        Muxes := 1     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Z" won't be mapped to RAM because address size (33) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/slti_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/sltiu_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/lui_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/addi_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/lw_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/xori_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/ori_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/andi_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/addiu_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/sw_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/beq_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/bne_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/j_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccpu/Decoder_inst/jal_ena" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Divider_inst/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Divider_inst/count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 645.930 ; gain = 439.016

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+----------------+---------------+-----------+----------------------+-----------------+
|sccomp_dataflow | dmem/dmem_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+----------------+---------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[29]' (FDC) to 'seg7x16_inst/i_data_store_reg[31]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[31]' (FDC) to 'seg7x16_inst/i_data_store_reg[30]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[30]' (FDC) to 'seg7x16_inst/i_data_store_reg[28]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[28]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[13]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[15]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[14]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[12]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[21]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[23]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[22]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[20]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[5]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[7]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[6]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[4]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[25]' (FDC) to 'seg7x16_inst/i_data_store_reg[27]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[27]' (FDC) to 'seg7x16_inst/i_data_store_reg[26]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[26]' (FDC) to 'seg7x16_inst/i_data_store_reg[24]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[24]' (FDC) to 'seg7x16_inst/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[9]' (FDC) to 'seg7x16_inst/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[11]' (FDC) to 'seg7x16_inst/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[10]' (FDC) to 'seg7x16_inst/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[8]' (FDC) to 'seg7x16_inst/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[17]' (FDC) to 'seg7x16_inst/i_data_store_reg[19]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[19]' (FDC) to 'seg7x16_inst/i_data_store_reg[18]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[18]' (FDC) to 'seg7x16_inst/i_data_store_reg[16]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[16]' (FDC) to 'seg7x16_inst/i_data_store_reg[3]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[1]' (FDC) to 'seg7x16_inst/i_data_store_reg[3]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/i_data_store_reg[3]' (FDC) to 'seg7x16_inst/i_data_store_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seg7x16_inst/i_data_store_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg7x16_inst/o_seg_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/o_seg_r_reg[0]' (FDP) to 'seg7x16_inst/o_seg_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/o_seg_r_reg[1]' (FDP) to 'seg7x16_inst/o_seg_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/o_seg_r_reg[3]' (FDP) to 'seg7x16_inst/o_seg_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/o_seg_r_reg[4]' (FDP) to 'seg7x16_inst/o_seg_r_reg[5]'
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[31]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[30]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[29]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[28]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[27]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[26]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[25]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[24]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[23]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[22]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[21]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[20]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[19]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[18]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[17]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[16]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[15]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[14]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[13]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[12]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[11]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[10]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[9]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[8]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[7]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[6]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[5]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[4]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[3]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[2]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[1]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[7]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[6]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[4]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[3]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[1]) is unused and will be removed from module sccomp_dataflow.
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[0]) is unused and will be removed from module sccomp_dataflow.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 645.930 ; gain = 439.016

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 645.930 ; gain = 439.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 646.898 ; gain = 439.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/i_data_store_reg[0]) is unused and will be removed from module sccomp_dataflow.
INFO: [Synth 8-3886] merging instance 'seg7x16_inst/o_seg_r_reg[2]' (FDP) to 'seg7x16_inst/o_seg_r_reg[5]'
WARNING: [Synth 8-3332] Sequential element (seg7x16_inst/o_seg_r_reg[2]) is unused and will be removed from module sccomp_dataflow.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 690.805 ; gain = 483.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     3|
|3     |CARRY4         |    71|
|4     |LUT1           |   276|
|5     |LUT2           |   354|
|6     |LUT3           |    98|
|7     |LUT4           |   150|
|8     |LUT5           |   171|
|9     |LUT6           |  1062|
|10    |MUXF7          |   267|
|11    |RAM32X1S       |    32|
|12    |FDCE           |    51|
|13    |FDPE           |     1|
|14    |FDRE           |  1055|
|15    |FDSE           |     1|
|16    |IBUF           |     2|
|17    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |  3642|
|2     |  Divider_inst |Divider |   115|
|3     |  Imem         |IMEM    |  1285|
|4     |  dmem         |DMEM    |    64|
|5     |  sccpu        |CPU     |  2107|
|6     |    PC_inst    |PC      |   104|
|7     |    cpu_ref    |regfile |  1921|
|8     |  seg7x16_inst |seg7x16 |    49|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 690.805 ; gain = 152.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 690.805 ; gain = 483.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 4 inverter(s) to 1121 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 50 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 690.805 ; gain = 458.922
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 690.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 06 08:32:33 2023...
