Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct  8 19:08:00 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu7ev
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |              82 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |             120 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | i_i2c_master/cntr[2]_i_1_n_0       | rst_IBUF_inst/O  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | i_i2c_master/next_state_2          | rst_IBUF_inst/O  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | i_i2c_master/E[0]                  | rst_IBUF_inst/O  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | i_i2c_master/state[3]_i_1_n_0      | rst_IBUF_inst/O  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | next_state                         | rst_IBUF_inst/O  |                3 |              5 |         1.67 |
| ~clk_IBUF_BUFG |                                    | rst_IBUF_inst/O  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | i_i2c_master/byte_len[1]_i_1_n_0   | rst_IBUF_inst/O  |                6 |              6 |         1.00 |
|  clk_IBUF_BUFG | temp_data[15]_i_1_n_0              |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | temp_data[7]_i_1_n_0               |                  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | i_i2c_master/byte_sr[7]_i_1_n_0    | rst_IBUF_inst/O  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | i_i2c_master/data_in_sr[7]_i_1_n_0 | rst_IBUF_inst/O  |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | i_i2c_master/state_reg[0]_0[0]     | rst_IBUF_inst/O  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | i_i2c_master/ack_nack              | rst_IBUF_inst/O  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | SSEG_data[19]_i_1_n_0              | rst_IBUF_inst/O  |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                                    |                  |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG | read_bytes[23]_i_1_n_0             | rst_IBUF_inst/O  |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | i_i2c_master/num_byte_sent_1       | rst_IBUF_inst/O  |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG |                                    | rst_IBUF_inst/O  |               26 |             77 |         2.96 |
+----------------+------------------------------------+------------------+------------------+----------------+--------------+


