[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ClassMemberFunc/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<76> s<75> l<1:1> el<1:0>
n<> u<2> t<Package> p<73> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<73> s<9> l<1:9> el<1:12>
n<uvm_queue> u<4> t<StringConst> p<7> s<6> l<3:7> el<3:16>
n<> u<5> t<Class> p<7> s<4> l<3:1> el<3:6>
n<> u<6> t<Endclass> p<7> l<4:1> el<4:9>
n<> u<7> t<Class_declaration> p<8> c<5> l<3:1> el<4:9>
n<> u<8> t<Package_or_generate_item_declaration> p<9> c<7> l<3:1> el<4:9>
n<> u<9> t<Package_item> p<73> c<8> s<31> l<3:1> el<4:9>
n<uvm_resource_types> u<10> t<StringConst> p<29> s<26> l<6:7> el<6:25>
n<uvm_queue> u<11> t<StringConst> p<21> s<20> l<8:11> el<8:20>
n<uvm_resource_base> u<12> t<StringConst> p<13> l<8:22> el<8:39>
n<> u<13> t<Primary_literal> p<14> c<12> l<8:22> el<8:39>
n<> u<14> t<Primary> p<15> c<13> l<8:22> el<8:39>
n<> u<15> t<Expression> p<16> c<14> l<8:22> el<8:39>
n<> u<16> t<Mintypmax_expression> p<17> c<15> l<8:22> el<8:39>
n<> u<17> t<Param_expression> p<18> c<16> l<8:22> el<8:39>
n<> u<18> t<Ordered_parameter_assignment> p<19> c<17> l<8:22> el<8:39>
n<> u<19> t<List_of_parameter_assignments> p<20> c<18> l<8:22> el<8:39>
n<> u<20> t<Parameter_value_assignment> p<21> c<19> l<8:20> el<8:40>
n<> u<21> t<Data_type> p<23> c<11> s<22> l<8:11> el<8:40>
n<rsrc_q_t> u<22> t<StringConst> p<23> l<8:41> el<8:49>
n<> u<23> t<Type_declaration> p<24> c<21> l<8:3> el<8:50>
n<> u<24> t<Data_declaration> p<25> c<23> l<8:3> el<8:50>
n<> u<25> t<Class_property> p<26> c<24> l<8:3> el<8:50>
n<> u<26> t<Class_item> p<29> c<25> s<28> l<8:3> el<8:50>
n<> u<27> t<Class> p<29> s<10> l<6:1> el<6:6>
n<> u<28> t<Endclass> p<29> l<10:1> el<10:9>
n<> u<29> t<Class_declaration> p<30> c<27> l<6:1> el<10:9>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<6:1> el<10:9>
n<> u<31> t<Package_item> p<73> c<30> s<71> l<6:1> el<10:9>
n<> u<32> t<Function_data_type> p<33> l<12:10> el<12:14>
n<> u<33> t<Function_data_type_or_implicit> p<68> c<32> s<36> l<12:10> el<12:14>
n<uvm_sequencer_base> u<34> t<StringConst> p<35> l<12:15> el<12:33>
n<> u<35> t<Class_type> p<36> c<34> l<12:15> el<12:33>
n<> u<36> t<Class_scope> p<68> c<35> s<37> l<12:15> el<12:35>
n<start_phase_sequence> u<37> t<StringConst> p<68> s<48> l<12:35> el<12:55>
n<uvm_resource_types> u<38> t<StringConst> p<39> l<13:1> el<13:19>
n<> u<39> t<Class_type> p<40> c<38> l<13:1> el<13:19>
n<> u<40> t<Class_scope> p<42> c<39> s<41> l<13:1> el<13:21>
n<rsrc_q_t> u<41> t<StringConst> p<42> l<13:21> el<13:29>
n<> u<42> t<Data_type> p<46> c<40> s<45> l<13:1> el<13:29>
n<rq> u<43> t<StringConst> p<44> l<13:30> el<13:32>
n<> u<44> t<Variable_decl_assignment> p<45> c<43> l<13:30> el<13:32>
n<> u<45> t<List_of_variable_decl_assignments> p<46> c<44> l<13:30> el<13:32>
n<> u<46> t<Variable_declaration> p<47> c<42> l<13:1> el<13:33>
n<> u<47> t<Data_declaration> p<48> c<46> l<13:1> el<13:33>
n<> u<48> t<Block_item_declaration> p<68> c<47> s<66> l<13:1> el<13:33>
n<uvm_resource_base> u<49> t<StringConst> p<50> l<15:3> el<15:20>
n<> u<50> t<Data_type> p<64> c<49> s<63> l<15:3> el<15:20>
n<rsrc> u<51> t<StringConst> p<62> s<61> l<15:21> el<15:25>
n<rq> u<52> t<StringConst> p<59> s<53> l<15:28> el<15:30>
n<get> u<53> t<StringConst> p<59> s<58> l<15:31> el<15:34>
n<i> u<54> t<StringConst> p<55> l<15:35> el<15:36>
n<> u<55> t<Primary_literal> p<56> c<54> l<15:35> el<15:36>
n<> u<56> t<Primary> p<57> c<55> l<15:35> el<15:36>
n<> u<57> t<Expression> p<58> c<56> l<15:35> el<15:36>
n<> u<58> t<List_of_arguments> p<59> c<57> l<15:35> el<15:36>
n<> u<59> t<Complex_func_call> p<60> c<52> l<15:28> el<15:37>
n<> u<60> t<Primary> p<61> c<59> l<15:28> el<15:37>
n<> u<61> t<Expression> p<62> c<60> l<15:28> el<15:37>
n<> u<62> t<Variable_decl_assignment> p<63> c<51> l<15:21> el<15:37>
n<> u<63> t<List_of_variable_decl_assignments> p<64> c<62> l<15:21> el<15:37>
n<> u<64> t<Variable_declaration> p<65> c<50> l<15:3> el<15:38>
n<> u<65> t<Data_declaration> p<66> c<64> l<15:3> el<15:38>
n<> u<66> t<Block_item_declaration> p<68> c<65> s<67> l<15:3> el<15:38>
n<> u<67> t<Endfunction> p<68> l<18:1> el<18:12>
n<> u<68> t<Function_body_declaration> p<69> c<33> l<12:10> el<18:12>
n<> u<69> t<Function_declaration> p<70> c<68> l<12:1> el<18:12>
n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<12:1> el<18:12>
n<> u<71> t<Package_item> p<73> c<70> s<72> l<12:1> el<18:12>
n<> u<72> t<Endpackage> p<73> l<20:1> el<20:11>
n<> u<73> t<Package_declaration> p<74> c<2> l<1:1> el<20:11>
n<> u<74> t<Description> p<75> c<73> l<1:1> el<20:11>
n<> u<75> t<Source_text> p<76> c<74> l<1:1> el<20:11>
n<> u<76> t<Top_level_rule> c<1> l<1:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv:1:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv:1:1: Compile package "pkg".

[INF:CP0302] ${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv:3:1: Compile class "pkg::uvm_queue".

[INF:CP0302] ${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv:6:1: Compile class "pkg::uvm_resource_types".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            2
begin                                                  2
class_defn                                             2
class_typespec                                         1
class_var                                              2
design                                                 1
function                                               2
hier_path                                              2
method_func_call                                       2
package                                                2
ref_obj                                                4
ref_typespec                                           4
ref_var                                                2
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            4
begin                                                  4
class_defn                                             2
class_typespec                                         2
class_var                                              6
design                                                 1
function                                               4
hier_path                                              4
method_func_call                                       4
package                                                2
ref_obj                                                8
ref_typespec                                          14
ref_var                                                8
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClassMemberFunc/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ClassMemberFunc/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ClassMemberFunc/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTaskFunc:
  \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
    |vpiName:uvm_sequencer_base::start_phase_sequence
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
    |vpiVariables:
    \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
      |vpiParent:
      \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
      |vpiTypespec:
      \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rq)
        |vpiParent:
        \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
        |vpiActual:
        \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
      |vpiName:rq
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
    |vpiVariables:
    \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
      |vpiParent:
      \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
      |vpiTypespec:
      \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
        |vpiParent:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
        |vpiActual:
        \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
      |vpiName:rsrc
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
      |vpiActual:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
    |vpiVisibility:1
    |vpiStmt:
    \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
      |vpiParent:
      \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiVariables:
      \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
        |vpiParent:
        \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
        |vpiTypespec:
        \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rq)
          |vpiParent:
          \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
          |vpiActual:
          \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
        |vpiName:rq
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
      |vpiVariables:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
        |vpiParent:
        \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
        |vpiTypespec:
        \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
          |vpiParent:
          \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
          |vpiActual:
          \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
        |vpiName:rsrc
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
        |vpiActual:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
      |vpiStmt:
      \_assign_stmt: , line:15:21, endln:15:37
        |vpiParent:
        \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
        |vpiRhs:
        \_hier_path: (rq.get), line:15:28, endln:15:37
          |vpiParent:
          \_assign_stmt: , line:15:21, endln:15:37
          |vpiName:rq.get
          |vpiActual:
          \_ref_obj: (rq), line:15:28, endln:15:30
            |vpiParent:
            \_hier_path: (rq.get), line:15:28, endln:15:37
            |vpiName:rq
            |vpiActual:
            \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
          |vpiActual:
          \_method_func_call: (get), line:15:31, endln:15:34
            |vpiParent:
            \_hier_path: (rq.get), line:15:28, endln:15:37
            |vpiArgument:
            \_ref_obj: (pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i), line:15:35, endln:15:36
              |vpiParent:
              \_method_func_call: (get), line:15:31, endln:15:34
              |vpiName:i
              |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i
              |vpiActual:
              \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
            |vpiName:get
        |vpiLhs:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
          |vpiParent:
          \_assign_stmt: , line:15:21, endln:15:37
          |vpiTypespec:
          \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
            |vpiParent:
            \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
            |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
            |vpiActual:
            \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
          |vpiName:rsrc
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
          |vpiActual:
          \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
|uhdmtopPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_queue), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:3:1, endln:4:9
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
    |vpiName:uvm_queue
    |vpiFullName:pkg::uvm_queue
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_resource_types), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:6:1, endln:10:9
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
    |vpiName:uvm_resource_types
    |vpiFullName:pkg::uvm_resource_types
    |vpiTypedef:
    \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
      |vpiParent:
      \_class_defn: (pkg::uvm_resource_types), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:6:1, endln:10:9
      |vpiName:rsrc_q_t
      |vpiClassDefn:
      \_class_defn: (pkg::uvm_queue), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:3:1, endln:4:9
  |vpiTaskFunc:
  \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
    |vpiName:uvm_sequencer_base::start_phase_sequence
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
    |vpiVariables:
    \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
      |vpiParent:
      \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
      |vpiTypespec:
      \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rq)
        |vpiParent:
        \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
        |vpiActual:
        \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
      |vpiName:rq
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
    |vpiVariables:
    \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
      |vpiParent:
      \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
      |vpiTypespec:
      \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
        |vpiParent:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
        |vpiActual:
        \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
      |vpiName:rsrc
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
      |vpiActual:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
    |vpiVisibility:1
    |vpiStmt:
    \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
      |vpiParent:
      \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
      |vpiVariables:
      \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
        |vpiParent:
        \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
        |vpiTypespec:
        \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rq)
          |vpiParent:
          \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
          |vpiActual:
          \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
        |vpiName:rq
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
      |vpiVariables:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
        |vpiParent:
        \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
        |vpiTypespec:
        \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
          |vpiParent:
          \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
          |vpiActual:
          \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
        |vpiName:rsrc
        |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
        |vpiActual:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
      |vpiStmt:
      \_assign_stmt: , line:15:21, endln:15:37
        |vpiParent:
        \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
        |vpiRhs:
        \_hier_path: (rq.get), line:15:28, endln:15:37
          |vpiParent:
          \_assign_stmt: , line:15:21, endln:15:37
          |vpiName:rq.get
          |vpiActual:
          \_ref_obj: (rq), line:15:28, endln:15:30
            |vpiParent:
            \_hier_path: (rq.get), line:15:28, endln:15:37
            |vpiName:rq
            |vpiActual:
            \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
          |vpiActual:
          \_method_func_call: (get), line:15:31, endln:15:34
            |vpiParent:
            \_hier_path: (rq.get), line:15:28, endln:15:37
            |vpiArgument:
            \_ref_obj: (pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i), line:15:35, endln:15:36
              |vpiParent:
              \_method_func_call: (get), line:15:31, endln:15:34
              |vpiName:i
              |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i
              |vpiActual:
              \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
            |vpiName:get
        |vpiLhs:
        \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
          |vpiParent:
          \_assign_stmt: , line:15:21, endln:15:37
          |vpiTypespec:
          \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
            |vpiParent:
            \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
            |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
            |vpiActual:
            \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
          |vpiName:rsrc
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
          |vpiActual:
          \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
\_weaklyReferenced:
\_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
  |vpiParent:
  \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
  |vpiTypespec:
  \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rq)
    |vpiParent:
    \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
    |vpiActual:
    \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
  |vpiName:rq
  |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
\_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
  |vpiParent:
  \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
  |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
  |vpiVariables:
  \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
  |vpiVariables:
  \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
    |vpiParent:
    \_assign_stmt: , line:15:21, endln:15:37
    |vpiTypespec:
    \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
      |vpiParent:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
      |vpiActual:
      \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
    |vpiName:rsrc
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
  |vpiStmt:
  \_assign_stmt: , line:15:21, endln:15:37
    |vpiParent:
    \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
    |vpiRhs:
    \_hier_path: (rq.get), line:15:28, endln:15:37
      |vpiParent:
      \_assign_stmt: , line:15:21, endln:15:37
      |vpiName:rq.get
      |vpiActual:
      \_ref_obj: (rq), line:15:28, endln:15:30
        |vpiParent:
        \_hier_path: (rq.get), line:15:28, endln:15:37
        |vpiName:rq
        |vpiActual:
        \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
      |vpiActual:
      \_method_func_call: (get), line:15:31, endln:15:34
        |vpiParent:
        \_hier_path: (rq.get), line:15:28, endln:15:37
        |vpiArgument:
        \_ref_obj: (pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i), line:15:35, endln:15:36
          |vpiParent:
          \_method_func_call: (get), line:15:31, endln:15:34
          |vpiName:i
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i
        |vpiName:get
    |vpiLhs:
    \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
\_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
  |vpiParent:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
  |vpiName:uvm_sequencer_base::start_phase_sequence
  |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
  |vpiVariables:
  \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
  |vpiVariables:
  \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
  |vpiVisibility:1
  |vpiStmt:
  \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
\_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
  |vpiName:uvm_resource_base
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
\_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
  |vpiParent:
  \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
  |vpiTypespec:
  \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rq)
    |vpiParent:
    \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
    |vpiActual:
    \_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
  |vpiName:rq
  |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq
\_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
  |vpiParent:
  \_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
  |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
  |vpiVariables:
  \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
  |vpiVariables:
  \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
    |vpiParent:
    \_assign_stmt: , line:15:21, endln:15:37
    |vpiTypespec:
    \_ref_typespec: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc)
      |vpiParent:
      \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
      |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
      |vpiActual:
      \_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
    |vpiName:rsrc
    |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rsrc
  |vpiStmt:
  \_assign_stmt: , line:15:21, endln:15:37
    |vpiParent:
    \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
    |vpiRhs:
    \_hier_path: (rq.get), line:15:28, endln:15:37
      |vpiParent:
      \_assign_stmt: , line:15:21, endln:15:37
      |vpiName:rq.get
      |vpiActual:
      \_ref_obj: (rq), line:15:28, endln:15:30
        |vpiParent:
        \_hier_path: (rq.get), line:15:28, endln:15:37
        |vpiName:rq
        |vpiActual:
        \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
      |vpiActual:
      \_method_func_call: (get), line:15:31, endln:15:34
        |vpiParent:
        \_hier_path: (rq.get), line:15:28, endln:15:37
        |vpiArgument:
        \_ref_obj: (pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i), line:15:35, endln:15:36
          |vpiParent:
          \_method_func_call: (get), line:15:31, endln:15:34
          |vpiName:i
          |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence::rq.get::i
        |vpiName:get
    |vpiLhs:
    \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
\_function: (pkg::uvm_sequencer_base::start_phase_sequence), line:12:1, endln:18:12
  |vpiParent:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
  |vpiName:uvm_sequencer_base::start_phase_sequence
  |vpiFullName:pkg::uvm_sequencer_base::start_phase_sequence
  |vpiVariables:
  \_class_var: (pkg::uvm_sequencer_base::start_phase_sequence::rq), line:13:30, endln:13:32
  |vpiVariables:
  \_ref_var: (pkg::uvm_sequencer_base::start_phase_sequence::rsrc), line:15:21, endln:15:25
  |vpiVisibility:1
  |vpiStmt:
  \_begin: (pkg::uvm_sequencer_base::start_phase_sequence), line:15:3, endln:15:38
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
\_unsupported_typespec: (uvm_resource_base), line:15:3, endln:15:20
  |vpiName:uvm_resource_base
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:1:1, endln:20:11
\_class_typespec: (rsrc_q_t), line:8:11, endln:8:20
  |vpiParent:
  \_class_defn: (pkg::uvm_resource_types), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:6:1, endln:10:9
  |vpiName:rsrc_q_t
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_queue), file:${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv, line:3:1, endln:4:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ClassMemberFunc/dut.sv | ${SURELOG_DIR}/build/regression/ClassMemberFunc/roundtrip/dut_000.sv | 8 | 20 |