#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ca3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17ca550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17bb2d0 .functor NOT 1, L_0x182a730, C4<0>, C4<0>, C4<0>;
L_0x182a510 .functor XOR 2, L_0x182a3d0, L_0x182a470, C4<00>, C4<00>;
L_0x182a620 .functor XOR 2, L_0x182a510, L_0x182a580, C4<00>, C4<00>;
v0x1821130_0 .net *"_ivl_10", 1 0, L_0x182a580;  1 drivers
v0x1821230_0 .net *"_ivl_12", 1 0, L_0x182a620;  1 drivers
v0x1821310_0 .net *"_ivl_2", 1 0, L_0x18244f0;  1 drivers
v0x18213d0_0 .net *"_ivl_4", 1 0, L_0x182a3d0;  1 drivers
v0x18214b0_0 .net *"_ivl_6", 1 0, L_0x182a470;  1 drivers
v0x18215e0_0 .net *"_ivl_8", 1 0, L_0x182a510;  1 drivers
v0x18216c0_0 .net "a", 0 0, v0x181b6f0_0;  1 drivers
v0x1821760_0 .net "b", 0 0, v0x181b790_0;  1 drivers
v0x1821800_0 .net "c", 0 0, v0x181b830_0;  1 drivers
v0x18218a0_0 .var "clk", 0 0;
v0x1821940_0 .net "d", 0 0, v0x181b970_0;  1 drivers
v0x18219e0_0 .net "out_pos_dut", 0 0, L_0x182a000;  1 drivers
v0x1821a80_0 .net "out_pos_ref", 0 0, L_0x1822fb0;  1 drivers
v0x1821b20_0 .net "out_sop_dut", 0 0, L_0x1823f10;  1 drivers
v0x1821bc0_0 .net "out_sop_ref", 0 0, L_0x17f5ea0;  1 drivers
v0x1821c60_0 .var/2u "stats1", 223 0;
v0x1821d00_0 .var/2u "strobe", 0 0;
v0x1821da0_0 .net "tb_match", 0 0, L_0x182a730;  1 drivers
v0x1821e70_0 .net "tb_mismatch", 0 0, L_0x17bb2d0;  1 drivers
v0x1821f10_0 .net "wavedrom_enable", 0 0, v0x181bc40_0;  1 drivers
v0x1821fe0_0 .net "wavedrom_title", 511 0, v0x181bce0_0;  1 drivers
L_0x18244f0 .concat [ 1 1 0 0], L_0x1822fb0, L_0x17f5ea0;
L_0x182a3d0 .concat [ 1 1 0 0], L_0x1822fb0, L_0x17f5ea0;
L_0x182a470 .concat [ 1 1 0 0], L_0x182a000, L_0x1823f10;
L_0x182a580 .concat [ 1 1 0 0], L_0x1822fb0, L_0x17f5ea0;
L_0x182a730 .cmp/eeq 2, L_0x18244f0, L_0x182a620;
S_0x17ca6e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17ca550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17bb6b0 .functor AND 1, v0x181b830_0, v0x181b970_0, C4<1>, C4<1>;
L_0x17bba90 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x17bbe70 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x17bc0f0 .functor AND 1, L_0x17bba90, L_0x17bbe70, C4<1>, C4<1>;
L_0x17d4fd0 .functor AND 1, L_0x17bc0f0, v0x181b830_0, C4<1>, C4<1>;
L_0x17f5ea0 .functor OR 1, L_0x17bb6b0, L_0x17d4fd0, C4<0>, C4<0>;
L_0x1822430 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x18224a0 .functor OR 1, L_0x1822430, v0x181b970_0, C4<0>, C4<0>;
L_0x18225b0 .functor AND 1, v0x181b830_0, L_0x18224a0, C4<1>, C4<1>;
L_0x1822670 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1822740 .functor OR 1, L_0x1822670, v0x181b790_0, C4<0>, C4<0>;
L_0x18227b0 .functor AND 1, L_0x18225b0, L_0x1822740, C4<1>, C4<1>;
L_0x1822930 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x18229a0 .functor OR 1, L_0x1822930, v0x181b970_0, C4<0>, C4<0>;
L_0x18228c0 .functor AND 1, v0x181b830_0, L_0x18229a0, C4<1>, C4<1>;
L_0x1822b30 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1822c30 .functor OR 1, L_0x1822b30, v0x181b970_0, C4<0>, C4<0>;
L_0x1822cf0 .functor AND 1, L_0x18228c0, L_0x1822c30, C4<1>, C4<1>;
L_0x1822ea0 .functor XNOR 1, L_0x18227b0, L_0x1822cf0, C4<0>, C4<0>;
v0x17bac00_0 .net *"_ivl_0", 0 0, L_0x17bb6b0;  1 drivers
v0x17bb000_0 .net *"_ivl_12", 0 0, L_0x1822430;  1 drivers
v0x17bb3e0_0 .net *"_ivl_14", 0 0, L_0x18224a0;  1 drivers
v0x17bb7c0_0 .net *"_ivl_16", 0 0, L_0x18225b0;  1 drivers
v0x17bbba0_0 .net *"_ivl_18", 0 0, L_0x1822670;  1 drivers
v0x17bbf80_0 .net *"_ivl_2", 0 0, L_0x17bba90;  1 drivers
v0x17bc200_0 .net *"_ivl_20", 0 0, L_0x1822740;  1 drivers
v0x1819c60_0 .net *"_ivl_24", 0 0, L_0x1822930;  1 drivers
v0x1819d40_0 .net *"_ivl_26", 0 0, L_0x18229a0;  1 drivers
v0x1819e20_0 .net *"_ivl_28", 0 0, L_0x18228c0;  1 drivers
v0x1819f00_0 .net *"_ivl_30", 0 0, L_0x1822b30;  1 drivers
v0x1819fe0_0 .net *"_ivl_32", 0 0, L_0x1822c30;  1 drivers
v0x181a0c0_0 .net *"_ivl_36", 0 0, L_0x1822ea0;  1 drivers
L_0x7fc56d1eb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x181a180_0 .net *"_ivl_38", 0 0, L_0x7fc56d1eb018;  1 drivers
v0x181a260_0 .net *"_ivl_4", 0 0, L_0x17bbe70;  1 drivers
v0x181a340_0 .net *"_ivl_6", 0 0, L_0x17bc0f0;  1 drivers
v0x181a420_0 .net *"_ivl_8", 0 0, L_0x17d4fd0;  1 drivers
v0x181a500_0 .net "a", 0 0, v0x181b6f0_0;  alias, 1 drivers
v0x181a5c0_0 .net "b", 0 0, v0x181b790_0;  alias, 1 drivers
v0x181a680_0 .net "c", 0 0, v0x181b830_0;  alias, 1 drivers
v0x181a740_0 .net "d", 0 0, v0x181b970_0;  alias, 1 drivers
v0x181a800_0 .net "out_pos", 0 0, L_0x1822fb0;  alias, 1 drivers
v0x181a8c0_0 .net "out_sop", 0 0, L_0x17f5ea0;  alias, 1 drivers
v0x181a980_0 .net "pos0", 0 0, L_0x18227b0;  1 drivers
v0x181aa40_0 .net "pos1", 0 0, L_0x1822cf0;  1 drivers
L_0x1822fb0 .functor MUXZ 1, L_0x7fc56d1eb018, L_0x18227b0, L_0x1822ea0, C4<>;
S_0x181abc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17ca550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x181b6f0_0 .var "a", 0 0;
v0x181b790_0 .var "b", 0 0;
v0x181b830_0 .var "c", 0 0;
v0x181b8d0_0 .net "clk", 0 0, v0x18218a0_0;  1 drivers
v0x181b970_0 .var "d", 0 0;
v0x181ba60_0 .var/2u "fail", 0 0;
v0x181bb00_0 .var/2u "fail1", 0 0;
v0x181bba0_0 .net "tb_match", 0 0, L_0x182a730;  alias, 1 drivers
v0x181bc40_0 .var "wavedrom_enable", 0 0;
v0x181bce0_0 .var "wavedrom_title", 511 0;
E_0x17c8d30/0 .event negedge, v0x181b8d0_0;
E_0x17c8d30/1 .event posedge, v0x181b8d0_0;
E_0x17c8d30 .event/or E_0x17c8d30/0, E_0x17c8d30/1;
S_0x181aef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x181abc0;
 .timescale -12 -12;
v0x181b130_0 .var/2s "i", 31 0;
E_0x17c8bd0 .event posedge, v0x181b8d0_0;
S_0x181b230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x181abc0;
 .timescale -12 -12;
v0x181b430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x181b510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x181abc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x181bec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17ca550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1823160 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x1823300 .functor AND 1, v0x181b6f0_0, L_0x1823160, C4<1>, C4<1>;
L_0x18233e0 .functor NOT 1, v0x181b830_0, C4<0>, C4<0>, C4<0>;
L_0x1823560 .functor AND 1, L_0x1823300, L_0x18233e0, C4<1>, C4<1>;
L_0x18236a0 .functor NOT 1, v0x181b970_0, C4<0>, C4<0>, C4<0>;
L_0x1823820 .functor AND 1, L_0x1823560, L_0x18236a0, C4<1>, C4<1>;
L_0x1823970 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1823af0 .functor AND 1, L_0x1823970, v0x181b790_0, C4<1>, C4<1>;
L_0x1823c00 .functor AND 1, L_0x1823af0, v0x181b830_0, C4<1>, C4<1>;
L_0x1823cc0 .functor AND 1, L_0x1823c00, v0x181b970_0, C4<1>, C4<1>;
L_0x1823de0 .functor OR 1, L_0x1823820, L_0x1823cc0, C4<0>, C4<0>;
L_0x1823ea0 .functor AND 1, v0x181b6f0_0, v0x181b790_0, C4<1>, C4<1>;
L_0x1823f80 .functor AND 1, L_0x1823ea0, v0x181b830_0, C4<1>, C4<1>;
L_0x1824040 .functor AND 1, L_0x1823f80, v0x181b970_0, C4<1>, C4<1>;
L_0x1823f10 .functor OR 1, L_0x1823de0, L_0x1824040, C4<0>, C4<0>;
L_0x1824270 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1824370 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x18243e0 .functor OR 1, L_0x1824270, L_0x1824370, C4<0>, C4<0>;
L_0x1824590 .functor NOT 1, v0x181b830_0, C4<0>, C4<0>, C4<0>;
L_0x1824600 .functor OR 1, L_0x18243e0, L_0x1824590, C4<0>, C4<0>;
L_0x18247c0 .functor NOT 1, v0x181b970_0, C4<0>, C4<0>, C4<0>;
L_0x1824830 .functor OR 1, L_0x1824600, L_0x18247c0, C4<0>, C4<0>;
L_0x1824a00 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x1824a70 .functor OR 1, v0x181b6f0_0, L_0x1824a00, C4<0>, C4<0>;
L_0x1824c00 .functor NOT 1, v0x181b830_0, C4<0>, C4<0>, C4<0>;
L_0x1824c70 .functor OR 1, L_0x1824a70, L_0x1824c00, C4<0>, C4<0>;
L_0x1824e60 .functor NOT 1, v0x181b970_0, C4<0>, C4<0>, C4<0>;
L_0x1824ed0 .functor OR 1, L_0x1824c70, L_0x1824e60, C4<0>, C4<0>;
L_0x18250d0 .functor AND 1, L_0x1824830, L_0x1824ed0, C4<1>, C4<1>;
L_0x18251e0 .functor OR 1, v0x181b6f0_0, v0x181b790_0, C4<0>, C4<0>;
L_0x1825350 .functor NOT 1, v0x181b830_0, C4<0>, C4<0>, C4<0>;
L_0x18253c0 .functor OR 1, L_0x18251e0, L_0x1825350, C4<0>, C4<0>;
L_0x18255e0 .functor NOT 1, v0x181b970_0, C4<0>, C4<0>, C4<0>;
L_0x1825650 .functor OR 1, L_0x18253c0, L_0x18255e0, C4<0>, C4<0>;
L_0x1825880 .functor AND 1, L_0x18250d0, L_0x1825650, C4<1>, C4<1>;
L_0x1825990 .functor OR 1, v0x181b6f0_0, v0x181b790_0, C4<0>, C4<0>;
L_0x1825b30 .functor OR 1, L_0x1825990, v0x181b830_0, C4<0>, C4<0>;
L_0x1825bf0 .functor NOT 1, v0x181b970_0, C4<0>, C4<0>, C4<0>;
L_0x1825a00 .functor OR 1, L_0x1825b30, L_0x1825bf0, C4<0>, C4<0>;
L_0x1825da0 .functor AND 1, L_0x1825880, L_0x1825a00, C4<1>, C4<1>;
L_0x1826000 .functor OR 1, v0x181b6f0_0, v0x181b790_0, C4<0>, C4<0>;
L_0x1826070 .functor OR 1, L_0x1826000, v0x181b830_0, C4<0>, C4<0>;
L_0x1826290 .functor OR 1, L_0x1826070, v0x181b970_0, C4<0>, C4<0>;
L_0x1826350 .functor AND 1, L_0x1825da0, L_0x1826290, C4<1>, C4<1>;
L_0x18265d0 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1826640 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x1826830 .functor OR 1, L_0x18265d0, L_0x1826640, C4<0>, C4<0>;
L_0x1826940 .functor OR 1, L_0x1826830, v0x181b830_0, C4<0>, C4<0>;
L_0x1826da0 .functor OR 1, L_0x1826940, v0x181b970_0, C4<0>, C4<0>;
L_0x1827070 .functor AND 1, L_0x1826350, L_0x1826da0, C4<1>, C4<1>;
L_0x1827320 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x18275a0 .functor OR 1, L_0x1827320, v0x181b790_0, C4<0>, C4<0>;
L_0x1827810 .functor NOT 1, v0x181b830_0, C4<0>, C4<0>, C4<0>;
L_0x1827880 .functor OR 1, L_0x18275a0, L_0x1827810, C4<0>, C4<0>;
L_0x1827b50 .functor OR 1, L_0x1827880, v0x181b970_0, C4<0>, C4<0>;
L_0x1827c10 .functor AND 1, L_0x1827070, L_0x1827b50, C4<1>, C4<1>;
L_0x1827ef0 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1827f60 .functor OR 1, L_0x1827ef0, v0x181b790_0, C4<0>, C4<0>;
L_0x1828200 .functor OR 1, L_0x1827f60, v0x181b830_0, C4<0>, C4<0>;
L_0x18282c0 .functor NOT 1, v0x181b970_0, C4<0>, C4<0>, C4<0>;
L_0x1828520 .functor OR 1, L_0x1828200, L_0x18282c0, C4<0>, C4<0>;
L_0x1828630 .functor AND 1, L_0x1827c10, L_0x1828520, C4<1>, C4<1>;
L_0x1828940 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x18289b0 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x1828c30 .functor OR 1, L_0x1828940, L_0x18289b0, C4<0>, C4<0>;
L_0x1828d40 .functor NOT 1, v0x181b830_0, C4<0>, C4<0>, C4<0>;
L_0x1828fd0 .functor OR 1, L_0x1828c30, L_0x1828d40, C4<0>, C4<0>;
L_0x18290e0 .functor OR 1, L_0x1828fd0, v0x181b970_0, C4<0>, C4<0>;
L_0x18293d0 .functor AND 1, L_0x1828630, L_0x18290e0, C4<1>, C4<1>;
L_0x18294e0 .functor NOT 1, v0x181b6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1829790 .functor NOT 1, v0x181b790_0, C4<0>, C4<0>, C4<0>;
L_0x1829800 .functor OR 1, L_0x18294e0, L_0x1829790, C4<0>, C4<0>;
L_0x1829b60 .functor OR 1, L_0x1829800, v0x181b830_0, C4<0>, C4<0>;
L_0x1829c20 .functor NOT 1, v0x181b970_0, C4<0>, C4<0>, C4<0>;
L_0x1829ef0 .functor OR 1, L_0x1829b60, L_0x1829c20, C4<0>, C4<0>;
L_0x182a000 .functor AND 1, L_0x18293d0, L_0x1829ef0, C4<1>, C4<1>;
v0x181c080_0 .net *"_ivl_0", 0 0, L_0x1823160;  1 drivers
v0x181c160_0 .net *"_ivl_10", 0 0, L_0x1823820;  1 drivers
v0x181c240_0 .net *"_ivl_100", 0 0, L_0x1827320;  1 drivers
v0x181c330_0 .net *"_ivl_102", 0 0, L_0x18275a0;  1 drivers
v0x181c410_0 .net *"_ivl_104", 0 0, L_0x1827810;  1 drivers
v0x181c540_0 .net *"_ivl_106", 0 0, L_0x1827880;  1 drivers
v0x181c620_0 .net *"_ivl_108", 0 0, L_0x1827b50;  1 drivers
v0x181c700_0 .net *"_ivl_110", 0 0, L_0x1827c10;  1 drivers
v0x181c7e0_0 .net *"_ivl_112", 0 0, L_0x1827ef0;  1 drivers
v0x181c950_0 .net *"_ivl_114", 0 0, L_0x1827f60;  1 drivers
v0x181ca30_0 .net *"_ivl_116", 0 0, L_0x1828200;  1 drivers
v0x181cb10_0 .net *"_ivl_118", 0 0, L_0x18282c0;  1 drivers
v0x181cbf0_0 .net *"_ivl_12", 0 0, L_0x1823970;  1 drivers
v0x181ccd0_0 .net *"_ivl_120", 0 0, L_0x1828520;  1 drivers
v0x181cdb0_0 .net *"_ivl_122", 0 0, L_0x1828630;  1 drivers
v0x181ce90_0 .net *"_ivl_124", 0 0, L_0x1828940;  1 drivers
v0x181cf70_0 .net *"_ivl_126", 0 0, L_0x18289b0;  1 drivers
v0x181d160_0 .net *"_ivl_128", 0 0, L_0x1828c30;  1 drivers
v0x181d240_0 .net *"_ivl_130", 0 0, L_0x1828d40;  1 drivers
v0x181d320_0 .net *"_ivl_132", 0 0, L_0x1828fd0;  1 drivers
v0x181d400_0 .net *"_ivl_134", 0 0, L_0x18290e0;  1 drivers
v0x181d4e0_0 .net *"_ivl_136", 0 0, L_0x18293d0;  1 drivers
v0x181d5c0_0 .net *"_ivl_138", 0 0, L_0x18294e0;  1 drivers
v0x181d6a0_0 .net *"_ivl_14", 0 0, L_0x1823af0;  1 drivers
v0x181d780_0 .net *"_ivl_140", 0 0, L_0x1829790;  1 drivers
v0x181d860_0 .net *"_ivl_142", 0 0, L_0x1829800;  1 drivers
v0x181d940_0 .net *"_ivl_144", 0 0, L_0x1829b60;  1 drivers
v0x181da20_0 .net *"_ivl_146", 0 0, L_0x1829c20;  1 drivers
v0x181db00_0 .net *"_ivl_148", 0 0, L_0x1829ef0;  1 drivers
v0x181dbe0_0 .net *"_ivl_16", 0 0, L_0x1823c00;  1 drivers
v0x181dcc0_0 .net *"_ivl_18", 0 0, L_0x1823cc0;  1 drivers
v0x181dda0_0 .net *"_ivl_2", 0 0, L_0x1823300;  1 drivers
v0x181de80_0 .net *"_ivl_20", 0 0, L_0x1823de0;  1 drivers
v0x181e170_0 .net *"_ivl_22", 0 0, L_0x1823ea0;  1 drivers
v0x181e250_0 .net *"_ivl_24", 0 0, L_0x1823f80;  1 drivers
v0x181e330_0 .net *"_ivl_26", 0 0, L_0x1824040;  1 drivers
v0x181e410_0 .net *"_ivl_30", 0 0, L_0x1824270;  1 drivers
v0x181e4f0_0 .net *"_ivl_32", 0 0, L_0x1824370;  1 drivers
v0x181e5d0_0 .net *"_ivl_34", 0 0, L_0x18243e0;  1 drivers
v0x181e6b0_0 .net *"_ivl_36", 0 0, L_0x1824590;  1 drivers
v0x181e790_0 .net *"_ivl_38", 0 0, L_0x1824600;  1 drivers
v0x181e870_0 .net *"_ivl_4", 0 0, L_0x18233e0;  1 drivers
v0x181e950_0 .net *"_ivl_40", 0 0, L_0x18247c0;  1 drivers
v0x181ea30_0 .net *"_ivl_42", 0 0, L_0x1824830;  1 drivers
v0x181eb10_0 .net *"_ivl_44", 0 0, L_0x1824a00;  1 drivers
v0x181ebf0_0 .net *"_ivl_46", 0 0, L_0x1824a70;  1 drivers
v0x181ecd0_0 .net *"_ivl_48", 0 0, L_0x1824c00;  1 drivers
v0x181edb0_0 .net *"_ivl_50", 0 0, L_0x1824c70;  1 drivers
v0x181ee90_0 .net *"_ivl_52", 0 0, L_0x1824e60;  1 drivers
v0x181ef70_0 .net *"_ivl_54", 0 0, L_0x1824ed0;  1 drivers
v0x181f050_0 .net *"_ivl_56", 0 0, L_0x18250d0;  1 drivers
v0x181f130_0 .net *"_ivl_58", 0 0, L_0x18251e0;  1 drivers
v0x181f210_0 .net *"_ivl_6", 0 0, L_0x1823560;  1 drivers
v0x181f2f0_0 .net *"_ivl_60", 0 0, L_0x1825350;  1 drivers
v0x181f3d0_0 .net *"_ivl_62", 0 0, L_0x18253c0;  1 drivers
v0x181f4b0_0 .net *"_ivl_64", 0 0, L_0x18255e0;  1 drivers
v0x181f590_0 .net *"_ivl_66", 0 0, L_0x1825650;  1 drivers
v0x181f670_0 .net *"_ivl_68", 0 0, L_0x1825880;  1 drivers
v0x181f750_0 .net *"_ivl_70", 0 0, L_0x1825990;  1 drivers
v0x181f830_0 .net *"_ivl_72", 0 0, L_0x1825b30;  1 drivers
v0x181f910_0 .net *"_ivl_74", 0 0, L_0x1825bf0;  1 drivers
v0x181f9f0_0 .net *"_ivl_76", 0 0, L_0x1825a00;  1 drivers
v0x181fad0_0 .net *"_ivl_78", 0 0, L_0x1825da0;  1 drivers
v0x181fbb0_0 .net *"_ivl_8", 0 0, L_0x18236a0;  1 drivers
v0x181fc90_0 .net *"_ivl_80", 0 0, L_0x1826000;  1 drivers
v0x1820180_0 .net *"_ivl_82", 0 0, L_0x1826070;  1 drivers
v0x1820260_0 .net *"_ivl_84", 0 0, L_0x1826290;  1 drivers
v0x1820340_0 .net *"_ivl_86", 0 0, L_0x1826350;  1 drivers
v0x1820420_0 .net *"_ivl_88", 0 0, L_0x18265d0;  1 drivers
v0x1820500_0 .net *"_ivl_90", 0 0, L_0x1826640;  1 drivers
v0x18205e0_0 .net *"_ivl_92", 0 0, L_0x1826830;  1 drivers
v0x18206c0_0 .net *"_ivl_94", 0 0, L_0x1826940;  1 drivers
v0x18207a0_0 .net *"_ivl_96", 0 0, L_0x1826da0;  1 drivers
v0x1820880_0 .net *"_ivl_98", 0 0, L_0x1827070;  1 drivers
v0x1820960_0 .net "a", 0 0, v0x181b6f0_0;  alias, 1 drivers
v0x1820a00_0 .net "b", 0 0, v0x181b790_0;  alias, 1 drivers
v0x1820af0_0 .net "c", 0 0, v0x181b830_0;  alias, 1 drivers
v0x1820be0_0 .net "d", 0 0, v0x181b970_0;  alias, 1 drivers
v0x1820cd0_0 .net "out_pos", 0 0, L_0x182a000;  alias, 1 drivers
v0x1820d90_0 .net "out_sop", 0 0, L_0x1823f10;  alias, 1 drivers
S_0x1820f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17ca550;
 .timescale -12 -12;
E_0x17b09f0 .event anyedge, v0x1821d00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1821d00_0;
    %nor/r;
    %assign/vec4 v0x1821d00_0, 0;
    %wait E_0x17b09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x181abc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181bb00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x181abc0;
T_4 ;
    %wait E_0x17c8d30;
    %load/vec4 v0x181bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x181ba60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x181abc0;
T_5 ;
    %wait E_0x17c8bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %wait E_0x17c8bd0;
    %load/vec4 v0x181ba60_0;
    %store/vec4 v0x181bb00_0, 0, 1;
    %fork t_1, S_0x181aef0;
    %jmp t_0;
    .scope S_0x181aef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x181b130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x181b130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17c8bd0;
    %load/vec4 v0x181b130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181b130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x181b130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x181abc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17c8d30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x181b970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b790_0, 0;
    %assign/vec4 v0x181b6f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x181ba60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x181bb00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17ca550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18218a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1821d00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17ca550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18218a0_0;
    %inv;
    %store/vec4 v0x18218a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17ca550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181b8d0_0, v0x1821e70_0, v0x18216c0_0, v0x1821760_0, v0x1821800_0, v0x1821940_0, v0x1821bc0_0, v0x1821b20_0, v0x1821a80_0, v0x18219e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17ca550;
T_9 ;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17ca550;
T_10 ;
    %wait E_0x17c8d30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1821c60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821c60_0, 4, 32;
    %load/vec4 v0x1821da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821c60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1821c60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821c60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1821bc0_0;
    %load/vec4 v0x1821bc0_0;
    %load/vec4 v0x1821b20_0;
    %xor;
    %load/vec4 v0x1821bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821c60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821c60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1821a80_0;
    %load/vec4 v0x1821a80_0;
    %load/vec4 v0x18219e0_0;
    %xor;
    %load/vec4 v0x1821a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821c60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1821c60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821c60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter1/response3/top_module.sv";
