AuthorID,Author,Date,Content,Attachments,Reactions
"538398807986274304","rzioma","2025-11-22T08:39:02.8270000+00:00","@mole99 what is more advisable & future proof when **defining the mapping between the core signals and pads on a padring**?
 Imagine I have 16-bit address bus of the retro chip and I want to assign them to a particular physical pads, should I better 
a) change the binding order in `config.yaml` modifying `PAD_SOUTH`,`PAD_EAST` ...
NOT changing power pad locations! Those stay always the same as in the template.","",""
"538398807986274304","rzioma","2025-11-22T08:39:34.2480000+00:00","","cob_media/image-4CA82.png",""
"538398807986274304","rzioma","2025-11-22T08:42:10.4620000+00:00","or
b) only change how it is defined in Verilog file, say in `chip_core.sv`, but never touch `config.yaml` PADs","",""
"538398807986274304","rzioma","2025-11-22T08:42:14.4330000+00:00","","cob_media/image-72036.png",""
