<?xml version="1.0" encoding="UTF-8"?>
<!-- Copyright (c) 2017 The Etnaviv Project

 Permission is hereby granted, free of charge, to any person obtaining a
 copy of this software and associated documentation files (the "Software"),
 to deal in the Software without restriction, including without limitation
 the rights to use, copy, modify, merge, publish, distribute, sub license,
 and/or sell copies of the Software, and to permit persons to whom the
 Software is furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice (including the
 next paragraph) shall be included in all copies or substantial portions
 of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 DEALINGS IN THE SOFTWARE.
-->
<database xmlns="http://nouveau.freedesktop.org/"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

<import file="copyright.xml"/>

<!-- Vivante GCxxxx render states and registers overview:
     BLT engine state. Based on reverse engineering, guesswork and experimentation.
  -->
<domain name="VIVS" brief="GPU state">

    <enum name="BLT_TILING">
        <value value="0" name="LINEAR"/>
        <value value="3" name="SUPERTILED"/>
    </enum>
    <enum name="BLT_FORMAT">
	<!-- Yet another format enumeration, on first sight it looks like the
             PE/RS formats but I don't think it's the same - for example R8G8 differs
          -->
        <value value="0x01" name="A4R4G4B4"/>
        <value value="0x06" name="A8R8G8B8"/>
        <value value="0x1c" name="A16R16G16B16"/>
        <value value="0x22" name="R8G8B8"/> <!-- now that's old-school -->
        <value value="0x23" name="R8"/>
        <value value="0x24" name="R8G8"/>
    </enum>

    <stripe name="BLT" brief="Blit engine"> <!-- BLT_ENGINE -->
        <doc>
            Blit engine (also "resolve v2") states.

            BLT operations:
            - Fill
            - Copy
            - In-place resolve
            - Compute mipmaps

            Note: It looks like no assumption can be made that any of this
            state is retained between operations. All relevant state must be
            programmed every time.
        </doc>
        <reg32 offset="0x14000" name="SRC_ADDR" type="VIVM"/>
        <reg32 offset="0x14008" name="SRC_STRIDE">
            <bitfield high="19" low="0" name="STRIDE"/>
            <bitfield high="28" low="21" name="FORMAT" type="BLT_FORMAT"/>
            <bitfield high="30" low="29" name="TILING" type="BLT_TILING"/>
        </reg32>
        <reg32 offset="0x1400C" name="SRC_CONFIG">
            <bitfield pos="1" name="DEC400"/> <!-- off when VIV_DISABLE_DEC400 -->
        </reg32>
        <reg32 offset="0x14010" name="SRC_TS" type="VIVM"/>
        <reg32 offset="0x14014" name="UNK14014"/>
        <reg32 offset="0x14018" name="DEST_ADDR" type="VIVM"/>
        <reg32 offset="0x14020" name="DEST_TS" type="VIVM"/>
        <reg32 offset="0x14024" name="DEST_STRIDE">
            <bitfield high="19" low="0" name="STRIDE"/>
            <bitfield high="28" low="21" name="FORMAT" type="BLT_FORMAT"/>
            <bitfield high="30" low="29" name="TILING" type="BLT_TILING"/>
        </reg32>
        <reg32 offset="0x14028" name="DEST_CONFIG">
            <bitfield pos="1" name="DEC400"/>
        </reg32>
        <reg32 offset="0x1402C" name="UNK1402C"/>
        <reg32 offset="0x14030" name="SRC_SIZE">
            <bitfield high="15" low="0" name="WIDTH" type="uint"/>
            <bitfield high="31" low="16" name="HEIGHT" type="uint"/>
        </reg32>
        <reg32 offset="0x14034" name="SRC_TS_CLEAR_VALUE0"/>
        <reg32 offset="0x14038" name="SRC_TS_CLEAR_VALUE1"/>
        <reg32 offset="0x1403C" name="CLEAR_COLOR_UNK1403C"/> <!-- used with CLEAR_IMAGE -->
        <reg32 offset="0x14040" name="CLEAR_COLOR_UNK14040"/> <!-- used with CLEAR_IMAGE -->
        <reg32 offset="0x14044" name="CLEAR_COLOR_UNK14044"/> <!-- used with CLEAR_IMAGE -->
        <reg32 offset="0x14048" name="CLEAR_COLOR_UNK14048"/> <!-- used with CLEAR_IMAGE -->
        <reg32 offset="0x1404C" name="UNK1404C"/>
        <reg32 offset="0x14050" name="UNK14050"/>
        <reg32 offset="0x14054" name="BUFFER_SIZE"/> <!-- used with COPY_BUFFER -->
        <reg32 offset="0x14058" name="UNK14058"/>
        <reg32 offset="0x1405C" name="UNK1405C"/>
        <reg32 offset="0x14060" name="COMMAND">
            <bitfield high="3" low="0" name="COMMAND">
                <value value="1" name="CLEAR_IMAGE"/>
                <value value="2" name="COPY_IMAGE"/>
                <value value="3" name="COPY_BUFFER"/>
                <value value="6" name="GEN_MIPMAPS"/>
            </bitfield>
        </reg32>
        <reg32 offset="0x14064" name="UNK14064"/>
        <reg32 offset="0x1409C" name="UNK1409C"/>
        <reg32 offset="0x140A0" name="UNK140A0"/>
        <reg32 offset="0x140A4" name="FENCE_OUT_ADDRESS" type="VIVM"/>
        <reg32 offset="0x140A8" name="FENCE_OUT_DATA_LOW"/>
        <reg32 offset="0x140AC" name="SET_COMMAND"/> <!-- blob writes 3 here before and after setting COMMAND -->
        <reg32 offset="0x140B0" name="UNK140B0"/>
        <reg32 offset="0x140B4" name="FENCE_OUT_DATA_HIGH"/>
        <reg32 offset="0x140B8" name="ENABLE">
            <bitfield pos="0" name="ENABLE" brief="Enable BLT engine">
                <doc>
                    It looks like it needs to be enabled during any use of the engine, and
                    disabled otherwise:
                    - This is set to 1 before usage of the BLT engine and programming the
                    registers, and set to 0 after programming the registers.
                    - It is also set to 1 before waiting on the BLT engine through a semaphore,
                    and reset afterwards.
                </doc>
            </bitfield>
        </reg32>
        <reg32 offset="0x140BC" name="SWIZZLE">
	    <bitfield high="2" low="0" name="SRC_R" type="TEXTURE_SWIZZLE"/>
	    <bitfield high="5" low="3" name="SRC_G" type="TEXTURE_SWIZZLE"/>
	    <bitfield high="8" low="6" name="SRC_B" type="TEXTURE_SWIZZLE"/>
	    <bitfield high="11" low="9" name="SRC_A" type="TEXTURE_SWIZZLE"/>
	    <bitfield high="14" low="12" name="DST_R" type="TEXTURE_SWIZZLE"/>
	    <bitfield high="17" low="15" name="DST_G" type="TEXTURE_SWIZZLE"/>
	    <bitfield high="20" low="18" name="DST_B" type="TEXTURE_SWIZZLE"/>
	    <bitfield high="23" low="21" name="DST_A" type="TEXTURE_SWIZZLE"/>
	</reg32>
        <!-- Multiple different color surfaces (+strides?) can be specified here.
             I suspect that this is used for mipmap generation.
         -->
        <stripe name="MIP" length="13" stride="4">
            <reg32 offset="0x140C0" name="ADDR" type="VIVM"/>
            <reg32 offset="0x14300" name="STRIDE"/>
        </stripe>
        <!-- These two, encountered while tracing SashaWillems "indirectdraw" Vulkan demo,
             immediately follow the MIP state for the 13 mipmaps.
             It appears to delimit the end (inclusive) of a memory range for SRC and DEST.
          -->
        <reg32 offset="0x140F4" name="SRC_END" type="VIVM"/>
        <reg32 offset="0x14334" name="DEST_END" type="VIVM"/>
    </stripe>

</domain>

</database>


