{"sha": "594a35657ae16ce4390cbcd478e367a306762797", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTk0YTM1NjU3YWUxNmNlNDM5MGNiY2Q0NzhlMzY3YTMwNjc2Mjc5Nw==", "commit": {"author": {"name": "David Edelsohn", "email": "edelsohn@gnu.org", "date": "2004-09-02T01:54:27Z"}, "committer": {"name": "David Edelsohn", "email": "dje@gcc.gnu.org", "date": "2004-09-02T01:54:27Z"}, "message": "power4.md: Increase store latency to 12.\n\n        * config/rs6000/power4.md: Increase store latency to 12.\n        * config/rs6000/power5.md: Same.\n\nFrom-SVN: r86953", "tree": {"sha": "2738861f76e04fe7d6b8f35262c09c48e367239d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2738861f76e04fe7d6b8f35262c09c48e367239d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/594a35657ae16ce4390cbcd478e367a306762797", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/594a35657ae16ce4390cbcd478e367a306762797", "html_url": "https://github.com/Rust-GCC/gccrs/commit/594a35657ae16ce4390cbcd478e367a306762797", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/594a35657ae16ce4390cbcd478e367a306762797/comments", "author": null, "committer": null, "parents": [{"sha": "d809264e863ffbf312af0e23bd30799ffa999096", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d809264e863ffbf312af0e23bd30799ffa999096", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d809264e863ffbf312af0e23bd30799ffa999096"}], "stats": {"total": 27, "additions": 16, "deletions": 11}, "files": [{"sha": "cfa6e35f3c1db885ef808177c3034c0ac91bbf55", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/594a35657ae16ce4390cbcd478e367a306762797/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/594a35657ae16ce4390cbcd478e367a306762797/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=594a35657ae16ce4390cbcd478e367a306762797", "patch": "@@ -1,3 +1,8 @@\n+2004-09-01  David Edelsohn  <edelsohn@gnu.org>\n+\n+\t* config/rs6000/power4.md: Increase store latency to 12.\n+\t* config/rs6000/power5.md: Same.\n+\n 2004-09-01  James E Wilson  <wilson@specifixinc.com>\n \n \tPR target/14064"}, {"sha": "7c5676e09358a500d5e98fb67ca182520934e657", "filename": "gcc/config/rs6000/power4.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/594a35657ae16ce4390cbcd478e367a306762797/gcc%2Fconfig%2Frs6000%2Fpower4.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/594a35657ae16ce4390cbcd478e367a306762797/gcc%2Fconfig%2Frs6000%2Fpower4.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fpower4.md?ref=594a35657ae16ce4390cbcd478e367a306762797", "patch": "@@ -130,45 +130,45 @@\n        (eq_attr \"cpu\" \"power4\"))\n   \"lsq_power4\")\n \n-(define_insn_reservation \"power4-store\" 1\n+(define_insn_reservation \"power4-store\" 12\n   (and (eq_attr \"type\" \"store\")\n        (eq_attr \"cpu\" \"power4\"))\n   \"(du1_power4,lsu1_power4,iu1_power4)\\\n   |(du2_power4,lsu2_power4,iu2_power4)\\\n   |(du3_power4,lsu2_power4,nothing,iu2_power4)\\\n   |(du4_power4,lsu1_power4,nothing,iu1_power4)\")\n \n-(define_insn_reservation \"power4-store-update\" 1\n+(define_insn_reservation \"power4-store-update\" 12\n   (and (eq_attr \"type\" \"store_u\")\n        (eq_attr \"cpu\" \"power4\"))\n   \"(du1_power4+du2_power4,lsu1_power4+iu2_power4,iu1_power4)\\\n   |(du2_power4+du3_power4,lsu2_power4+iu2_power4,iu2_power4)\\\n   |(du3_power4+du4_power4,lsu2_power4+iu1_power4,iu2_power4)\\\n   |(du3_power4+du4_power4,lsu2_power4,iu1_power4,iu2_power4)\")\n \n-(define_insn_reservation \"power4-store-update-indexed\" 1\n+(define_insn_reservation \"power4-store-update-indexed\" 12\n   (and (eq_attr \"type\" \"store_ux\")\n        (eq_attr \"cpu\" \"power4\"))\n    \"du1_power4+du2_power4+du3_power4+du4_power4,\\\n     iu1_power4,lsu2_power4+iu2_power4,iu2_power4\")\n \n-(define_insn_reservation \"power4-fpstore\" 1\n+(define_insn_reservation \"power4-fpstore\" 12\n   (and (eq_attr \"type\" \"fpstore\")\n        (eq_attr \"cpu\" \"power4\"))\n   \"(du1_power4,lsu1_power4,fpu1_power4)\\\n   |(du2_power4,lsu2_power4,fpu2_power4)\\\n   |(du3_power4,lsu2_power4,nothing,fpu2_power4)\\\n   |(du4_power4,lsu1_power4,nothing,fpu1_power4)\")\n \n-(define_insn_reservation \"power4-fpstore-update\" 1\n+(define_insn_reservation \"power4-fpstore-update\" 12\n   (and (eq_attr \"type\" \"fpstore_u,fpstore_ux\")\n        (eq_attr \"cpu\" \"power4\"))\n   \"(du1_power4+du2_power4,lsu1_power4+iu2_power4,fpu1_power4)\\\n   |(du2_power4+du3_power4,lsu2_power4+iu2_power4,fpu2_power4)\\\n   |(du3_power4+du4_power4,lsu2_power4+iu1_power4,fpu2_power4)\")\n ;  |(du3_power4+du4_power4,nothing,lsu2_power4+iu1_power4,fpu2_power4)\")\n \n-(define_insn_reservation \"power4-vecstore\" 1\n+(define_insn_reservation \"power4-vecstore\" 12\n   (and (eq_attr \"type\" \"vecstore\")\n        (eq_attr \"cpu\" \"power4\"))\n   \"(du1_power4,lsu1_power4,vec_power4)\\"}, {"sha": "932c4bf76c95d5fd4657ce2a3e62888d444a246b", "filename": "gcc/config/rs6000/power5.md", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/594a35657ae16ce4390cbcd478e367a306762797/gcc%2Fconfig%2Frs6000%2Fpower5.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/594a35657ae16ce4390cbcd478e367a306762797/gcc%2Fconfig%2Frs6000%2Fpower5.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fpower5.md?ref=594a35657ae16ce4390cbcd478e367a306762797", "patch": "@@ -103,34 +103,34 @@\n        (eq_attr \"cpu\" \"power5\"))\n   \"du1_power5+du2_power5,lsu1_power5+iu2_power5\")\n \n-(define_insn_reservation \"power5-store\" 1\n+(define_insn_reservation \"power5-store\" 12\n   (and (eq_attr \"type\" \"store\")\n        (eq_attr \"cpu\" \"power5\"))\n   \"(du1_power5,lsu1_power5,iu1_power5)\\\n   |(du2_power5,lsu2_power5,iu2_power5)\\\n   |(du3_power5,lsu2_power5,nothing,iu2_power5)\\\n   |(du4_power5,lsu1_power5,nothing,iu1_power5)\")\n \n-(define_insn_reservation \"power5-store-update\" 1\n+(define_insn_reservation \"power5-store-update\" 12\n   (and (eq_attr \"type\" \"store_u\")\n        (eq_attr \"cpu\" \"power5\"))\n   \"du1_power5+du2_power5,lsu1_power5+iu2_power5,iu1_power5\")\n \n-(define_insn_reservation \"power5-store-update-indexed\" 1\n+(define_insn_reservation \"power5-store-update-indexed\" 12\n   (and (eq_attr \"type\" \"store_ux\")\n        (eq_attr \"cpu\" \"power5\"))\n    \"du1_power5+du2_power5+du3_power5+du4_power5,\\\n     iu1_power5,lsu2_power5+iu2_power5,iu2_power5\")\n \n-(define_insn_reservation \"power5-fpstore\" 1\n+(define_insn_reservation \"power5-fpstore\" 12\n   (and (eq_attr \"type\" \"fpstore\")\n        (eq_attr \"cpu\" \"power5\"))\n   \"(du1_power5,lsu1_power5,fpu1_power5)\\\n   |(du2_power5,lsu2_power5,fpu2_power5)\\\n   |(du3_power5,lsu2_power5,nothing,fpu2_power5)\\\n   |(du4_power5,lsu1_power5,nothing,fpu1_power5)\")\n \n-(define_insn_reservation \"power5-fpstore-update\" 1\n+(define_insn_reservation \"power5-fpstore-update\" 12\n   (and (eq_attr \"type\" \"fpstore_u,fpstore_ux\")\n        (eq_attr \"cpu\" \"power5\"))\n   \"du1_power5+du2_power5,lsu1_power5+iu2_power5,fpu1_power5\")"}]}