Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jul 19 12:54:03 2017
| Host         : DESKTOP-5F6G55S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: imem0/op_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem0/op_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.189        0.000                      0                   55        0.059        0.000                      0                   55       49.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mclk                    {0.000 50.000}     100.000         10.000          
  div0/cnt_reg[1]_0[0]  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                         98.446        0.000                      0                    2        0.404        0.000                      0                    2       49.500        0.000                       0                     3  
  div0/cnt_reg[1]_0[0]       86.074        0.000                      0                   53        0.059        0.000                      0                   53       49.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
div0/cnt_reg[1]_0[0]  mclk                       45.189        0.000                      0                    1        1.360        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack       98.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.446ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (mclk rise@100.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.642ns (40.224%)  route 0.954ns (59.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 104.779 - 100.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557     5.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.954     6.550    div0/cnt__0[0]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.674 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.674    div0/cnt[0]_i_1_n_1
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)     100.000   100.000 r  
    W5                                                0.000   100.000 r  mclk (IN)
                         net (fo=0)                   0.000   100.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   104.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism              0.299   105.078    
                         clock uncertainty           -0.035   105.043    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.077   105.120    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        105.120    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                 98.446    

Slack (MET) :             98.463ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (mclk rise@100.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.666ns (41.109%)  route 0.954ns (58.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 104.779 - 100.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557     5.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.954     6.550    div0/cnt__0[0]
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.148     6.698 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.698    div0/cnt[1]_i_1_n_1
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)     100.000   100.000 r  
    W5                                                0.000   100.000 r  mclk (IN)
                         net (fo=0)                   0.000   100.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   104.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.299   105.078    
                         clock uncertainty           -0.035   105.043    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.118   105.161    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        105.161    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                 98.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.207ns (38.686%)  route 0.328ns (61.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558     1.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.328     1.933    div0/cnt__0[0]
    SLICE_X30Y16         LUT3 (Prop_lut3_I1_O)        0.043     1.976 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.976    div0/cnt[1]_i_1_n_1
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825     1.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.131     1.572    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.915%)  route 0.328ns (61.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558     1.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.328     1.933    div0/cnt__0[0]
    SLICE_X30Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.978 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    div0/cnt[0]_i_1_n_1
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825     1.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.120     1.561    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y16   div0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y16   div0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y16   div0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  div0/cnt_reg[1]_0[0]

Setup :            0  Failing Endpoints,  Worst Slack       86.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.074ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        13.813ns  (logic 5.781ns (41.851%)  route 8.032ns (58.149%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.458ns = ( 158.458 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.985    60.741    r0/num_reg[4][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.295    61.036 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    61.036    io0/regis_reg[1][3][2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.434 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    61.434    io0/buff4_carry_n_1
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.548    io0/buff4_carry__0_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.662    io0/buff4_carry__1_n_1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.776    io0/buff4_carry__2_n_1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.890    io0/buff4_carry__3_n_1
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.004    io0/buff4_carry__4_n_1
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.009    62.127    io0/buff4_carry__5_n_1
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    62.241    io0/buff4_carry__6_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    62.355    r0/CO[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.626 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.676    63.302    r0/seg_reg[1][0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    64.159 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.209    64.368    r0/seg_reg[1]_0[0]
    SLICE_X31Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    65.152 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.804    65.955    io0/regis_reg[1][37][1]
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.303    66.258 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.409    66.668    io0/seg[6]_i_62_n_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    66.792 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.664    67.456    io0/seg[6]_i_60_n_1
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    67.580 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           1.328    68.907    io0/seg[6]_i_55_n_1
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.152    69.059 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           0.657    69.716    io0/seg[6]_i_53_n_1
    SLICE_X29Y20         LUT6 (Prop_lut6_I3_O)        0.326    70.042 r  io0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000    70.042    io0/seg[6]_i_47_n_1
    SLICE_X29Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    70.259 r  io0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000    70.259    io0/seg_reg[6]_i_24_n_1
    SLICE_X29Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    70.353 r  io0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           0.692    71.045    io0/seg_reg[6]_i_10_n_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.316    71.361 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           1.601    72.961    io0/buff1__122[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.124    73.085 r  io0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    73.085    io0/seg[6]_i_1_n_1
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.435   158.458    io0/clk
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.703   159.161    
                         clock uncertainty           -0.035   159.126    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.034   159.160    io0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                        159.160    
                         arrival time                         -73.085    
  -------------------------------------------------------------------
                         slack                                 86.074    

Slack (MET) :             86.137ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        13.749ns  (logic 5.775ns (42.003%)  route 7.974ns (57.997%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.458ns = ( 158.458 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.985    60.741    r0/num_reg[4][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.295    61.036 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    61.036    io0/regis_reg[1][3][2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.434 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    61.434    io0/buff4_carry_n_1
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.548    io0/buff4_carry__0_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.662    io0/buff4_carry__1_n_1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.776    io0/buff4_carry__2_n_1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.890    io0/buff4_carry__3_n_1
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.004    io0/buff4_carry__4_n_1
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.009    62.127    io0/buff4_carry__5_n_1
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    62.241    io0/buff4_carry__6_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    62.355    r0/CO[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.626 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.676    63.302    r0/seg_reg[1][0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    64.159 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.209    64.368    r0/seg_reg[1]_0[0]
    SLICE_X31Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    65.152 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.804    65.955    io0/regis_reg[1][37][1]
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.303    66.258 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.409    66.668    io0/seg[6]_i_62_n_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    66.792 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.664    67.456    io0/seg[6]_i_60_n_1
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    67.580 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           1.328    68.907    io0/seg[6]_i_55_n_1
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.152    69.059 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           0.832    69.892    io0/seg[6]_i_53_n_1
    SLICE_X30Y20         LUT6 (Prop_lut6_I3_O)        0.326    70.218 r  io0/seg[6]_i_39/O
                         net (fo=1, routed)           0.000    70.218    io0/seg[6]_i_39_n_1
    SLICE_X30Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    70.432 r  io0/seg_reg[6]_i_18/O
                         net (fo=1, routed)           0.000    70.432    io0/seg_reg[6]_i_18_n_1
    SLICE_X30Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    70.520 r  io0/seg_reg[6]_i_7/O
                         net (fo=1, routed)           0.499    71.018    io0/seg_reg[6]_i_7_n_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.319    71.337 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           1.560    72.897    io0/buff1__122[1]
    SLICE_X37Y18         LUT6 (Prop_lut6_I3_O)        0.124    73.021 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    73.021    io0/seg[3]_i_1_n_1
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.435   158.458    io0/clk
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.703   159.161    
                         clock uncertainty           -0.035   159.126    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.032   159.158    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                        159.158    
                         arrival time                         -73.021    
  -------------------------------------------------------------------
                         slack                                 86.137    

Slack (MET) :             86.140ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        13.745ns  (logic 5.781ns (42.060%)  route 7.964ns (57.940%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.457ns = ( 158.457 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.985    60.741    r0/num_reg[4][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.295    61.036 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    61.036    io0/regis_reg[1][3][2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.434 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    61.434    io0/buff4_carry_n_1
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.548    io0/buff4_carry__0_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.662    io0/buff4_carry__1_n_1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.776    io0/buff4_carry__2_n_1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.890    io0/buff4_carry__3_n_1
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.004    io0/buff4_carry__4_n_1
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.009    62.127    io0/buff4_carry__5_n_1
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    62.241    io0/buff4_carry__6_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    62.355    r0/CO[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.626 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.676    63.302    r0/seg_reg[1][0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    64.159 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.209    64.368    r0/seg_reg[1]_0[0]
    SLICE_X31Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    65.152 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.804    65.955    io0/regis_reg[1][37][1]
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.303    66.258 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.409    66.668    io0/seg[6]_i_62_n_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    66.792 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.664    67.456    io0/seg[6]_i_60_n_1
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    67.580 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           1.328    68.907    io0/seg[6]_i_55_n_1
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.152    69.059 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           0.657    69.716    io0/seg[6]_i_53_n_1
    SLICE_X29Y20         LUT6 (Prop_lut6_I3_O)        0.326    70.042 r  io0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000    70.042    io0/seg[6]_i_47_n_1
    SLICE_X29Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    70.259 r  io0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000    70.259    io0/seg_reg[6]_i_24_n_1
    SLICE_X29Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    70.353 r  io0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           0.692    71.045    io0/seg_reg[6]_i_10_n_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.316    71.361 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           1.532    72.893    io0/buff1__122[0]
    SLICE_X37Y20         LUT5 (Prop_lut5_I2_O)        0.124    73.017 r  io0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    73.017    io0/seg[1]_i_1_n_1
    SLICE_X37Y20         FDRE                                         r  io0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.434   158.457    io0/clk
    SLICE_X37Y20         FDRE                                         r  io0/seg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.703   159.160    
                         clock uncertainty           -0.035   159.125    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.032   159.157    io0/seg_reg[1]
  -------------------------------------------------------------------
                         required time                        159.157    
                         arrival time                         -73.017    
  -------------------------------------------------------------------
                         slack                                 86.140    

Slack (MET) :             86.311ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        13.575ns  (logic 5.775ns (42.541%)  route 7.800ns (57.460%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.457ns = ( 158.457 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.985    60.741    r0/num_reg[4][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.295    61.036 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    61.036    io0/regis_reg[1][3][2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.434 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    61.434    io0/buff4_carry_n_1
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.548    io0/buff4_carry__0_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.662    io0/buff4_carry__1_n_1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.776    io0/buff4_carry__2_n_1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.890    io0/buff4_carry__3_n_1
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.004    io0/buff4_carry__4_n_1
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.009    62.127    io0/buff4_carry__5_n_1
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    62.241    io0/buff4_carry__6_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    62.355    r0/CO[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.626 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.676    63.302    r0/seg_reg[1][0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    64.159 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.209    64.368    r0/seg_reg[1]_0[0]
    SLICE_X31Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    65.152 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.804    65.955    io0/regis_reg[1][37][1]
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.303    66.258 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.409    66.668    io0/seg[6]_i_62_n_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    66.792 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.664    67.456    io0/seg[6]_i_60_n_1
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    67.580 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           1.328    68.907    io0/seg[6]_i_55_n_1
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.152    69.059 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           0.832    69.892    io0/seg[6]_i_53_n_1
    SLICE_X30Y20         LUT6 (Prop_lut6_I3_O)        0.326    70.218 r  io0/seg[6]_i_39/O
                         net (fo=1, routed)           0.000    70.218    io0/seg[6]_i_39_n_1
    SLICE_X30Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    70.432 r  io0/seg_reg[6]_i_18/O
                         net (fo=1, routed)           0.000    70.432    io0/seg_reg[6]_i_18_n_1
    SLICE_X30Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    70.520 r  io0/seg_reg[6]_i_7/O
                         net (fo=1, routed)           0.499    71.018    io0/seg_reg[6]_i_7_n_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.319    71.337 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           1.386    72.724    io0/buff1__122[1]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    72.848 r  io0/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    72.848    io0/seg[4]_i_1_n_1
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.434   158.457    io0/clk
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.703   159.160    
                         clock uncertainty           -0.035   159.125    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.034   159.159    io0/seg_reg[4]
  -------------------------------------------------------------------
                         required time                        159.159    
                         arrival time                         -72.848    
  -------------------------------------------------------------------
                         slack                                 86.311    

Slack (MET) :             86.417ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        13.470ns  (logic 5.781ns (42.917%)  route 7.689ns (57.083%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.457ns = ( 158.457 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.985    60.741    r0/num_reg[4][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.295    61.036 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    61.036    io0/regis_reg[1][3][2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.434 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    61.434    io0/buff4_carry_n_1
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.548    io0/buff4_carry__0_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.662    io0/buff4_carry__1_n_1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.776    io0/buff4_carry__2_n_1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.890    io0/buff4_carry__3_n_1
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.004    io0/buff4_carry__4_n_1
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.009    62.127    io0/buff4_carry__5_n_1
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    62.241    io0/buff4_carry__6_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    62.355    r0/CO[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.626 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.676    63.302    r0/seg_reg[1][0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    64.159 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.209    64.368    r0/seg_reg[1]_0[0]
    SLICE_X31Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    65.152 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.804    65.955    io0/regis_reg[1][37][1]
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.303    66.258 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.409    66.668    io0/seg[6]_i_62_n_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    66.792 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.664    67.456    io0/seg[6]_i_60_n_1
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    67.580 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           1.328    68.907    io0/seg[6]_i_55_n_1
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.152    69.059 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           0.657    69.716    io0/seg[6]_i_53_n_1
    SLICE_X29Y20         LUT6 (Prop_lut6_I3_O)        0.326    70.042 r  io0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000    70.042    io0/seg[6]_i_47_n_1
    SLICE_X29Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    70.259 r  io0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000    70.259    io0/seg_reg[6]_i_24_n_1
    SLICE_X29Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    70.353 r  io0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           0.692    71.045    io0/seg_reg[6]_i_10_n_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.316    71.361 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           1.258    72.618    io0/buff1__122[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I3_O)        0.124    72.742 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    72.742    io0/seg[0]_i_1_n_1
    SLICE_X36Y20         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.434   158.457    io0/clk
    SLICE_X36Y20         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.703   159.160    
                         clock uncertainty           -0.035   159.125    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.034   159.159    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                        159.159    
                         arrival time                         -72.742    
  -------------------------------------------------------------------
                         slack                                 86.417    

Slack (MET) :             86.488ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        13.397ns  (logic 5.775ns (43.107%)  route 7.622ns (56.894%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.457ns = ( 158.457 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.985    60.741    r0/num_reg[4][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.295    61.036 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    61.036    io0/regis_reg[1][3][2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.434 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    61.434    io0/buff4_carry_n_1
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.548    io0/buff4_carry__0_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.662    io0/buff4_carry__1_n_1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.776    io0/buff4_carry__2_n_1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.890    io0/buff4_carry__3_n_1
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.004    io0/buff4_carry__4_n_1
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.009    62.127    io0/buff4_carry__5_n_1
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    62.241    io0/buff4_carry__6_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    62.355    r0/CO[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.626 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.676    63.302    r0/seg_reg[1][0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    64.159 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.209    64.368    r0/seg_reg[1]_0[0]
    SLICE_X31Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    65.152 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.804    65.955    io0/regis_reg[1][37][1]
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.303    66.258 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.409    66.668    io0/seg[6]_i_62_n_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    66.792 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.664    67.456    io0/seg[6]_i_60_n_1
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    67.580 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           1.328    68.907    io0/seg[6]_i_55_n_1
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.152    69.059 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           0.832    69.892    io0/seg[6]_i_53_n_1
    SLICE_X30Y20         LUT6 (Prop_lut6_I3_O)        0.326    70.218 r  io0/seg[6]_i_39/O
                         net (fo=1, routed)           0.000    70.218    io0/seg[6]_i_39_n_1
    SLICE_X30Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    70.432 r  io0/seg_reg[6]_i_18/O
                         net (fo=1, routed)           0.000    70.432    io0/seg_reg[6]_i_18_n_1
    SLICE_X30Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    70.520 r  io0/seg_reg[6]_i_7/O
                         net (fo=1, routed)           0.499    71.018    io0/seg_reg[6]_i_7_n_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.319    71.337 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           1.208    72.545    io0/buff1__122[1]
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.124    72.669 r  io0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    72.669    io0/seg[2]_i_1_n_1
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.434   158.457    io0/clk
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.703   159.160    
                         clock uncertainty           -0.035   159.125    
    SLICE_X36Y19         FDRE (Setup_fdre_C_D)        0.032   159.157    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                        159.157    
                         arrival time                         -72.669    
  -------------------------------------------------------------------
                         slack                                 86.488    

Slack (MET) :             86.648ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        13.311ns  (logic 5.781ns (43.430%)  route 7.530ns (56.570%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.457ns = ( 158.457 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          0.985    60.741    r0/num_reg[4][2]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.295    61.036 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000    61.036    io0/regis_reg[1][3][2]
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    61.434 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000    61.434    io0/buff4_carry_n_1
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.548 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.548    io0/buff4_carry__0_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.662 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.662    io0/buff4_carry__1_n_1
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.776 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    61.776    io0/buff4_carry__2_n_1
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.890 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    61.890    io0/buff4_carry__3_n_1
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.004 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.004    io0/buff4_carry__4_n_1
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.118 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.009    62.127    io0/buff4_carry__5_n_1
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    62.241    io0/buff4_carry__6_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    62.355    r0/CO[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.626 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.676    63.302    r0/seg_reg[1][0]
    SLICE_X30Y26         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    64.159 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.209    64.368    r0/seg_reg[1]_0[0]
    SLICE_X31Y26         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    65.152 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.804    65.955    io0/regis_reg[1][37][1]
    SLICE_X33Y26         LUT4 (Prop_lut4_I3_O)        0.303    66.258 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.409    66.668    io0/seg[6]_i_62_n_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    66.792 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.664    67.456    io0/seg[6]_i_60_n_1
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    67.580 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           1.328    68.907    io0/seg[6]_i_55_n_1
    SLICE_X28Y20         LUT5 (Prop_lut5_I3_O)        0.152    69.059 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           0.657    69.716    io0/seg[6]_i_53_n_1
    SLICE_X29Y20         LUT6 (Prop_lut6_I3_O)        0.326    70.042 r  io0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000    70.042    io0/seg[6]_i_47_n_1
    SLICE_X29Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    70.259 r  io0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000    70.259    io0/seg_reg[6]_i_24_n_1
    SLICE_X29Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    70.353 r  io0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           0.692    71.045    io0/seg_reg[6]_i_10_n_1
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.316    71.361 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           1.099    72.459    io0/buff1__122[0]
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124    72.583 r  io0/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    72.583    io0/seg[5]_i_1_n_1
    SLICE_X35Y18         FDRE                                         r  io0/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.434   158.457    io0/clk
    SLICE_X35Y18         FDRE                                         r  io0/seg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.775   159.232    
                         clock uncertainty           -0.035   159.197    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)        0.034   159.231    io0/seg_reg[5]
  -------------------------------------------------------------------
                         required time                        159.231    
                         arrival time                         -72.583    
  -------------------------------------------------------------------
                         slack                                 86.648    

Slack (MET) :             94.253ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/num_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        5.526ns  (logic 1.909ns (34.546%)  route 3.617ns (65.454%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.460ns = ( 158.460 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.900    61.656    r0/num_reg[4][2]
    SLICE_X33Y20         LUT4 (Prop_lut4_I1_O)        0.295    61.951 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    61.951    io0/S[1]
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.501 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    62.501    io0/num0_carry_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.615 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.615    io0/num0_carry__0_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.729 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.729    io0/num0_carry__1_n_1
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.843 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.843    io0/num0_carry__2_n_1
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.105    64.062    io0/num0_carry__3_n_1
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124    64.186 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.612    64.798    io0/num
    SLICE_X30Y17         FDRE                                         r  io0/num_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.437   158.460    io0/clk
    SLICE_X30Y17         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.790   159.250    
                         clock uncertainty           -0.035   159.215    
    SLICE_X30Y17         FDRE (Setup_fdre_C_CE)      -0.164   159.051    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                        159.051    
                         arrival time                         -64.798    
  -------------------------------------------------------------------
                         slack                                 94.253    

Slack (MET) :             94.324ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/num_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        5.477ns  (logic 1.909ns (34.857%)  route 3.568ns (65.143%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.458ns = ( 158.458 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.900    61.656    r0/num_reg[4][2]
    SLICE_X33Y20         LUT4 (Prop_lut4_I1_O)        0.295    61.951 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    61.951    io0/S[1]
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.501 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    62.501    io0/num0_carry_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.615 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.615    io0/num0_carry__0_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.729 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.729    io0/num0_carry__1_n_1
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.843 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.843    io0/num0_carry__2_n_1
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.105    64.062    io0/num0_carry__3_n_1
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124    64.186 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.562    64.749    io0/num
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.435   158.458    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.814   159.272    
                         clock uncertainty           -0.035   159.237    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.164   159.073    io0/num_reg[0]
  -------------------------------------------------------------------
                         required time                        159.073    
                         arrival time                         -64.749    
  -------------------------------------------------------------------
                         slack                                 94.324    

Slack (MET) :             94.324ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/num_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (div0/cnt_reg[1]_0[0] fall@150.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        5.477ns  (logic 1.909ns (34.857%)  route 3.568ns (65.143%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.458ns = ( 158.458 - 150.000 ) 
    Source Clock Delay      (SCD):    9.272ns = ( 59.272 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    59.272    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.484    59.756 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.900    61.656    r0/num_reg[4][2]
    SLICE_X33Y20         LUT4 (Prop_lut4_I1_O)        0.295    61.951 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    61.951    io0/S[1]
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.501 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    62.501    io0/num0_carry_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.615 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    62.615    io0/num0_carry__0_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.729 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    62.729    io0/num0_carry__1_n_1
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.843 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    62.843    io0/num0_carry__2_n_1
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.957 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.105    64.062    io0/num0_carry__3_n_1
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124    64.186 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.562    64.749    io0/num
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                    150.000   150.000 r  
    W5                                                0.000   150.000 r  mclk (IN)
                         net (fo=0)                   0.000   150.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   153.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   153.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   154.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.385   155.164 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.630   156.794    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.229   157.023 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.435   158.458    io0/clk
    SLICE_X30Y18         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.814   159.272    
                         clock uncertainty           -0.035   159.237    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.164   159.073    io0/num_reg[1]
  -------------------------------------------------------------------
                         required time                        159.073    
                         arrival time                         -64.749    
  -------------------------------------------------------------------
                         slack                                 94.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.420ns  (logic 0.212ns (50.457%)  route 0.208ns (49.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 53.948 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.167    53.164 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.208    53.372    io0/sel0[41]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045    53.417 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    53.417    io0/seg[3]_i_1_n_1
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.823    53.948    io0/clk
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.260    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.098    53.358    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                        -53.358    
                         arrival time                          53.417    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.421ns  (logic 0.212ns (50.337%)  route 0.209ns (49.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 53.948 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.167    53.164 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.209    53.373    io0/sel0[41]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045    53.418 r  io0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    53.418    io0/seg[6]_i_1_n_1
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.823    53.948    io0/clk
    SLICE_X37Y18         FDRE                                         r  io0/seg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.260    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.099    53.359    io0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                        -53.359    
                         arrival time                          53.418    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.553ns  (logic 0.252ns (45.567%)  route 0.301ns (54.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 53.946 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.151    53.148 r  io0/digit_reg[1]/Q
                         net (fo=13, routed)          0.301    53.449    io0/sel0[42]
    SLICE_X37Y20         LUT2 (Prop_lut2_I0_O)        0.101    53.550 r  io0/seg[8]_i_1/O
                         net (fo=1, routed)           0.000    53.550    io0/seg[8]_i_1_n_1
    SLICE_X37Y20         FDRE                                         r  io0/seg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.821    53.946    io0/clk
    SLICE_X37Y20         FDRE                                         r  io0/seg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.258    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.114    53.372    io0/seg_reg[8]
  -------------------------------------------------------------------
                         required time                        -53.372    
                         arrival time                          53.550    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.550ns  (logic 0.249ns (45.270%)  route 0.301ns (54.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 53.946 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.151    53.148 r  io0/digit_reg[1]/Q
                         net (fo=13, routed)          0.301    53.449    io0/sel0[42]
    SLICE_X37Y20         LUT5 (Prop_lut5_I3_O)        0.098    53.547 r  io0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    53.547    io0/seg[1]_i_1_n_1
    SLICE_X37Y20         FDRE                                         r  io0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.821    53.946    io0/clk
    SLICE_X37Y20         FDRE                                         r  io0/seg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.258    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.098    53.356    io0/seg_reg[1]
  -------------------------------------------------------------------
                         required time                        -53.356    
                         arrival time                          53.547    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.570ns  (logic 0.212ns (37.186%)  route 0.358ns (62.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 53.947 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.167    53.164 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.358    53.522    io0/sel0[41]
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.045    53.567 r  io0/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    53.567    io0/seg[4]_i_1_n_1
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.822    53.947    io0/clk
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.259    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.099    53.358    io0/seg_reg[4]
  -------------------------------------------------------------------
                         required time                        -53.358    
                         arrival time                          53.567    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.584ns  (logic 0.250ns (42.777%)  route 0.334ns (57.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 53.945 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.151    53.148 r  io0/digit_reg[1]/Q
                         net (fo=13, routed)          0.334    53.483    io0/sel0[42]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.099    53.582 r  io0/seg[9]_i_1/O
                         net (fo=1, routed)           0.000    53.582    io0/seg[9]_i_1_n_1
    SLICE_X37Y21         FDRE                                         r  io0/seg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820    53.945    io0/clk
    SLICE_X37Y21         FDRE                                         r  io0/seg_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.257    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.114    53.371    io0/seg_reg[9]
  -------------------------------------------------------------------
                         required time                        -53.371    
                         arrival time                          53.582    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.581ns  (logic 0.212ns (36.487%)  route 0.369ns (63.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 53.947 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.167    53.164 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.369    53.533    io0/sel0[41]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.045    53.578 r  io0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    53.578    io0/seg[2]_i_1_n_1
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.822    53.947    io0/clk
    SLICE_X36Y19         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.259    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.098    53.357    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                        -53.357    
                         arrival time                          53.578    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.583ns  (logic 0.249ns (42.678%)  route 0.334ns (57.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 53.945 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.151    53.148 f  io0/digit_reg[1]/Q
                         net (fo=13, routed)          0.334    53.483    io0/sel0[42]
    SLICE_X37Y21         LUT2 (Prop_lut2_I1_O)        0.098    53.581 r  io0/seg[10]_i_1/O
                         net (fo=1, routed)           0.000    53.581    io0/seg[10]_i_1_n_1
    SLICE_X37Y21         FDRE                                         r  io0/seg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820    53.945    io0/clk
    SLICE_X37Y21         FDRE                                         r  io0/seg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.257    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.098    53.355    io0/seg_reg[10]
  -------------------------------------------------------------------
                         required time                        -53.355    
                         arrival time                          53.581    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.624ns  (logic 0.212ns (33.978%)  route 0.412ns (66.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 53.945 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.167    53.164 f  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.412    53.576    io0/sel0[41]
    SLICE_X37Y21         LUT2 (Prop_lut2_I1_O)        0.045    53.621 r  io0/seg[11]_i_2/O
                         net (fo=1, routed)           0.000    53.621    io0/seg[11]_i_2_n_1
    SLICE_X37Y21         FDRE                                         r  io0/seg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820    53.945    io0/clk
    SLICE_X37Y21         FDRE                                         r  io0/seg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.257    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.099    53.356    io0/seg_reg[11]
  -------------------------------------------------------------------
                         required time                        -53.356    
                         arrival time                          53.621    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@50.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.774%)  route 0.377ns (60.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 53.946 - 50.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 52.997 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631    50.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    50.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558    51.441    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148    51.589 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775    52.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079    52.443 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.555    52.997    io0/clk
    SLICE_X34Y18         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.151    53.148 r  io0/digit_reg[1]/Q
                         net (fo=13, routed)          0.377    53.525    io0/sel0[42]
    SLICE_X36Y20         LUT6 (Prop_lut6_I2_O)        0.098    53.623 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    53.623    io0/seg[0]_i_1_n_1
    SLICE_X36Y20         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 r  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685    51.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    51.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825    51.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.184    52.136 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.894    53.030    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.095    53.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.821    53.946    io0/clk
    SLICE_X36Y20         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.687    53.258    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.099    53.357    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                        -53.357    
                         arrival time                          53.623    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div0/cnt_reg[1]_0[0]
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { div0/cnt_reg[1]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  div0/cnt_reg[1]_0[0]_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y15   io0/btn_flag_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X30Y15   io0/btn_flag_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y13   io0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y15   io0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y15   io0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y13   io0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y13   io0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y13   io0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y14   io0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y15   io0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y15   io0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y18   io0/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y18   io0/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y18   io0/num_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y18   io0/num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y18   io0/seg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y18   io0/seg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y14   io0/seg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y20   io0/seg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y13   io0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y13   io0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y13   io0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y13   io0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y14   io0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y14   io0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y14   io0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y18   io0/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y18   io0/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X30Y18   io0/num_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack       45.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.189ns  (required time - arrival time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mclk rise@100.000ns - div0/cnt_reg[1]_0[0] fall@50.000ns)
  Data Path Delay:        4.297ns  (logic 0.383ns (8.913%)  route 3.914ns (91.087%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 104.779 - 100.000 ) 
    Source Clock Delay      (SCD):    5.556ns = ( 55.556 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 r  mclk (IN)
                         net (fo=0)                   0.000    50.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967    53.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.557    55.078    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478    55.556 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.895    57.451    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.267    57.718 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         2.019    59.737    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.116    59.853 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    59.853    div0/cnt[1]_i_1_n_1
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)     100.000   100.000 r  
    W5                                                0.000   100.000 r  mclk (IN)
                         net (fo=0)                   0.000   100.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.438   104.779    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.180   104.959    
                         clock uncertainty           -0.035   104.924    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.118   105.042    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        105.042    
                         arrival time                         -59.853    
  -------------------------------------------------------------------
                         slack                                 45.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - div0/cnt_reg[1]_0[0] rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.127ns (7.887%)  route 1.483ns (92.113%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558     1.441    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.775     2.364    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.443 r  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.709     3.151    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.048     3.199 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.199    div0/cnt[1]_i_1_n_1
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825     1.952    div0/mclk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.244     1.708    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.131     1.839    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  1.360    





