-- VHDL for IBM SMS ALD page 16.41.02.1
-- Title: ADDRESS REGISTER CTRLS FOR FILE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 12:33:20 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_41_02_1_ADDRESS_REGISTER_CTRLS_FOR_FILE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_FILE_OP:	 in STD_LOGIC;
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL:	 in STD_LOGIC;
		PS_D_CYCLE_CTRL:	 in STD_LOGIC;
		PS_D_AR_RO_CTRL_STAR_FILE_CTRL:	 out STD_LOGIC);
end ALD_16_41_02_1_ADDRESS_REGISTER_CTRLS_FOR_FILE;

architecture behavioral of ALD_16_41_02_1_ADDRESS_REGISTER_CTRLS_FOR_FILE is 

	signal OUT_4B_E: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;

begin

	OUT_4B_E <= NOT(PS_FILE_OP AND PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL AND PS_D_CYCLE_CTRL );
	OUT_2B_C <= NOT(OUT_4B_E );

	PS_D_AR_RO_CTRL_STAR_FILE_CTRL <= OUT_2B_C;


end;
