{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589832968195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589832968195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 15:16:08 2020 " "Processing started: Mon May 18 15:16:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589832968195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589832968195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1step1 -c lab1step1 --convert_bdf_to_verilog=\"C:/Users/amnazar/Downloads/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1step1 -c lab1step1 --convert_bdf_to_verilog=\"C:/Users/amnazar/Downloads/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589832968195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1step1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1step1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1step1 " "Found entity 1: lab1step1" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/amnazar/Downloads/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589832968807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589832968807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589832968840 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A " "Pin \"A\" not connected" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/amnazar/Downloads/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 184 144 312 200 "A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Design Software" 0 -1 1589832968841 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Pin \"B\" not connected" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/amnazar/Downloads/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 256 144 312 272 "B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Design Software" 0 -1 1589832968841 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst " "Primitive \"AND2\" of instance \"inst\" not used" {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/amnazar/Downloads/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 200 392 456 248 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Design Software" 0 -1 1589832968841 ""}
{ "Warning" "WGDFX_COMPONENT_IS_NOT_INSTANTIATED" "AND2 Verilog " "Component \"AND2\" is not instantiated in the \"Verilog\" design because none of its input ports or output ports are connected." {  } { { "lab1step1.bdf" "" { Schematic "C:/Users/amnazar/Downloads/DE2-115 CPRE281 LAB01/lab1step1/lab1step1.bdf" { { 200 392 456 248 "inst" "" } } } }  } 0 275017 "Component \"%1!s!\" is not instantiated in the \"%2!s!\" design because none of its input ports or output ports are connected." 0 0 "Design Software" 0 -1 1589832968842 ""}
{ "Warning" "WSGN_EMPTY_SHELL" " " "Entity \"\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1589832968850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 5 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589832968867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 15:16:08 2020 " "Processing ended: Mon May 18 15:16:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589832968867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589832968867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589832968867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589832968867 ""}
