<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="mc_top_reset_bridge_wrapper_0_0_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_reset_bridge_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_jtag_axi_0_0_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_jtag_axi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_mig_7series_0_1_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_mig_7series_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_clock_generator_0_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_clock_generator_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mc_top_util_vector_logic_0_0_synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/mc_top_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Benjamin/Documents/Word documents/CPP/RISC-V-Multicore/src/multicore_fpga/multicore_fpga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="mc_top_reset_bridge_wrapper_0_0_synth_1"/>
		<Parent Id="mc_top_jtag_axi_0_0_synth_1"/>
		<Parent Id="mc_top_mig_7series_0_1_synth_1"/>
		<Parent Id="mc_top_clock_generator_0_synth_1"/>
		<Parent Id="mc_top_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

