// Generated by CIRCT unknown git version
module Test(	// 6317.mlir:2:1
  input  [7:0] x,	// 6317.mlir:2:20
               clock,	// 6317.mlir:2:32
  output [7:0] x_0	// 6317.mlir:2:48
);

  logic [7:0] logicvar = x;	// 6317.mlir:6:15
  reg   [7:0] regvar;	// 6317.mlir:10:13
  assign regvar = x;	// 6317.mlir:11:3
  reg   [7:0] regwithinit = x;	// 6317.mlir:14:18
  assign x_0 = x;	// 6317.mlir:15:3
endmodule

module {
  hw.module @Test(in %x : i8, in %clock : i8, out x : i8 {hw.verilogName = "x_0"}) {
    %logicvar = sv.logic {hw.verilogName = "logicvar"} : !hw.inout<i8>
    sv.assign %logicvar, %x : i8
    %regvar = sv.reg {hw.verilogName = "regvar"} : !hw.inout<i8> 
    sv.assign %regvar, %x : i8
    %regwithinit = sv.reg init %x {hw.verilogName = "regwithinit"} : !hw.inout<i8> 
    hw.output %x : i8
  }
}

