<profile>

<section name = "Vitis HLS Report for 'RBM'" level="0">
<item name = "Date">Mon Aug 28 05:54:18 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">RBM_hls</item>
<item name = "Solution">RBM_512_64_80M (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">12.50 ns, 9.028 ns, 3.38 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">42, 42, 0.525 us, 0.525 us, 1, 1, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="control_split_U0">control_split, 1, 1, 12.500 ns, 12.500 ns, 1, 1, yes</column>
<column name="rbm_size_split_U0">rbm_size_split, 1, 1, 12.500 ns, 12.500 ns, 1, 1, yes(flp)</column>
<column name="double_buffer_U0">double_buffer, 2, 2, 25.000 ns, 25.000 ns, 1, 1, yes(flp)</column>
<column name="data_flow_control_U0">data_flow_control, 22, 22, 0.275 us, 0.275 us, 1, 1, yes(flp)</column>
<column name="weight_bias_memory_U0">weight_bias_memory, 2, 2, 25.000 ns, 25.000 ns, 1, 1, yes(flp)</column>
<column name="systolic_array_U0">systolic_array, 5, 5, 62.500 ns, 62.500 ns, 1, 1, yes(flp)</column>
<column name="sigmoid_U0">sigmoid, 6, 6, 75.000 ns, 75.000 ns, 1, 1, yes(flp)</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">21, -, 2385, 1821, -</column>
<column name="Instance">82, 67, 33236, 26497, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">36, 30, 33, 53, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_split_U0">control_split, 0, 0, 13, 64, 0</column>
<column name="data_flow_control_U0">data_flow_control, 0, 0, 18760, 6493, 0</column>
<column name="double_buffer_U0">double_buffer, 4, 0, 472, 725, 0</column>
<column name="rbm_size_split_U0">rbm_size_split, 0, 0, 31, 112, 0</column>
<column name="sigmoid_U0">sigmoid, 12, 3, 901, 941, 0</column>
<column name="systolic_array_U0">systolic_array, 0, 64, 11806, 17894, 0</column>
<column name="weight_bias_memory_U0">weight_bias_memory, 66, 0, 1253, 268, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="buffer_out_U">2, 163, 0, -, 1024, 21, 21504</column>
<column name="control_ch1_U">0, 99, 0, -, 128, 8, 1024</column>
<column name="control_ch2_U">0, 99, 0, -, 128, 8, 1024</column>
<column name="control_ch3_U">0, 99, 0, -, 128, 8, 1024</column>
<column name="stream_bias_col_index_U">1, 157, 0, -, 128, 10, 1280</column>
<column name="stream_bias_out_U">3, 157, 0, -, 128, 48, 6144</column>
<column name="stream_pe_valid_U">4, 157, 0, -, 128, 64, 8192</column>
<column name="stream_weight_out_U">0, 99, 0, -, 128, 1600, 204800</column>
<column name="stream_weight_row_index_U">0, 99, 0, -, 128, 640, 81920</column>
<column name="systolic_input_U">2, 157, 0, -, 128, 21, 2688</column>
<column name="systolic_out_U">3, 157, 0, -, 128, 49, 6272</column>
<column name="vector_in_len_ch1_U">1, 157, 0, -, 128, 12, 1536</column>
<column name="vector_in_len_ch2_U">1, 157, 0, -, 128, 12, 1536</column>
<column name="vector_in_len_ch3_U">1, 157, 0, -, 128, 12, 1536</column>
<column name="vector_out_len_ch1_U">1, 157, 0, -, 128, 12, 1536</column>
<column name="vector_out_len_ch2_U">1, 157, 0, -, 128, 12, 1536</column>
<column name="vector_out_len_ch3_U">1, 157, 0, -, 128, 12, 1536</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="control_split_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="stream_control_in_TDATA">in, 8, axis, stream_control_in, pointer</column>
<column name="stream_control_in_TVALID">in, 1, axis, stream_control_in, pointer</column>
<column name="stream_control_in_TREADY">out, 1, axis, stream_control_in, pointer</column>
<column name="stream_sigmoid_switch_TDATA">in, 8, axis, stream_sigmoid_switch, pointer</column>
<column name="stream_sigmoid_switch_TVALID">in, 1, axis, stream_sigmoid_switch, pointer</column>
<column name="stream_sigmoid_switch_TREADY">out, 1, axis, stream_sigmoid_switch, pointer</column>
<column name="vector_in_len_TDATA">in, 16, axis, vector_in_len, pointer</column>
<column name="vector_in_len_TVALID">in, 1, axis, vector_in_len, pointer</column>
<column name="vector_in_len_TREADY">out, 1, axis, vector_in_len, pointer</column>
<column name="vector_out_len_TDATA">in, 16, axis, vector_out_len, pointer</column>
<column name="vector_out_len_TVALID">in, 1, axis, vector_out_len, pointer</column>
<column name="vector_out_len_TREADY">out, 1, axis, vector_out_len, pointer</column>
<column name="stream_vector_in_TDATA">in, 32, axis, stream_vector_in, pointer</column>
<column name="stream_vector_in_TVALID">in, 1, axis, stream_vector_in, pointer</column>
<column name="stream_vector_in_TREADY">out, 1, axis, stream_vector_in, pointer</column>
<column name="stream_weight_in_TDATA">in, 32, axis, stream_weight_in, pointer</column>
<column name="stream_weight_in_TVALID">in, 1, axis, stream_weight_in, pointer</column>
<column name="stream_weight_in_TREADY">out, 1, axis, stream_weight_in, pointer</column>
<column name="stream_bias_in_TDATA">in, 48, axis, stream_bias_in, pointer</column>
<column name="stream_bias_in_TVALID">in, 1, axis, stream_bias_in, pointer</column>
<column name="stream_bias_in_TREADY">out, 1, axis, stream_bias_in, pointer</column>
<column name="stream_vector_out_TDATA">out, 128, axis, stream_vector_out, pointer</column>
<column name="stream_vector_out_TVALID">out, 1, axis, stream_vector_out, pointer</column>
<column name="stream_vector_out_TREADY">in, 1, axis, stream_vector_out, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, RBM, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, RBM, return value</column>
</table>
</item>
</section>
</profile>
