#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 14:05:04 2025
# Process ID         : 6768
# Current directory  : E:/lab_ini_2/project_ini_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5092 E:\lab_ini_2\project_ini_1\project_ini_1.xpr
# Log file           : E:/lab_ini_2/project_ini_1/vivado.log
# Journal file       : E:/lab_ini_2/project_ini_1\vivado.jou
# Running On         : vj5PC14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19042
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12600
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16853 MB
# Swap memory        : 1342 MB
# Total Virtual      : 18195 MB
# Available Virtual  : 14532 MB
#-----------------------------------------------------------
start_gui
open_project E:/lab_ini_2/project_ini_1/project_ini_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/lab_ini_2/project_ini_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1369.371 ; gain = 278.750
open_project E:/lab11/project_11/project_11.xpr
INFO: [Project 1-313] Project file moved from 'D:/lab11/project_11' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/lab11/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1453.223 ; gain = 59.305
update_compile_order -fileset sources_1
current_project project_ini_1
open_bd_design {E:/lab_ini_2/design_int_1/design_int_1.bd}
Reading block design file <E:/lab_ini_2/design_int_1/design_int_1.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Adding component instance block -- xilinx.com:module_ref:m74LS194:1.0 - m74LS194_0
Adding component instance block -- xilinx.com:module_ref:m74LS194:1.0 - m74LS194_1
Adding component instance block -- xilinx.com:module_ref:m74LS194:1.0 - m74LS194_2
Adding component instance block -- xilinx.com:module_ref:m74LS194:1.0 - m74LS194_3
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_1
Adding component instance block -- xilinx.com:module_ref:not1:1.0 - not1_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:or2:1.0 - or2_0
Adding component instance block -- xilinx.com:module_ref:or2:1.0 - or2_1
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_2
Adding component instance block -- xilinx.com:module_ref:m74LS194:1.0 - m74LS194_4
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_0
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_1
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_2
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_3
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_1
Adding component instance block -- xilinx.com:module_ref:adpt_in2:1.0 - adpt_in2_0
Adding component instance block -- xilinx.com:module_ref:decoder_5to25_single:1.0 - decoder_5to25_single_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_0
Adding component instance block -- xilinx.com:module_ref:dff:1.0 - dff_0
Adding component instance block -- xilinx.com:module_ref:not1:1.0 - not1_1
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:and8:1.0 - and8_0
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_0
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_0
Adding component instance block -- xilinx.com:module_ref:not1:1.0 - not1_0
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_0
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_1
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_0
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_2
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_3
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_1
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_2
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_4
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_5
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_6
Adding component instance block -- xilinx.com:module_ref:xor2:1.0 - xor2_7
Adding component instance block -- xilinx.com:module_ref:m7482:1.0 - m7482_3
Successfully read diagram <design_int_1> from block design file <E:/lab_ini_2/design_int_1/design_int_1.bd>
update_compile_order -fileset sources_1
current_project project_11
open_bd_design {E:/lab11/design_11/design_11.bd}
Reading block design file <E:/lab11/design_11/design_11.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:ram_dp0_256x8:1.0 - ram_dp0_256x8_0
Successfully read diagram <design_11> from block design file <E:/lab11/design_11/design_11.bd>
current_project project_ini_1
open_bd_design {E:/lab_ini_2/design_int_1/design_int_1.bd}
set_property location {6.5 2295 265} [get_bd_cells adpt_out_0]
current_project project_11
current_project project_ini_1
current_project project_11
close_project
open_project E:/lab12_/project_12_/project_12_.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1964.723 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/lab12_/design_12_2/design_12_2.bd}
Reading block design file <E:/lab12_/design_12_2/design_12_2.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:ram_dp1_1Kx4:1.0 - ram_dp1_1Kx4_0
Adding component instance block -- xilinx.com:module_ref:ram_dp1_1Kx4:1.0 - ram_dp1_1Kx4_1
Adding component instance block -- xilinx.com:module_ref:mux2_1_4bits:1.0 - mux2_1_4bits_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Successfully read diagram <design_12_2> from block design file <E:/lab12_/design_12_2/design_12_2.bd>
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_0
delete_bd_objs [get_bd_cells mux2_1_1bits_0]
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_0
create_bd_cell -type module -reference TRI TRI_0
delete_bd_objs [get_bd_cells TRI_0]
delete_bd_objs [get_bd_cells mux2_1_1bits_0]
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_0
connect_bd_net [get_bd_pins mux2_1_1bits_0/sel] [get_bd_pins adpt_in_0/addr_10]
delete_bd_objs [get_bd_nets adpt_in_0_wren]
connect_bd_net [get_bd_pins adpt_in_0/wren] [get_bd_pins mux2_1_1bits_0/data0]
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_1
connect_bd_net [get_bd_pins mux2_1_1bits_1/data1] [get_bd_pins adpt_in_0/wren]
connect_bd_net [get_bd_pins mux2_1_1bits_1/sel] [get_bd_pins adpt_in_0/addr_10]
connect_bd_net [get_bd_pins mux2_1_1bits_0/q] [get_bd_pins ram_dp1_1Kx4_0/wren]
connect_bd_net [get_bd_pins mux2_1_1bits_1/q] [get_bd_pins ram_dp1_1Kx4_1/wren]
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconstant:1.0 for the IP type xilinx.com:ip:xlconstant:1.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconstant:1.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins mux2_1_1bits_0/data1] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins mux2_1_1bits_1/data0] [get_bd_pins xlconstant_0/dout]
save_bd_design
Wrote  : <E:\lab12_\design_12_2\design_12_2.bd> 
Wrote  : <E:/lab12_/design_12_2/ui/bd_3ea93ff5.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file E:/lab12_/synth_1/design_12_2_wrapper.dcp to E:/lab12_/project_12_/project_12_.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/adpt_out_0/digit1

Wrote  : <E:\lab12_\design_12_2\design_12_2.bd> 
Verilog Output written to : E:/lab12_/design_12_2/synth/design_12_2.v
Verilog Output written to : E:/lab12_/design_12_2/sim/design_12_2.v
Verilog Output written to : E:/lab12_/design_12_2/hdl/design_12_2_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux2_1_1bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux2_1_1bits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file E:/lab12_/design_12_2/hw_handoff/design_12_2.hwh
Generated Hardware Definition File E:/lab12_/design_12_2/synth/design_12_2.hwdef
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
ERROR: [Common 17-180] Spawn failed: No error
[Tue May  6 14:46:31 2025] Launched design_12_2_mux2_1_1bits_1_0_synth_1, design_12_2_mux2_1_1bits_0_2_synth_1, synth_1...
Run output will be captured here:
design_12_2_mux2_1_1bits_1_0_synth_1: E:/lab12_/design_12_2_mux2_1_1bits_1_0_synth_1/runme.log
design_12_2_mux2_1_1bits_0_2_synth_1: E:/lab12_/design_12_2_mux2_1_1bits_0_2_synth_1/runme.log
synth_1: E:/lab12_/synth_1/runme.log
[Tue May  6 14:46:31 2025] Launched impl_1...
Run output will be captured here: E:/lab12_/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.723 ; gain = 0.000
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.261 . Memory (MB): peak = 2135.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2248.625 ; gain = 3.758
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2863.148 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2863.148 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 2863.148 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2863.148 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2863.547 ; gain = 0.398
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 2863.547 ; gain = 0.398
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.393 . Memory (MB): peak = 2863.547 ; gain = 0.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2863.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3236.012 ; gain = 1271.289
INFO: [Common 17-344] 'open_run' was cancelled
current_project project_ini_1
close_project
open_project E:/lab_ini_1/project_ini_1/project_ini_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 3349.258 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12_\design_12_2\synth\design_12_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab12\exp12_source.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
current_project project_12_
open_bd_design {E:/lab12_/design_12_2/design_12_2.bd}
current_project project_ini_1
close_project
close_project
open_project E:/lab13/project_13/project_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 4003.031 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/lab13/design_13/design_13.bd}
Reading block design file <E:/lab13/design_13/design_13.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_0
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_1
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Adding component instance block -- xilinx.com:module_ref:UIR:1.0 - UIR_0
Adding component instance block -- xilinx.com:module_ref:addr_adpt:1.0 - addr_adpt_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:rom2_256x24:1.0 - rom2_256x24_0
Successfully read diagram <design_13> from block design file <E:/lab13/design_13/design_13.bd>
connect_bd_net [get_bd_pins adpt_out_0/addr_pc] [get_bd_pins addr_adpt_0/addr_pc]
save_bd_design
Wrote  : <E:\lab13\design_13\design_13.bd> 
Wrote  : <E:/lab13/design_13/ui/bd_a9e64263.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file E:/lab13/synth_1/design_13_wrapper.dcp to E:/lab13/project_13/project_13.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
Wrote  : <E:\lab13\design_13\design_13.bd> 
Verilog Output written to : E:/lab13/design_13/synth/design_13.v
Verilog Output written to : E:/lab13/design_13/sim/design_13.v
Verilog Output written to : E:/lab13/design_13/hdl/design_13_wrapper.v
Exporting to file E:/lab13/design_13/hw_handoff/design_13.hwh
Generated Hardware Definition File E:/lab13/design_13/synth/design_13.hwdef
[Tue May  6 15:27:11 2025] Launched synth_1...
Run output will be captured here: E:/lab13/synth_1/runme.log
[Tue May  6 15:27:11 2025] Launched impl_1...
Run output will be captured here: E:/lab13/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4003.031 ; gain = 0.000
close_project
open_project E:/lab14/project_14/project_14.xpr
INFO: [Project 1-313] Project file moved from 'D:/lab14/project_14' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 4003.031 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/lab14/design_14/design_14.bd}
Reading block design file <E:/lab14/design_14/design_14.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:rom2_256x24:1.0 - rom2_256x24_0
Adding component instance block -- xilinx.com:module_ref:UIR:1.0 - UIR_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_0
Adding component instance block -- xilinx.com:module_ref:not1:1.0 - not1_0
Adding component instance block -- xilinx.com:module_ref:shifter:1.0 - shifter_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_0
Adding component instance block -- xilinx.com:module_ref:adder4:1.0 - adder4_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_2
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_1
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_0
Adding component instance block -- xilinx.com:module_ref:addr_adpt:1.0 - addr_adpt_0
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_1
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_2
Successfully read diagram <design_14> from block design file <E:/lab14/design_14/design_14.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  6 15:47:52 2025...
