Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 14:26:17 2023
| Host         : MATTHEWRAGHFB43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.616        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.616        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.923ns (27.059%)  route 2.488ns (72.941%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.635     5.238    clk_50MHz_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.704     6.398    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.494 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.784     8.278    sm_clk_BUFG
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.649 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.649    cnt_reg[20]_i_1_n_7
    SLICE_X49Y97         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.514    14.937    clk_50MHz_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.301    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.062    15.264    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    cnt_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.522 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.522    cnt_reg[16]_i_1_n_6
    SLICE_X49Y96         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    cnt_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.501 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.501    cnt_reg[16]_i_1_n_4
    SLICE_X49Y96         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    cnt_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.427 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.427    cnt_reg[16]_i_1_n_5
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    cnt_reg[12]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.411 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.411    cnt_reg[16]_i_1_n_7
    SLICE_X49Y96         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.408 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.408    cnt_reg[12]_i_1_n_6
    SLICE_X49Y95         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.387 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.387    cnt_reg[12]_i_1_n_4
    SLICE_X49Y95         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.313 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.313    cnt_reg[12]_i_1_n_5
    SLICE_X49Y95         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    cnt_reg[8]_i_1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.297 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.297    cnt_reg[12]_i_1_n_7
    SLICE_X49Y95         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.944ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    cnt_reg_n_0_[1]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    cnt_reg[0]_i_1_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    cnt_reg[4]_i_1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.294 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.294    cnt_reg[8]_i_1_n_6
    SLICE_X49Y94         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    clk_50MHz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y94         FDRE (Setup_fdre_C_D)        0.062    15.238    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.735    cnt_reg_n_0_[11]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    cnt_reg[8]_i_1_n_4
    SLICE_X49Y94         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    cnt_reg_n_0_[3]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    cnt_reg[0]_i_1_n_4
    SLICE_X49Y92         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.735    cnt_reg_n_0_[7]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    cnt_reg[4]_i_1_n_4
    SLICE_X49Y93         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.732    cnt_reg_n_0_[12]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[12]_i_1_n_7
    SLICE_X49Y95         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.732    cnt_reg_n_0_[16]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[16]_i_1_n_7
    SLICE_X49Y96         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.732    cnt_reg_n_0_[4]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[4]_i_1_n_7
    SLICE_X49Y93         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.732    cnt_reg_n_0_[8]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[8]_i_1_n_7
    SLICE_X49Y94         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.736    cnt_reg_n_0_[10]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[8]_i_1_n_5
    SLICE_X49Y94         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.109     1.736    cnt_reg_n_0_[14]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    cnt_reg[12]_i_1_n_5
    SLICE_X49Y95         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.837     2.002    clk_50MHz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.735    cnt_reg_n_0_[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    cnt_reg[0]_i_1_n_5
    SLICE_X49Y92         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    clk_50MHz_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105     1.589    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y92    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y94    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y92    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y94    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/CV2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.088ns  (logic 5.181ns (36.775%)  route 8.907ns (63.225%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV2_reg[3]/Q
                         net (fo=6, routed)           1.174     1.692    kp1/p_9_in
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150     1.842 r  kp1/SEG7_seg_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.815     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.328     2.985 f  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=8, routed)           1.002     3.987    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.111 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     5.067    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821     6.011    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152     6.163 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.140    10.303    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.088 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.088    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.824ns  (logic 4.923ns (35.616%)  route 8.900ns (64.384%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV2_reg[3]/Q
                         net (fo=6, routed)           1.174     1.692    kp1/p_9_in
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150     1.842 r  kp1/SEG7_seg_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.815     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.328     2.985 f  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=8, routed)           1.002     3.987    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.111 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     5.067    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.666     5.857    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.124     5.981 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.287    10.268    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.824 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.824    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.528ns  (logic 4.929ns (36.434%)  route 8.599ns (63.566%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV2_reg[3]/Q
                         net (fo=6, routed)           1.174     1.692    kp1/p_9_in
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150     1.842 r  kp1/SEG7_seg_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.815     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.328     2.985 f  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=8, routed)           1.002     3.987    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.111 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     5.067    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.818     6.009    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.133 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.834     9.967    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.528 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.528    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.251ns  (logic 4.902ns (36.989%)  route 8.350ns (63.011%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV2_reg[3]/Q
                         net (fo=6, routed)           1.174     1.692    kp1/p_9_in
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150     1.842 f  kp1/SEG7_seg_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.815     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.328     2.985 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=8, routed)           1.002     3.987    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.111 f  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     5.067    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.191 f  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821     6.011    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.135 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.582     9.718    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.251 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.251    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.102ns  (logic 4.918ns (37.537%)  route 8.184ns (62.463%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV2_reg[3]/Q
                         net (fo=6, routed)           1.174     1.692    kp1/p_9_in
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150     1.842 f  kp1/SEG7_seg_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.815     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.328     2.985 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=8, routed)           1.113     4.098    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.222 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.614     4.836    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I5_O)        0.124     4.960 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.025     5.985    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.124     6.109 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.443     9.552    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.102 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.102    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.024ns  (logic 5.135ns (39.429%)  route 7.889ns (60.571%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kp1/CV2_reg[3]/Q
                         net (fo=6, routed)           1.174     1.692    kp1/p_9_in
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150     1.842 r  kp1/SEG7_seg_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.815     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.328     2.985 f  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=8, routed)           1.002     3.987    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.111 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     5.067    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.191 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.818     6.009    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.152     6.161 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.124     9.285    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.024 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.024    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.958ns  (logic 5.094ns (39.311%)  route 7.864ns (60.689%))
  Logic Levels:           7  (FDRE=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE                         0.000     0.000 r  kp1/CV2_reg[3]/C
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/CV2_reg[3]/Q
                         net (fo=6, routed)           1.174     1.692    kp1/p_9_in
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150     1.842 f  kp1/SEG7_seg_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.815     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_26_n_0
    SLICE_X53Y95         LUT6 (Prop_lut6_I4_O)        0.328     2.985 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=8, routed)           1.113     4.098    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I2_O)        0.124     4.222 f  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.614     4.836    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I5_O)        0.124     4.960 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.025     5.985    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.154     6.139 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.124     9.262    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    12.958 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.958    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.690ns  (logic 4.437ns (51.060%)  route 4.253ns (48.940%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           1.165     1.683    kp1/CV3
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.150     1.833 r  kp1/KB_col_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.087     4.921    KB_col_OBUF[4]
    C17                  OBUF (Prop_obuf_I_O)         3.769     8.690 r  KB_col_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.690    KB_col[4]
    C17                                                               r  KB_col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 4.163ns (48.597%)  route 4.403ns (51.403%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           1.165     1.683    kp1/CV3
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.124     1.807 r  kp1/KB_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.238     5.045    KB_col_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.521     8.566 r  KB_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.566    KB_col[1]
    G17                                                               r  KB_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 4.447ns (52.049%)  route 4.097ns (47.951%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           1.028     1.546    kp1/CV4
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.150     1.696 r  kp1/KB_col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.069     4.765    KB_col_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.779     8.544 r  KB_col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.544    KB_col[3]
    D18                                                               r  KB_col[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.280    kp1/CV4
    SLICE_X51Y96         FDRE                                         r  kp1/CV4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.280    kp1/CV4
    SLICE_X51Y96         FDRE                                         r  kp1/CV4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.280    kp1/CV4
    SLICE_X51Y96         FDRE                                         r  kp1/CV4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.116     0.280    kp1/CV4
    SLICE_X51Y96         FDRE                                         r  kp1/CV4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.259%)  route 0.133ns (41.741%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  acc_reg[1]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  acc_reg[1]/Q
                         net (fo=4, routed)           0.133     0.274    acc[1]
    SLICE_X53Y95         LUT4 (Prop_lut4_I0_O)        0.045     0.319 r  acc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    nx_acc[5]
    SLICE_X53Y95         FDCE                                         r  acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.156     0.320    kp1/CV3
    SLICE_X51Y95         FDRE                                         r  kp1/CV3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.156     0.320    kp1/CV3
    SLICE_X51Y95         FDRE                                         r  kp1/CV3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.156     0.320    kp1/CV3
    SLICE_X51Y95         FDRE                                         r  kp1/CV3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.196%)  route 0.156ns (48.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.156     0.320    kp1/CV3
    SLICE_X51Y95         FDRE                                         r  kp1/CV3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            acc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.270%)  route 0.145ns (43.730%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE                         0.000     0.000 r  acc_reg[9]/C
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  acc_reg[9]/Q
                         net (fo=4, routed)           0.145     0.286    acc[9]
    SLICE_X55Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.331 r  acc[13]_i_1/O
                         net (fo=1, routed)           0.000     0.331    nx_acc[13]
    SLICE_X55Y98         FDCE                                         r  acc_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.921ns  (logic 5.001ns (38.704%)  route 7.920ns (61.296%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.894     6.587    kp1/dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.152     6.739 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=4, routed)           1.110     7.849    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.181 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     9.136    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821    10.081    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.152    10.233 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.140    14.373    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    18.158 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.158    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.656ns  (logic 4.743ns (37.479%)  route 7.913ns (62.521%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.894     6.587    kp1/dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.152     6.739 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=4, routed)           1.110     7.849    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.181 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     9.136    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.666     9.926    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.124    10.050 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.287    14.338    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.893 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.893    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.361ns  (logic 4.749ns (38.418%)  route 7.612ns (61.582%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.894     6.587    kp1/dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.152     6.739 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=4, routed)           1.110     7.849    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.181 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     9.136    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.818    10.078    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.124    10.202 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.834    14.037    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.597 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.597    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.084ns  (logic 4.722ns (39.072%)  route 7.363ns (60.928%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 f  cnt_reg[18]/Q
                         net (fo=10, routed)          0.894     6.587    kp1/dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.152     6.739 f  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=4, routed)           1.110     7.849    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.181 f  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     9.136    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.260 f  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.821    10.081    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.124    10.205 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.582    13.787    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    17.321 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.321    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 4.955ns (41.792%)  route 6.902ns (58.208%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.894     6.587    kp1/dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.152     6.739 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=4, routed)           1.110     7.849    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.181 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     9.136    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.818    10.078    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.152    10.230 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.124    13.354    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    17.094 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.094    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.814ns  (logic 4.738ns (40.107%)  route 7.076ns (59.893%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.894     6.587    kp1/dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.152     6.739 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=4, routed)           1.110     7.849    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.181 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     9.136    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.673     9.933    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.124    10.057 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.443    13.501    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.051 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.051    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 4.913ns (42.104%)  route 6.756ns (57.896%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.894     6.587    kp1/dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.152     6.739 r  kp1/SEG7_seg_OBUF[6]_inst_i_25/O
                         net (fo=4, routed)           1.110     7.849    kp1/SEG7_seg_OBUF[6]_inst_i_25_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.332     8.181 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.955     9.136    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124     9.260 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.673     9.933    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.153    10.086 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.124    13.210    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    16.906 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.906    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 4.154ns (45.474%)  route 4.981ns (54.526%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 f  cnt_reg[18]/Q
                         net (fo=10, routed)          0.892     6.584    dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.708 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.090    10.798    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.372 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.372    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.474ns  (logic 4.365ns (51.511%)  route 4.109ns (48.489%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 f  cnt_reg[17]/Q
                         net (fo=7, routed)           1.027     6.719    dig[0]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.154     6.873 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.082     9.956    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.755    13.711 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.711    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.117ns  (logic 4.346ns (53.539%)  route 3.771ns (46.461%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.634     5.237    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.892     6.584    dig[1]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.736 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.879     9.616    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.353 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.353    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.422ns (57.815%)  route 1.038ns (42.185%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  cnt_reg[17]/Q
                         net (fo=7, routed)           0.160     1.787    kp1/dig[0]
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  kp1/SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=5, routed)           0.878     2.709    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.946 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.946    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.485ns (58.520%)  route 1.053ns (41.480%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[17]/Q
                         net (fo=7, routed)           0.169     1.796    dig[0]
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.046     1.842 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.883     2.725    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.024 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.024    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.510ns (57.838%)  route 1.101ns (42.162%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[19]/Q
                         net (fo=7, routed)           0.133     1.759    dig[2]
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.051     1.810 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.967     2.778    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.318     4.096 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.096    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.487ns (47.428%)  route 1.649ns (52.572%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.383     2.010    kp1/dig[1]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.045     2.055 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.239     2.293    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.042     2.335 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.027     3.362    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.259     4.621 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.621    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.461ns (46.509%)  route 1.680ns (53.491%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[17]/Q
                         net (fo=7, routed)           0.169     1.796    dig[0]
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.511     3.351    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.626 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.626    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.202ns  (logic 1.532ns (47.856%)  route 1.669ns (52.144%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.340     1.966    kp1/dig[1]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.011 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.299     2.310    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.046     2.356 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.031     3.387    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     4.687 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.687    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.212ns  (logic 1.482ns (46.131%)  route 1.731ns (53.869%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.383     2.010    kp1/dig[1]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.045     2.055 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.239     2.293    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.045     2.338 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.108     3.447    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.698 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.698    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.465ns (43.707%)  route 1.887ns (56.293%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.340     1.966    kp1/dig[1]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.011 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.289     2.300    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.045     2.345 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.258     3.604    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.838 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.838    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.500ns  (logic 1.492ns (42.639%)  route 2.008ns (57.361%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.340     1.966    kp1/dig[1]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.011 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.299     2.310    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.045     2.355 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.369     3.724    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.985 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.985    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.605ns  (logic 1.487ns (41.249%)  route 2.118ns (58.751%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    clk_50MHz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  cnt_reg[18]/Q
                         net (fo=10, routed)          0.340     1.966    kp1/dig[1]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.011 f  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.212     2.223    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.045     2.268 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.566     3.834    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     5.090 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.090    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





