// Seed: 1547005320
module module_0 #(
    parameter id_3 = 32'd19
) (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_1 = 0;
  output supply0 id_1;
  assign id_1 = -1'b0;
  integer _id_3;
  ;
  assign id_1 = 1;
  wire id_4;
  wire [id_3 : -1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd61
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  output wire id_2;
  input wire _id_1;
  logic [-1 : id_1] id_4, id_5, id_6, id_7;
  assign id_7[1'b0] = -1;
endmodule
