#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Feb 18 17:34:00 2018
# Process ID: 8199
# Current directory: /home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/system_wrapper.vdi
# Journal file: /home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_1/system_axi_bram_ctrl_0_bram_1.dcp' for cell 'system_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1.dcp' for cell 'system_i/rst_ps7_0_140M'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/switches'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.214260 which will be rounded to 0.214 to ensure it is an integer multiple of 1 picosecond [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1_board.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1_board.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/sources_1/bd/system/ip/system_rst_ps7_0_140M_1/system_rst_ps7_0_140M_1.xdc] for cell 'system_i/rst_ps7_0_140M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/constrs_1/imports/Lab 1 sources-20180207/lab1_zybo.xdc]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.srcs/constrs_1/imports/Lab 1 sources-20180207/lab1_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1488.301 ; gain = 368.141 ; free physical = 994 ; free virtual = 3967
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1540.309 ; gain = 52.008 ; free physical = 987 ; free virtual = 3960
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 101 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d0087730

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1990.801 ; gain = 0.000 ; free physical = 623 ; free virtual = 3596
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 79 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c95339d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1990.801 ; gain = 0.000 ; free physical = 619 ; free virtual = 3592
INFO: [Opt 31-389] Phase Constant propagation created 38 cells and removed 194 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 145baa414

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.801 ; gain = 0.000 ; free physical = 619 ; free virtual = 3593
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 787 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 145baa414

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.801 ; gain = 0.000 ; free physical = 619 ; free virtual = 3593
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 145baa414

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.801 ; gain = 0.000 ; free physical = 619 ; free virtual = 3593
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1990.801 ; gain = 0.000 ; free physical = 619 ; free virtual = 3593
Ending Logic Optimization Task | Checksum: 145baa414

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.801 ; gain = 0.000 ; free physical = 619 ; free virtual = 3593

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 181dbf62e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 606 ; free virtual = 3580
Ending Power Optimization Task | Checksum: 181dbf62e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.863 ; gain = 223.062 ; free physical = 613 ; free virtual = 3586
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.863 ; gain = 725.562 ; free physical = 613 ; free virtual = 3586
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 610 ; free virtual = 3586
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 599 ; free virtual = 3575
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d805ab4f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 599 ; free virtual = 3575
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 607 ; free virtual = 3583

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e19a4c22

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 596 ; free virtual = 3576

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14647bba1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 583 ; free virtual = 3565

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14647bba1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 583 ; free virtual = 3565
Phase 1 Placer Initialization | Checksum: 14647bba1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 583 ; free virtual = 3565

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e5124e23

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 567 ; free virtual = 3549

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e5124e23

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 567 ; free virtual = 3549

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22fd99cb0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3549

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f1ecf22

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3550

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14f1ecf22

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3550

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a1c42074

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3549

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14f1f7887

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 569 ; free virtual = 3553

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18e7875d7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 569 ; free virtual = 3553

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18e7875d7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 569 ; free virtual = 3553
Phase 3 Detail Placement | Checksum: 18e7875d7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 569 ; free virtual = 3553

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25ae35a06

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25ae35a06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 565 ; free virtual = 3550
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.875. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2256041b6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 565 ; free virtual = 3550
Phase 4.1 Post Commit Optimization | Checksum: 2256041b6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 565 ; free virtual = 3550

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2256041b6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3551

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2256041b6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3551

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 219bfe157

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3551
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 219bfe157

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 566 ; free virtual = 3551
Ending Placer Task | Checksum: 15a1ff80c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 570 ; free virtual = 3555
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 570 ; free virtual = 3555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 559 ; free virtual = 3552
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 563 ; free virtual = 3550
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 570 ; free virtual = 3557
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 570 ; free virtual = 3557
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 907930b3 ConstDB: 0 ShapeSum: c9a6c759 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17fc9fdd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 499 ; free virtual = 3469

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17fc9fdd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 499 ; free virtual = 3469

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17fc9fdd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 485 ; free virtual = 3455

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17fc9fdd3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 485 ; free virtual = 3455
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c41d43c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 472 ; free virtual = 3443
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.976  | TNS=0.000  | WHS=-0.352 | THS=-181.474|

Phase 2 Router Initialization | Checksum: a437ff11

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 472 ; free virtual = 3443

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19062f151

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 477 ; free virtual = 3445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.539  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1263fe9c1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 476 ; free virtual = 3445

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.642  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e97b8599

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447
Phase 4 Rip-up And Reroute | Checksum: 1e97b8599

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e97b8599

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e97b8599

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447
Phase 5 Delay and Skew Optimization | Checksum: 1e97b8599

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21a1bf8d8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.757  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 180bda911

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447
Phase 6 Post Hold Fix | Checksum: 180bda911

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.27041 %
  Global Horizontal Routing Utilization  = 3.14453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dce6c970

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 478 ; free virtual = 3447

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dce6c970

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 477 ; free virtual = 3446

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12db8ed86

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 477 ; free virtual = 3446

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.757  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12db8ed86

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 477 ; free virtual = 3446
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 494 ; free virtual = 3462

Routing Is Done.
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 494 ; free virtual = 3462
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2213.863 ; gain = 0.000 ; free physical = 482 ; free virtual = 3462
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/demian/UPM/ISPR/Labs/lab3_n/lab3_n.runs/impl_4/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 17:36:10 2018...
