
*** Running vivado
    with args -log register_file.vds -m64 -mode batch -messageDb vivado.pb -notrace -source register_file.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source register_file.tcl -notrace
Command: synth_design -top register_file -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6612 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.809 ; gain = 76.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'register_file' [D:/proyecto_integrador/rtl_projects/register_file/register_file.srcs/sources_1/new/register_file.v:3]
	Parameter EXP_INFO_RAM bound to: 15 - type: integer 
	Parameter NB_INFO_RAM_DATA bound to: 8 - type: integer 
	Parameter EXP_RAM bound to: 15 - type: integer 
	Parameter NB_RAM_DATA bound to: 32 - type: integer 
	Parameter EXP_BAUD bound to: 3 - type: integer 
	Parameter EXP_OS bound to: 2 - type: integer 
	Parameter NB_OUT bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 32768 - type: integer 
	Parameter NB_MICRO_IN bound to: 32 - type: integer 
	Parameter NB_MICRO_COMMAND bound to: 8 - type: integer 
	Parameter NB_MICRO_ADDR bound to: 15 - type: integer 
	Parameter NB_MICRO_DATA bound to: 8 - type: integer 
	Parameter NB_CONTROL_SIGNALS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'addr_counter' [D:/proyecto_integrador/rtl_projects/register_file/addr_counter.v:3]
	Parameter EXP_BAUD bound to: 3 - type: integer 
	Parameter EXP_OS bound to: 2 - type: integer 
	Parameter EXP_RAM bound to: 15 - type: integer 
	Parameter NB_MICRO_COMMAND bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 32768 - type: integer 
	Parameter OS bound to: 4 - type: integer 
	Parameter N_BAUD bound to: 8 - type: integer 
	Parameter N_COEF bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addr_counter' (1#1) [D:/proyecto_integrador/rtl_projects/register_file/addr_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'block_ram' [D:/proyecto_integrador/rtl_projects/register_file/block_ram.v:3]
	Parameter RAM_EXP bound to: 15 - type: integer 
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
	Parameter RAM_DEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'block_ram' (2#1) [D:/proyecto_integrador/rtl_projects/register_file/block_ram.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/proyecto_integrador/rtl_projects/register_file/register_file.srcs/sources_1/new/register_file.v:126]
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [D:/proyecto_integrador/rtl_projects/register_file/register_file.srcs/sources_1/new/register_file.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 380.723 ; gain = 174.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 380.723 ; gain = 174.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 380.723 ; gain = 174.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "ram_addr_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_addr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_read_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_out_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_out_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "info_ram_addr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "info_ram_enb_w_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 380.723 ; gain = 174.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	  21 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	  21 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  21 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	  21 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 2     
Module addr_counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module block_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	            1024K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 418.699 ; gain = 212.645
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "control_signals_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 419.141 ; gain = 213.086
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 419.141 ; gain = 213.086

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 32 RAM instances of RAM u_block_ram/ram_0_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|block_ram   | ram_0_reg  | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 454.184 ; gain = 248.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 454.184 ; gain = 248.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT1     |    16|
|4     |LUT2     |     7|
|5     |LUT3     |    34|
|6     |LUT4     |    18|
|7     |LUT5     |     9|
|8     |LUT6     |    38|
|9     |RAMB36E1 |    32|
|10    |FDRE     |   107|
|11    |FDSE     |     3|
|12    |IBUF     |    74|
|13    |OBUF     |    59|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   402|
|2     |  addr_counter |addr_counter |    85|
|3     |  u_block_ram  |block_ram    |    32|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 454.184 ; gain = 248.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 454.184 ; gain = 248.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 531.883 ; gain = 325.828
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 531.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 21:39:18 2017...
