\doxysection{CRS\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_s___type_def}\index{CRS\_TypeDef@{CRS\_TypeDef}}


Clock Recovery System.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CFGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Clock Recovery System. 

Definition at line \textbf{ 333} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{CFGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CFGR}

CRS configuration register, Address offset\+: 0x04 

Definition at line \textbf{ 336} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

CRS ccontrol register, Address offset\+: 0x00 

Definition at line \textbf{ 335} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{ICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICR}

CRS interrupt flag clear register, Address offset\+: 0x0C 

Definition at line \textbf{ 338} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{CRS\_TypeDef@{CRS\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!CRS\_TypeDef@{CRS\_TypeDef}}
\doxysubsubsection{ISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISR}

CRS interrupt and status register, Address offset\+: 0x08 

Definition at line \textbf{ 337} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
