{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1386360895175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1386360895178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 15:14:54 2013 " "Processing started: Fri Dec  6 15:14:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1386360895178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1386360895178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1386360895179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1386360895806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_io " "Found entity 1: controller_io" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360895974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "joy_controller.sv(198) " "Verilog HDL information at joy_controller.sv(198): always construct contains both blocking and non-blocking assignments" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386360895976 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "joy_controller.sv(253) " "Verilog HDL information at joy_controller.sv(253): always construct contains both blocking and non-blocking assignments" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386360895976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/joy_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/hw_reg_modules/joy_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 joy_controller " "Found entity 1: joy_controller" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360895977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_a2_altpll_0_dffpipe_l2c " "Found entity 1: qsys_sdram_a2_altpll_0_dffpipe_l2c" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895982 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_a2_altpll_0_stdsync_sv6 " "Found entity 2: qsys_sdram_a2_altpll_0_stdsync_sv6" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895982 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_sdram_a2_altpll_0_altpll_l942 " "Found entity 3: qsys_sdram_a2_altpll_0_altpll_l942" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895982 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_sdram_a2_altpll_0 " "Found entity 4: qsys_sdram_a2_altpll_0" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360895982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/mem_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/mem_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_controller " "Found entity 1: mem_controller" {  } { { "memory/mem_controller.sv" "" { Text "/work/system/memory/mem_controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360895987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gte/lpm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file gte/lpm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_div " "Found entity 1: lpm_div" {  } { { "gte/lpm_div.v" "" { Text "/work/system/gte/lpm_div.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360895988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RGB rgb gte_defines.sv(140) " "Verilog HDL Declaration information at gte_defines.sv(140): object \"RGB\" differs only in case from object \"rgb\" in the same scope" {  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1386360895989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gte/gte_defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file gte/gte_defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360895990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gte.sv(410) " "Verilog HDL information at gte.sv(410): always construct contains both blocking and non-blocking assignments" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 410 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386360895997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gte/gte.sv 4 4 " "Found 4 design units, including 4 entities, in source file gte/gte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gte_fsm " "Found entity 1: gte_fsm" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895999 ""} { "Info" "ISGN_ENTITY_NAME" "2 gte " "Found entity 2: gte" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895999 ""} { "Info" "ISGN_ENTITY_NAME" "3 gte_decode " "Found entity 3: gte_decode" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895999 ""} { "Info" "ISGN_ENTITY_NAME" "4 up_counter " "Found entity 4: up_counter" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 2010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360895999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360895999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/vram_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/vram_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vram_control " "Found entity 1: vram_control" {  } { { "gpu_test/vram_control.sv" "" { Text "/work/system/gpu_test/vram_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "gpu_test/vga.sv" "" { Text "/work/system/gpu_test/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/triangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/triangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_fill " "Found entity 1: triangle_fill" {  } { { "gpu_test/triangle.sv" "" { Text "/work/system/gpu_test/triangle.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/row_hold.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/row_hold.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_hold " "Found entity 1: row_hold" {  } { { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/pll_psx.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/pll_psx.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_psx " "Found entity 1: pll_psx" {  } { { "gpu_test/pll_psx.v" "" { Text "/work/system/gpu_test/pll_psx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/line.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_finder " "Found entity 1: line_finder" {  } { { "gpu_test/line.sv" "" { Text "/work/system/gpu_test/line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896023 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux gpu_test/Library.sv " "Entity \"mux\" obtained from \"gpu_test/Library.sv\" instead of from Quartus II megafunction library" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 23 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1386360896027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/Library.sv 14 14 " "Found 14 design units, including 14 entities, in source file gpu_test/Library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2to1 " "Found entity 4: mux2to1" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Found entity 5: decoder" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "6 priority_encoder " "Found entity 6: priority_encoder" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "7 register " "Found entity 7: register" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "9 count_by_2 " "Found entity 9: count_by_2" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "10 simple_counter " "Found entity 10: simple_counter" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "11 shift_register " "Found entity 11: shift_register" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "12 range_check " "Found entity 12: range_check" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "13 offset_check " "Found entity 13: offset_check" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""} { "Info" "ISGN_ENTITY_NAME" "14 game_clock_generator " "Found entity 14: game_clock_generator" {  } { { "gpu_test/Library.sv" "" { Text "/work/system/gpu_test/Library.sv" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/interp.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/interp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interp " "Found entity 1: interp" {  } { { "gpu_test/interp.sv" "" { Text "/work/system/gpu_test/interp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "gpu_test/inst_rom.v" "" { Text "/work/system/gpu_test/inst_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/gpu_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/gpu_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_16x32 " "Found entity 1: fifo_16x32" {  } { { "gpu_test/fifo.sv" "" { Text "/work/system/gpu_test/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 display_out.sv(109) " "Verilog HDL Expression warning at display_out.sv(109): truncated literal to match 10 bits" {  } { { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1386360896043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu_test/display_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpu_test/display_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_out " "Found entity 1: display_out" {  } { { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896044 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_top.sv(83) " "Verilog HDL warning at system_top.sv(83): extended using \"x\" or \"z\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1386360896045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_a2_sdram_0_input_efifo_module " "Found entity 1: qsys_sdram_a2_sdram_0_input_efifo_module" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896049 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_a2_sdram_0 " "Found entity 2: qsys_sdram_a2_sdram_0" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/SDRAM/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "memory/SDRAM/submodules/altera_reset_synchronizer.v" "" { Text "/work/system/memory/SDRAM/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/SDRAM/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/SDRAM/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "memory/SDRAM/submodules/altera_reset_controller.v" "" { Text "/work/system/memory/SDRAM/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_1k/blockram_1k.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_1k/blockram_1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_1k " "Found entity 1: blockram_1k" {  } { { "memory/blockram/blockram_1k/blockram_1k.v" "" { Text "/work/system/memory/blockram/blockram_1k/blockram_1k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram " "Found entity 1: blockram" {  } { { "memory/blockram/blockram.sv" "" { Text "/work/system/memory/blockram/blockram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/pll/pll_50_100_133.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/pll/pll_50_100_133.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_100_133 " "Found entity 1: pll_50_100_133" {  } { { "memory/blockram/pll/pll_50_100_133.v" "" { Text "/work/system/memory/blockram/pll/pll_50_100_133.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_9.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_9 " "Found entity 1: blockram_16k_9" {  } { { "memory/blockram/blockram_16k/blockram_16k_9.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_9.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_8.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_8 " "Found entity 1: blockram_16k_8" {  } { { "memory/blockram/blockram_16k/blockram_16k_8.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_7.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_7 " "Found entity 1: blockram_16k_7" {  } { { "memory/blockram/blockram_16k/blockram_16k_7.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_6.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_6 " "Found entity 1: blockram_16k_6" {  } { { "memory/blockram/blockram_16k/blockram_16k_6.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_5.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_5 " "Found entity 1: blockram_16k_5" {  } { { "memory/blockram/blockram_16k/blockram_16k_5.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_4.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_4 " "Found entity 1: blockram_16k_4" {  } { { "memory/blockram/blockram_16k/blockram_16k_4.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_3.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_3 " "Found entity 1: blockram_16k_3" {  } { { "memory/blockram/blockram_16k/blockram_16k_3.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_2.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_2 " "Found entity 1: blockram_16k_2" {  } { { "memory/blockram/blockram_16k/blockram_16k_2.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_1.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_1 " "Found entity 1: blockram_16k_1" {  } { { "memory/blockram/blockram_16k/blockram_16k_1.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_16k/blockram_16k_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_16k/blockram_16k_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_16k_0 " "Found entity 1: blockram_16k_0" {  } { { "memory/blockram/blockram_16k/blockram_16k_0.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/blockram/blockram_256k/blockram_256k.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/blockram/blockram_256k/blockram_256k.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_256k " "Found entity 1: blockram_256k" {  } { { "memory/blockram/blockram_256k/blockram_256k.v" "" { Text "/work/system/memory/blockram/blockram_256k/blockram_256k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/timers.sv 3 3 " "Found 3 design units, including 3 entities, in source file memory/hw_reg_modules/timers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer0 " "Found entity 1: timer0" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896078 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer2 " "Found entity 2: timer2" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896078 ""} { "Info" "ISGN_ENTITY_NAME" "3 psx_timers " "Found entity 3: psx_timers" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/interrupts.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/hw_reg_modules/interrupts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 psx_interrupts " "Found entity 1: psx_interrupts" {  } { { "memory/hw_reg_modules/interrupts.sv" "" { Text "/work/system/memory/hw_reg_modules/interrupts.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/hw_reg_modules/dma.sv 3 3 " "Found 3 design units, including 3 entities, in source file memory/hw_reg_modules/dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_channel " "Found entity 1: dma_channel" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896083 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller " "Found entity 2: dma_controller" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896083 ""} { "Info" "ISGN_ENTITY_NAME" "3 dma_interrupts " "Found entity 3: dma_interrupts" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_controller.sv(852) " "Verilog HDL information at io_controller.sv(852): always construct contains both blocking and non-blocking assignments" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 852 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1386360896086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "joy_data JOY_DATA io_controller.sv(27) " "Verilog HDL Declaration information at io_controller.sv(27): object \"joy_data\" differs only in case from object \"JOY_DATA\" in the same scope" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1386360896087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start io_controller.sv(116) " "Verilog HDL Declaration information at io_controller.sv(116): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 116 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1386360896087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK io_controller.sv(8) " "Verilog HDL Declaration information at io_controller.sv(8): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1386360896087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/io_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/io_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_controller " "Found entity 1: io_controller" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/addr_interp.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/addr_interp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_interpreter " "Found entity 1: addr_interpreter" {  } { { "memory/addr_interp.sv" "" { Text "/work/system/memory/addr_interp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/TrapDetect.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/TrapDetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrapDetect " "Found entity 1: TrapDetect" {  } { { "cpu/TrapDetect.v" "" { Text "/work/system/cpu/TrapDetect.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "cpu/RegisterFile.v" "" { Text "/work/system/cpu/RegisterFile.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Register.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "cpu/Register.v" "" { Text "/work/system/cpu/Register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "cpu/Processor.v" "" { Text "/work/system/cpu/Processor.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "cpu/Mux4.v" "" { Text "/work/system/cpu/Mux4.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "cpu/Mux2.v" "" { Text "/work/system/cpu/Mux2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/MEMWB_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/MEMWB_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_Stage " "Found entity 1: MEMWB_Stage" {  } { { "cpu/MEMWB_Stage.v" "" { Text "/work/system/cpu/MEMWB_Stage.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/MemControl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/MemControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemControl " "Found entity 1: MemControl" {  } { { "cpu/MemControl.v" "" { Text "/work/system/cpu/MemControl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/IFID_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/IFID_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID_Stage " "Found entity 1: IFID_Stage" {  } { { "cpu/IFID_Stage.v" "" { Text "/work/system/cpu/IFID_Stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/IDEX_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/IDEX_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX_Stage " "Found entity 1: IDEX_Stage" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Hazard_Detection.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Hazard_Detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection " "Found entity 1: Hazard_Detection" {  } { { "cpu/Hazard_Detection.v" "" { Text "/work/system/cpu/Hazard_Detection.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/EXMEM_Stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/EXMEM_Stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM_Stage " "Found entity 1: EXMEM_Stage" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896116 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Divide cpu/Divide.v " "Entity \"Divide\" obtained from \"cpu/Divide.v\" instead of from Quartus II megafunction library" {  } { { "cpu/Divide.v" "" { Text "/work/system/cpu/Divide.v" 21 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1386360896117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Divide.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divide " "Found entity 1: Divide" {  } { { "cpu/Divide.v" "" { Text "/work/system/cpu/Divide.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/CPZero.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/CPZero.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPZero " "Found entity 1: CPZero" {  } { { "cpu/CPZero.v" "" { Text "/work/system/cpu/CPZero.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "cpu/Control.v" "" { Text "/work/system/cpu/Control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Compare.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "cpu/Compare.v" "" { Text "/work/system/cpu/Compare.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896132 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(120) " "Verilog HDL warning at ALU.v(120): extended using \"x\" or \"z\"" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1386360896137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/Add.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/Add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "cpu/Add.v" "" { Text "/work/system/cpu/Add.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360896140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360896140 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(300) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(300): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 300 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386360896183 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(310) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(310): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 310 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386360896183 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(320) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(320): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 320 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386360896183 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_a2_sdram_0.v(664) " "Verilog HDL or VHDL warning at qsys_sdram_a2_sdram_0.v(664): conditional expression evaluates to a constant" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 664 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1386360896186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1386360896853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_100MHz system_top.sv(45) " "Verilog HDL or VHDL warning at system_top.sv(45): object \"clk_100MHz\" assigned a value but never read" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1386360896856 "|system_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_psx pll_psx:pl " "Elaborating entity \"pll_psx\" for hierarchy \"pll_psx:pl\"" {  } { { "system_top.sv" "pl" { Text "/work/system/system_top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360896859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_psx:pl\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_psx:pl\|altpll:altpll_component\"" {  } { { "gpu_test/pll_psx.v" "altpll_component" { Text "/work/system/gpu_test/pll_psx.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360896947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_psx:pl\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_psx:pl\|altpll:altpll_component\"" {  } { { "gpu_test/pll_psx.v" "" { Text "/work/system/gpu_test/pll_psx.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360896953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_psx:pl\|altpll:altpll_component " "Instantiated megafunction \"pll_psx:pl\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000000 " "Parameter \"clk0_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33333333 " "Parameter \"clk0_multiply_by\" = \"33333333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50000000 " "Parameter \"clk2_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 133333333 " "Parameter \"clk2_multiply_by\" = \"133333333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_psx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_psx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360896957 ""}  } { { "gpu_test/pll_psx.v" "" { Text "/work/system/gpu_test/pll_psx.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360896957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_psx_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_psx_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_psx_altpll " "Found entity 1: pll_psx_altpll" {  } { { "db/pll_psx_altpll.v" "" { Text "/work/system/db/pll_psx_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_psx_altpll pll_psx:pl\|altpll:altpll_component\|pll_psx_altpll:auto_generated " "Elaborating entity \"pll_psx_altpll\" for hierarchy \"pll_psx:pl\|altpll:altpll_component\|pll_psx_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:core " "Elaborating entity \"Processor\" for hierarchy \"Processor:core\"" {  } { { "system_top.sv" "core" { Text "/work/system/system_top.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:core\|Register:PSX_Int_Stat " "Elaborating entity \"Register\" for hierarchy \"Processor:core\|Register:PSX_Int_Stat\"" {  } { { "cpu/Processor.v" "PSX_Int_Stat" { Text "/work/system/cpu/Processor.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Register.v(27) " "Verilog HDL assignment warning at Register.v(27): truncated value with size 32 to match size of target (11)" {  } { { "cpu/Register.v" "" { Text "/work/system/cpu/Register.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897038 "|system_top|Processor:core|Register:PSX_Int_Stat"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Register.v(30) " "Verilog HDL assignment warning at Register.v(30): truncated value with size 32 to match size of target (11)" {  } { { "cpu/Register.v" "" { Text "/work/system/cpu/Register.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897038 "|system_top|Processor:core|Register:PSX_Int_Stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Processor:core\|Control:Controller " "Elaborating entity \"Control\" for hierarchy \"Processor:core\|Control:Controller\"" {  } { { "cpu/Processor.v" "Controller" { Text "/work/system/cpu/Processor.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Control.v(344) " "Verilog HDL assignment warning at Control.v(344): truncated value with size 16 to match size of target (8)" {  } { { "cpu/Control.v" "" { Text "/work/system/cpu/Control.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897049 "|system_top|Processor:core|Control:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection Processor:core\|Hazard_Detection:HazardControl " "Elaborating entity \"Hazard_Detection\" for hierarchy \"Processor:core\|Hazard_Detection:HazardControl\"" {  } { { "cpu/Processor.v" "HazardControl" { Text "/work/system/cpu/Processor.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPZero Processor:core\|CPZero:CP0 " "Elaborating entity \"CPZero\" for hierarchy \"Processor:core\|CPZero:CP0\"" {  } { { "cpu/Processor.v" "CP0" { Text "/work/system/cpu/Processor.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897052 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "CPZero.v(155) " "Verilog HDL warning at CPZero.v(155): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "cpu/CPZero.v" "" { Text "/work/system/cpu/CPZero.v" 155 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1386360897064 "|system_top|Processor:core|CPZero:CP0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPZero.v(389) " "Verilog HDL assignment warning at CPZero.v(389): truncated value with size 32 to match size of target (1)" {  } { { "cpu/CPZero.v" "" { Text "/work/system/cpu/CPZero.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897064 "|system_top|Processor:core|CPZero:CP0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 CPZero.v(411) " "Verilog HDL assignment warning at CPZero.v(411): truncated value with size 2 to match size of target (1)" {  } { { "cpu/CPZero.v" "" { Text "/work/system/cpu/CPZero.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897064 "|system_top|Processor:core|CPZero:CP0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPZero.v(424) " "Verilog HDL assignment warning at CPZero.v(424): truncated value with size 32 to match size of target (1)" {  } { { "cpu/CPZero.v" "" { Text "/work/system/cpu/CPZero.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897064 "|system_top|Processor:core|CPZero:CP0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPZero.v(484) " "Verilog HDL assignment warning at CPZero.v(484): truncated value with size 32 to match size of target (1)" {  } { { "cpu/CPZero.v" "" { Text "/work/system/cpu/CPZero.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897064 "|system_top|Processor:core|CPZero:CP0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gte Processor:core\|gte:CP2 " "Elaborating entity \"gte\" for hierarchy \"Processor:core\|gte:CP2\"" {  } { { "cpu/Processor.v" "CP2" { Text "/work/system/cpu/Processor.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897066 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "gte.sv(72) " "Verilog HDL warning at gte.sv(72): ignoring unsupported system task" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 72 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(587) " "Verilog HDL assignment warning at gte.sv(587): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(588) " "Verilog HDL assignment warning at gte.sv(588): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(589) " "Verilog HDL assignment warning at gte.sv(589): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(592) " "Verilog HDL assignment warning at gte.sv(592): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(593) " "Verilog HDL assignment warning at gte.sv(593): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(594) " "Verilog HDL assignment warning at gte.sv(594): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(597) " "Verilog HDL assignment warning at gte.sv(597): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(598) " "Verilog HDL assignment warning at gte.sv(598): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gte.sv(599) " "Verilog HDL assignment warning at gte.sv(599): truncated value with size 32 to match size of target (16)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 gte.sv(657) " "Verilog HDL assignment warning at gte.sv(657): truncated value with size 32 to match size of target (21)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(617) " "Verilog HDL Case Statement warning at gte.sv(617): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 617 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 gte.sv(723) " "Verilog HDL assignment warning at gte.sv(723): truncated value with size 32 to match size of target (21)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gte.sv(735) " "Verilog HDL assignment warning at gte.sv(735): truncated value with size 32 to match size of target (2)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(693) " "Verilog HDL Case Statement warning at gte.sv(693): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 693 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(756) " "Verilog HDL Case Statement warning at gte.sv(756): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 756 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gte.sv(912) " "Verilog HDL assignment warning at gte.sv(912): truncated value with size 32 to match size of target (2)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(852) " "Verilog HDL Case Statement warning at gte.sv(852): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 852 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(917) " "Verilog HDL Case Statement warning at gte.sv(917): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 917 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897272 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(933) " "Verilog HDL Case Statement warning at gte.sv(933): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 933 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gte.sv(1071) " "Verilog HDL assignment warning at gte.sv(1071): truncated value with size 32 to match size of target (2)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1013) " "Verilog HDL Case Statement warning at gte.sv(1013): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1013 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1077) " "Verilog HDL Case Statement warning at gte.sv(1077): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1077 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1143) " "Verilog HDL Case Statement warning at gte.sv(1143): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1143 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1202) " "Verilog HDL Case Statement warning at gte.sv(1202): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1202 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gte.sv(1325) " "Verilog HDL assignment warning at gte.sv(1325): truncated value with size 32 to match size of target (2)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1273) " "Verilog HDL Case Statement warning at gte.sv(1273): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1273 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1331) " "Verilog HDL Case Statement warning at gte.sv(1331): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1331 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1366) " "Verilog HDL Case Statement warning at gte.sv(1366): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1366 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1413) " "Verilog HDL Case Statement warning at gte.sv(1413): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1413 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1457) " "Verilog HDL Case Statement warning at gte.sv(1457): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1457 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gte.sv(1523) " "Verilog HDL assignment warning at gte.sv(1523): truncated value with size 32 to match size of target (2)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1502) " "Verilog HDL Case Statement warning at gte.sv(1502): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1502 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 gte.sv(1536) " "Verilog HDL assignment warning at gte.sv(1536): truncated value with size 54 to match size of target (32)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 gte.sv(1537) " "Verilog HDL assignment warning at gte.sv(1537): truncated value with size 54 to match size of target (32)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 gte.sv(1538) " "Verilog HDL assignment warning at gte.sv(1538): truncated value with size 54 to match size of target (32)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1529) " "Verilog HDL Case Statement warning at gte.sv(1529): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1529 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 gte.sv(1570) " "Verilog HDL assignment warning at gte.sv(1570): truncated value with size 54 to match size of target (32)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897273 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 gte.sv(1571) " "Verilog HDL assignment warning at gte.sv(1571): truncated value with size 54 to match size of target (32)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 32 gte.sv(1572) " "Verilog HDL assignment warning at gte.sv(1572): truncated value with size 54 to match size of target (32)" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1544) " "Verilog HDL Case Statement warning at gte.sv(1544): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1544 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1577) " "Verilog HDL Case Statement warning at gte.sv(1577): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1577 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1589) " "Verilog HDL Case Statement warning at gte.sv(1589): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1589 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1604) " "Verilog HDL Case Statement warning at gte.sv(1604): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1604 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1616) " "Verilog HDL Case Statement warning at gte.sv(1616): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1616 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1675) " "Verilog HDL Case Statement warning at gte.sv(1675): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1675 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(1736) " "Verilog HDL Case Statement warning at gte.sv(1736): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1736 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gte.sv(615) " "Verilog HDL Case Statement warning at gte.sv(615): incomplete case statement has no default case item" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 615 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360897274 "|system_top|Processor:core|gte:CP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter Processor:core\|gte:CP2\|up_counter:cyc_reg " "Elaborating entity \"up_counter\" for hierarchy \"Processor:core\|gte:CP2\|up_counter:cyc_reg\"" {  } { { "gte/gte.sv" "cyc_reg" { Text "/work/system/gte/gte.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gte_decode Processor:core\|gte:CP2\|gte_decode:cyc_decode " "Elaborating entity \"gte_decode\" for hierarchy \"Processor:core\|gte:CP2\|gte_decode:cyc_decode\"" {  } { { "gte/gte.sv" "cyc_decode" { Text "/work/system/gte/gte.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gte_fsm Processor:core\|gte:CP2\|gte_fsm:GTEfsm " "Elaborating entity \"gte_fsm\" for hierarchy \"Processor:core\|gte:CP2\|gte_fsm:GTEfsm\"" {  } { { "gte/gte.sv" "GTEfsm" { Text "/work/system/gte/gte.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_div Processor:core\|gte:CP2\|lpm_div:alt_divider " "Elaborating entity \"lpm_div\" for hierarchy \"Processor:core\|gte:CP2\|lpm_div:alt_divider\"" {  } { { "gte/gte.sv" "alt_divider" { Text "/work/system/gte/gte.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "gte/lpm_div.v" "LPM_DIVIDE_component" { Text "/work/system/gte/lpm_div.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "gte/lpm_div.v" "" { Text "/work/system/gte/lpm_div.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360897304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 16 " "Parameter \"lpm_widthn\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897304 ""}  } { { "gte/lpm_div.v" "" { Text "/work/system/gte/lpm_div.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360897304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uat " "Found entity 1: lpm_divide_uat" {  } { { "db/lpm_divide_uat.tdf" "" { Text "/work/system/db/lpm_divide_uat.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_uat Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated " "Elaborating entity \"lpm_divide_uat\" for hierarchy \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mqh " "Found entity 1: sign_div_unsign_mqh" {  } { { "db/sign_div_unsign_mqh.tdf" "" { Text "/work/system/db/sign_div_unsign_mqh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_mqh Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider " "Elaborating entity \"sign_div_unsign_mqh\" for hierarchy \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider\"" {  } { { "db/lpm_divide_uat.tdf" "divider" { Text "/work/system/db/lpm_divide_uat.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_bkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bkg " "Found entity 1: alt_u_div_bkg" {  } { { "db/alt_u_div_bkg.tdf" "" { Text "/work/system/db/alt_u_div_bkg.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_bkg Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider\|alt_u_div_bkg:divider " "Elaborating entity \"alt_u_div_bkg\" for hierarchy \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider\|alt_u_div_bkg:divider\"" {  } { { "db/sign_div_unsign_mqh.tdf" "divider" { Text "/work/system/db/sign_div_unsign_mqh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/work/system/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider\|alt_u_div_bkg:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider\|alt_u_div_bkg:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_bkg.tdf" "add_sub_0" { Text "/work/system/db/alt_u_div_bkg.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/work/system/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider\|alt_u_div_bkg:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"Processor:core\|gte:CP2\|lpm_div:alt_divider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uat:auto_generated\|sign_div_unsign_mqh:divider\|alt_u_div_bkg:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_bkg.tdf" "add_sub_1" { Text "/work/system/db/alt_u_div_bkg.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Processor:core\|Mux4:PCSrcStd_Mux " "Elaborating entity \"Mux4\" for hierarchy \"Processor:core\|Mux4:PCSrcStd_Mux\"" {  } { { "cpu/Processor.v" "PCSrcStd_Mux" { Text "/work/system/cpu/Processor.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Processor:core\|Mux2:PCSrcExc_Mux " "Elaborating entity \"Mux2\" for hierarchy \"Processor:core\|Mux2:PCSrcExc_Mux\"" {  } { { "cpu/Processor.v" "PCSrcExc_Mux" { Text "/work/system/cpu/Processor.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Processor:core\|Register:PC " "Elaborating entity \"Register\" for hierarchy \"Processor:core\|Register:PC\"" {  } { { "cpu/Processor.v" "PC" { Text "/work/system/cpu/Processor.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Processor:core\|Add:PC_Add4 " "Elaborating entity \"Add\" for hierarchy \"Processor:core\|Add:PC_Add4\"" {  } { { "cpu/Processor.v" "PC_Add4" { Text "/work/system/cpu/Processor.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID_Stage Processor:core\|IFID_Stage:IFID " "Elaborating entity \"IFID_Stage\" for hierarchy \"Processor:core\|IFID_Stage:IFID\"" {  } { { "cpu/Processor.v" "IFID" { Text "/work/system/cpu/Processor.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IFID_Stage.v(69) " "Verilog HDL assignment warning at IFID_Stage.v(69): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IFID_Stage.v" "" { Text "/work/system/cpu/IFID_Stage.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897532 "|system_top|Processor:core|IFID_Stage:IFID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IFID_Stage.v(71) " "Verilog HDL assignment warning at IFID_Stage.v(71): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IFID_Stage.v" "" { Text "/work/system/cpu/IFID_Stage.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897532 "|system_top|Processor:core|IFID_Stage:IFID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:core\|RegisterFile:RegisterFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:core\|RegisterFile:RegisterFile\"" {  } { { "cpu/Processor.v" "RegisterFile" { Text "/work/system/cpu/Processor.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897533 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(42) " "Verilog HDL Always Construct warning at RegisterFile.v(42): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/RegisterFile.v" "" { Text "/work/system/cpu/RegisterFile.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1386360897545 "|system_top|Processor:core|RegisterFile:RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare Processor:core\|Compare:Compare " "Elaborating entity \"Compare\" for hierarchy \"Processor:core\|Compare:Compare\"" {  } { { "cpu/Processor.v" "Compare" { Text "/work/system/cpu/Processor.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX_Stage Processor:core\|IDEX_Stage:IDEX " "Elaborating entity \"IDEX_Stage\" for hierarchy \"Processor:core\|IDEX_Stage:IDEX\"" {  } { { "cpu/Processor.v" "IDEX" { Text "/work/system/cpu/Processor.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(129) " "Verilog HDL assignment warning at IDEX_Stage.v(129): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897554 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(130) " "Verilog HDL assignment warning at IDEX_Stage.v(130): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897554 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(132) " "Verilog HDL assignment warning at IDEX_Stage.v(132): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897554 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(133) " "Verilog HDL assignment warning at IDEX_Stage.v(133): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897554 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(134) " "Verilog HDL assignment warning at IDEX_Stage.v(134): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897554 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(136) " "Verilog HDL assignment warning at IDEX_Stage.v(136): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(137) " "Verilog HDL assignment warning at IDEX_Stage.v(137): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(138) " "Verilog HDL assignment warning at IDEX_Stage.v(138): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(139) " "Verilog HDL assignment warning at IDEX_Stage.v(139): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(140) " "Verilog HDL assignment warning at IDEX_Stage.v(140): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(141) " "Verilog HDL assignment warning at IDEX_Stage.v(141): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(142) " "Verilog HDL assignment warning at IDEX_Stage.v(142): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(143) " "Verilog HDL assignment warning at IDEX_Stage.v(143): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(144) " "Verilog HDL assignment warning at IDEX_Stage.v(144): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(145) " "Verilog HDL assignment warning at IDEX_Stage.v(145): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(146) " "Verilog HDL assignment warning at IDEX_Stage.v(146): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(147) " "Verilog HDL assignment warning at IDEX_Stage.v(147): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(148) " "Verilog HDL assignment warning at IDEX_Stage.v(148): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(150) " "Verilog HDL assignment warning at IDEX_Stage.v(150): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(151) " "Verilog HDL assignment warning at IDEX_Stage.v(151): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(152) " "Verilog HDL assignment warning at IDEX_Stage.v(152): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(153) " "Verilog HDL assignment warning at IDEX_Stage.v(153): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897555 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(154) " "Verilog HDL assignment warning at IDEX_Stage.v(154): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897556 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(160) " "Verilog HDL assignment warning at IDEX_Stage.v(160): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897556 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(161) " "Verilog HDL assignment warning at IDEX_Stage.v(161): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897556 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(162) " "Verilog HDL assignment warning at IDEX_Stage.v(162): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897556 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(163) " "Verilog HDL assignment warning at IDEX_Stage.v(163): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897556 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 IDEX_Stage.v(164) " "Verilog HDL assignment warning at IDEX_Stage.v(164): truncated value with size 32 to match size of target (1)" {  } { { "cpu/IDEX_Stage.v" "" { Text "/work/system/cpu/IDEX_Stage.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897556 "|system_top|Processor:core|IDEX_Stage:IDEX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Processor:core\|Mux4:EXRtRdLnk_Mux " "Elaborating entity \"Mux4\" for hierarchy \"Processor:core\|Mux4:EXRtRdLnk_Mux\"" {  } { { "cpu/Processor.v" "EXRtRdLnk_Mux" { Text "/work/system/cpu/Processor.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:core\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Processor:core\|ALU:ALU\"" {  } { { "cpu/Processor.v" "ALU" { Text "/work/system/cpu/Processor.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897561 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(108) " "Verilog HDL warning at ALU.v(108): converting signed shift amount to unsigned" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 108 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1 1386360897573 "|system_top|Processor:core|ALU:ALU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(113) " "Verilog HDL warning at ALU.v(113): converting signed shift amount to unsigned" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 113 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1 1386360897573 "|system_top|Processor:core|ALU:ALU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(115) " "Verilog HDL warning at ALU.v(115): converting signed shift amount to unsigned" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 115 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "" 0 -1 1386360897573 "|system_top|Processor:core|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ALU.v(176) " "Verilog HDL assignment warning at ALU.v(176): truncated value with size 2 to match size of target (1)" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897573 "|system_top|Processor:core|ALU:ALU"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ALU.v(198) " "Verilog HDL Case Statement warning at ALU.v(198): can't check case statement for completeness because the case expression has too many possible states" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 198 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1386360897573 "|system_top|Processor:core|ALU:ALU"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ALU.v(238) " "Verilog HDL Case Statement warning at ALU.v(238): can't check case statement for completeness because the case expression has too many possible states" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 238 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1386360897573 "|system_top|Processor:core|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divide Processor:core\|ALU:ALU\|Divide:Divider " "Elaborating entity \"Divide\" for hierarchy \"Processor:core\|ALU:ALU\|Divide:Divider\"" {  } { { "cpu/ALU.v" "Divider" { Text "/work/system/cpu/ALU.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM_Stage Processor:core\|EXMEM_Stage:EXMEM " "Elaborating entity \"EXMEM_Stage\" for hierarchy \"Processor:core\|EXMEM_Stage:EXMEM\"" {  } { { "cpu/Processor.v" "EXMEM" { Text "/work/system/cpu/Processor.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(98) " "Verilog HDL assignment warning at EXMEM_Stage.v(98): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897581 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(99) " "Verilog HDL assignment warning at EXMEM_Stage.v(99): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897581 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(101) " "Verilog HDL assignment warning at EXMEM_Stage.v(101): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897581 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(102) " "Verilog HDL assignment warning at EXMEM_Stage.v(102): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(103) " "Verilog HDL assignment warning at EXMEM_Stage.v(103): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(104) " "Verilog HDL assignment warning at EXMEM_Stage.v(104): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(105) " "Verilog HDL assignment warning at EXMEM_Stage.v(105): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(106) " "Verilog HDL assignment warning at EXMEM_Stage.v(106): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(107) " "Verilog HDL assignment warning at EXMEM_Stage.v(107): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(108) " "Verilog HDL assignment warning at EXMEM_Stage.v(108): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(109) " "Verilog HDL assignment warning at EXMEM_Stage.v(109): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(110) " "Verilog HDL assignment warning at EXMEM_Stage.v(110): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(111) " "Verilog HDL assignment warning at EXMEM_Stage.v(111): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(112) " "Verilog HDL assignment warning at EXMEM_Stage.v(112): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(113) " "Verilog HDL assignment warning at EXMEM_Stage.v(113): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(115) " "Verilog HDL assignment warning at EXMEM_Stage.v(115): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(116) " "Verilog HDL assignment warning at EXMEM_Stage.v(116): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(117) " "Verilog HDL assignment warning at EXMEM_Stage.v(117): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EXMEM_Stage.v(118) " "Verilog HDL assignment warning at EXMEM_Stage.v(118): truncated value with size 32 to match size of target (1)" {  } { { "cpu/EXMEM_Stage.v" "" { Text "/work/system/cpu/EXMEM_Stage.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897582 "|system_top|Processor:core|EXMEM_Stage:EXMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrapDetect Processor:core\|TrapDetect:TrapDetect " "Elaborating entity \"TrapDetect\" for hierarchy \"Processor:core\|TrapDetect:TrapDetect\"" {  } { { "cpu/Processor.v" "TrapDetect" { Text "/work/system/cpu/Processor.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemControl Processor:core\|MemControl:DataMem_Controller " "Elaborating entity \"MemControl\" for hierarchy \"Processor:core\|MemControl:DataMem_Controller\"" {  } { { "cpu/Processor.v" "DataMem_Controller" { Text "/work/system/cpu/Processor.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemControl.v(112) " "Verilog HDL assignment warning at MemControl.v(112): truncated value with size 32 to match size of target (1)" {  } { { "cpu/MemControl.v" "" { Text "/work/system/cpu/MemControl.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897593 "|system_top|Processor:core|MemControl:DataMem_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MemControl.v(129) " "Verilog HDL assignment warning at MemControl.v(129): truncated value with size 32 to match size of target (1)" {  } { { "cpu/MemControl.v" "" { Text "/work/system/cpu/MemControl.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897594 "|system_top|Processor:core|MemControl:DataMem_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB_Stage Processor:core\|MEMWB_Stage:MEMWB " "Elaborating entity \"MEMWB_Stage\" for hierarchy \"Processor:core\|MEMWB_Stage:MEMWB\"" {  } { { "cpu/Processor.v" "MEMWB" { Text "/work/system/cpu/Processor.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MEMWB_Stage.v(68) " "Verilog HDL assignment warning at MEMWB_Stage.v(68): truncated value with size 32 to match size of target (1)" {  } { { "cpu/MEMWB_Stage.v" "" { Text "/work/system/cpu/MEMWB_Stage.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897596 "|system_top|Processor:core|MEMWB_Stage:MEMWB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MEMWB_Stage.v(69) " "Verilog HDL assignment warning at MEMWB_Stage.v(69): truncated value with size 32 to match size of target (1)" {  } { { "cpu/MEMWB_Stage.v" "" { Text "/work/system/cpu/MEMWB_Stage.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897596 "|system_top|Processor:core|MEMWB_Stage:MEMWB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 MEMWB_Stage.v(73) " "Verilog HDL assignment warning at MEMWB_Stage.v(73): truncated value with size 5 to match size of target (1)" {  } { { "cpu/MEMWB_Stage.v" "" { Text "/work/system/cpu/MEMWB_Stage.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360897596 "|system_top|Processor:core|MEMWB_Stage:MEMWB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_controller mem_controller:memory " "Elaborating entity \"mem_controller\" for hierarchy \"mem_controller:memory\"" {  } { { "system_top.sv" "memory" { Text "/work/system/system_top.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897598 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_controller_state mem_controller.sv(25) " "Output port \"io_controller_state\" at mem_controller.sv(25) has no driver" {  } { { "memory/mem_controller.sv" "" { Text "/work/system/memory/mem_controller.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1386360897607 "|system_top|mem_controller:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram mem_controller:memory\|blockram:BIOS " "Elaborating entity \"blockram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\"" {  } { { "memory/mem_controller.sv" "BIOS" { Text "/work/system/memory/mem_controller.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_256k mem_controller:memory\|blockram:BIOS\|blockram_256k:b256 " "Elaborating entity \"blockram_256k\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\"" {  } { { "memory/blockram/blockram.sv" "b256" { Text "/work/system/memory/blockram/blockram.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_256k/blockram_256k.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_256k/blockram_256k.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_256k/blockram_256k.v" "" { Text "/work/system/memory/blockram/blockram_256k/blockram_256k.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360897648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_256k.mif " "Parameter \"init_file\" = \"../mif_files/bios_256k.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360897649 ""}  } { { "memory/blockram/blockram_256k/blockram_256k.v" "" { Text "/work/system/memory/blockram/blockram_256k/blockram_256k.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360897649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pcb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pcb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcb1 " "Found entity 1: altsyncram_pcb1" {  } { { "db/altsyncram_pcb1.tdf" "" { Text "/work/system/db/altsyncram_pcb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pcb1 mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\|altsyncram_pcb1:auto_generated " "Elaborating entity \"altsyncram_pcb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\|altsyncram_pcb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/work/system/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360897973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360897973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\|altsyncram_pcb1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\|altsyncram_pcb1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_pcb1.tdf" "rden_decode" { Text "/work/system/db/altsyncram_pcb1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360897974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "/work/system/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\|altsyncram_pcb1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_256k:b256\|altsyncram:altsyncram_component\|altsyncram_pcb1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_pcb1.tdf" "mux2" { Text "/work/system/db/altsyncram_pcb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_0 mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0 " "Elaborating entity \"blockram_16k_0\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\"" {  } { { "memory/blockram/blockram.sv" "br0" { Text "/work/system/memory/blockram/blockram.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_0.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_0.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_0.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_0.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_0.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898076 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_0.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_0.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odb1 " "Found entity 1: altsyncram_odb1" {  } { { "db/altsyncram_odb1.tdf" "" { Text "/work/system/db/altsyncram_odb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_odb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component\|altsyncram_odb1:auto_generated " "Elaborating entity \"altsyncram_odb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_0:br0\|altsyncram:altsyncram_component\|altsyncram_odb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_1 mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1 " "Elaborating entity \"blockram_16k_1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\"" {  } { { "memory/blockram/blockram.sv" "br1" { Text "/work/system/memory/blockram/blockram.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_1.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_1.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_1.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898174 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_1.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdb1 " "Found entity 1: altsyncram_pdb1" {  } { { "db/altsyncram_pdb1.tdf" "" { Text "/work/system/db/altsyncram_pdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component\|altsyncram_pdb1:auto_generated " "Elaborating entity \"altsyncram_pdb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_1:br1\|altsyncram:altsyncram_component\|altsyncram_pdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_2 mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2 " "Elaborating entity \"blockram_16k_2\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\"" {  } { { "memory/blockram/blockram.sv" "br2" { Text "/work/system/memory/blockram/blockram.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_2.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_2.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_2.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898274 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_2.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdb1 " "Found entity 1: altsyncram_qdb1" {  } { { "db/altsyncram_qdb1.tdf" "" { Text "/work/system/db/altsyncram_qdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component\|altsyncram_qdb1:auto_generated " "Elaborating entity \"altsyncram_qdb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_2:br2\|altsyncram:altsyncram_component\|altsyncram_qdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_3 mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3 " "Elaborating entity \"blockram_16k_3\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\"" {  } { { "memory/blockram/blockram.sv" "br3" { Text "/work/system/memory/blockram/blockram.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_3.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_3.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_3.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_3.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898375 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_3.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_3.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdb1 " "Found entity 1: altsyncram_rdb1" {  } { { "db/altsyncram_rdb1.tdf" "" { Text "/work/system/db/altsyncram_rdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component\|altsyncram_rdb1:auto_generated " "Elaborating entity \"altsyncram_rdb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_3:br3\|altsyncram:altsyncram_component\|altsyncram_rdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_4 mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4 " "Elaborating entity \"blockram_16k_4\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\"" {  } { { "memory/blockram/blockram.sv" "br4" { Text "/work/system/memory/blockram/blockram.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_4.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_4.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_4.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_4.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898479 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_4.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_4.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdb1 " "Found entity 1: altsyncram_sdb1" {  } { { "db/altsyncram_sdb1.tdf" "" { Text "/work/system/db/altsyncram_sdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component\|altsyncram_sdb1:auto_generated " "Elaborating entity \"altsyncram_sdb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_4:br4\|altsyncram:altsyncram_component\|altsyncram_sdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_5 mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5 " "Elaborating entity \"blockram_16k_5\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\"" {  } { { "memory/blockram/blockram.sv" "br5" { Text "/work/system/memory/blockram/blockram.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_5.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_5.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_5.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_5.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_5.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898584 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_5.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_5.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdb1 " "Found entity 1: altsyncram_tdb1" {  } { { "db/altsyncram_tdb1.tdf" "" { Text "/work/system/db/altsyncram_tdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated " "Elaborating entity \"altsyncram_tdb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_5:br5\|altsyncram:altsyncram_component\|altsyncram_tdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_6 mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6 " "Elaborating entity \"blockram_16k_6\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\"" {  } { { "memory/blockram/blockram.sv" "br6" { Text "/work/system/memory/blockram/blockram.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_6.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_6.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_6.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_6.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_6.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898690 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_6.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_6.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udb1 " "Found entity 1: altsyncram_udb1" {  } { { "db/altsyncram_udb1.tdf" "" { Text "/work/system/db/altsyncram_udb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component\|altsyncram_udb1:auto_generated " "Elaborating entity \"altsyncram_udb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_6:br6\|altsyncram:altsyncram_component\|altsyncram_udb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_7 mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7 " "Elaborating entity \"blockram_16k_7\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\"" {  } { { "memory/blockram/blockram.sv" "br7" { Text "/work/system/memory/blockram/blockram.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_7.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_7.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_7.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_7.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_7.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898797 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_7.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_7.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdb1 " "Found entity 1: altsyncram_vdb1" {  } { { "db/altsyncram_vdb1.tdf" "" { Text "/work/system/db/altsyncram_vdb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component\|altsyncram_vdb1:auto_generated " "Elaborating entity \"altsyncram_vdb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_7:br7\|altsyncram:altsyncram_component\|altsyncram_vdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_8 mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8 " "Elaborating entity \"blockram_16k_8\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\"" {  } { { "memory/blockram/blockram.sv" "br8" { Text "/work/system/memory/blockram/blockram.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_8.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_8.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_8.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_8.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360898905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_8.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360898906 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_8.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_8.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360898906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0eb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0eb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0eb1 " "Found entity 1: altsyncram_0eb1" {  } { { "db/altsyncram_0eb1.tdf" "" { Text "/work/system/db/altsyncram_0eb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360898985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360898985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0eb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component\|altsyncram_0eb1:auto_generated " "Elaborating entity \"altsyncram_0eb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_8:br8\|altsyncram:altsyncram_component\|altsyncram_0eb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_16k_9 mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9 " "Elaborating entity \"blockram_16k_9\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\"" {  } { { "memory/blockram/blockram.sv" "br9" { Text "/work/system/memory/blockram/blockram.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360898993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_9.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_9.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_16k/blockram_16k_9.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_9.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360899016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif_files/bios_16k_9.mif " "Parameter \"init_file\" = \"../mif_files/bios_16k_9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899017 ""}  } { { "memory/blockram/blockram_16k/blockram_16k_9.v" "" { Text "/work/system/memory/blockram/blockram_16k/blockram_16k_9.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360899017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1eb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1eb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1eb1 " "Found entity 1: altsyncram_1eb1" {  } { { "db/altsyncram_1eb1.tdf" "" { Text "/work/system/db/altsyncram_1eb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360899095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360899095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1eb1 mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component\|altsyncram_1eb1:auto_generated " "Elaborating entity \"altsyncram_1eb1\" for hierarchy \"mem_controller:memory\|blockram:BIOS\|blockram_16k_9:br9\|altsyncram:altsyncram_component\|altsyncram_1eb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockram_1k mem_controller:memory\|blockram_1k:SCPAD " "Elaborating entity \"blockram_1k\" for hierarchy \"mem_controller:memory\|blockram_1k:SCPAD\"" {  } { { "memory/mem_controller.sv" "SCPAD" { Text "/work/system/memory/mem_controller.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_1k/blockram_1k.v" "altsyncram_component" { Text "/work/system/memory/blockram/blockram_1k/blockram_1k.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component\"" {  } { { "memory/blockram/blockram_1k/blockram_1k.v" "" { Text "/work/system/memory/blockram/blockram_1k/blockram_1k.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360899115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899116 ""}  } { { "memory/blockram/blockram_1k/blockram_1k.v" "" { Text "/work/system/memory/blockram/blockram_1k/blockram_1k.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360899116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28i1 " "Found entity 1: altsyncram_28i1" {  } { { "db/altsyncram_28i1.tdf" "" { Text "/work/system/db/altsyncram_28i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360899193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360899193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28i1 mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component\|altsyncram_28i1:auto_generated " "Elaborating entity \"altsyncram_28i1\" for hierarchy \"mem_controller:memory\|blockram_1k:SCPAD\|altsyncram:altsyncram_component\|altsyncram_28i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_controller mem_controller:memory\|io_controller:io " "Elaborating entity \"io_controller\" for hierarchy \"mem_controller:memory\|io_controller:io\"" {  } { { "memory/mem_controller.sv" "io" { Text "/work/system/memory/mem_controller.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 io_controller.sv(160) " "Verilog HDL assignment warning at io_controller.sv(160): truncated value with size 32 to match size of target (16)" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899222 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_controller.sv(492) " "Verilog HDL Case Statement warning at io_controller.sv(492): can't check case statement for completeness because the case expression has too many possible states" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 492 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1386360899222 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_controller.sv(855) " "Verilog HDL Case Statement warning at io_controller.sv(855): can't check case statement for completeness because the case expression has too many possible states" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 855 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1386360899222 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_controller.sv(976) " "Verilog HDL Case Statement warning at io_controller.sv(976): can't check case statement for completeness because the case expression has too many possible states" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 976 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1386360899222 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_controller.sv(961) " "Verilog HDL Case Statement warning at io_controller.sv(961): incomplete case statement has no default case item" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 961 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899222 "|system_top|mem_controller:memory|io_controller:io"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "io_controller.sv(961) " "Verilog HDL Case Statement information at io_controller.sv(961): all case item expressions in this case statement are onehot" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 961 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1386360899222 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gpio_o\[27\] 0 io_controller.sv(60) " "Net \"gpio_o\[27\]\" at io_controller.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gpio_o\[25\] 0 io_controller.sv(60) " "Net \"gpio_o\[25\]\" at io_controller.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DOT_CLK_VALUE\[31..16\] 0 io_controller.sv(236) " "Net \"DOT_CLK_VALUE\[31..16\]\" at io_controller.sv(236) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 236 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DOT_CLK_CMODE\[31..16\] 0 io_controller.sv(237) " "Net \"DOT_CLK_CMODE\[31..16\]\" at io_controller.sv(237) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 237 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DOT_CLK_TARGT\[31..16\] 0 io_controller.sv(238) " "Net \"DOT_CLK_TARGT\[31..16\]\" at io_controller.sv(238) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 238 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HZT_CLK_VALUE\[31..16\] 0 io_controller.sv(239) " "Net \"HZT_CLK_VALUE\[31..16\]\" at io_controller.sv(239) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HZT_CLK_CMODE\[31..16\] 0 io_controller.sv(240) " "Net \"HZT_CLK_CMODE\[31..16\]\" at io_controller.sv(240) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HZT_CLK_TARGT\[31..16\] 0 io_controller.sv(241) " "Net \"HZT_CLK_TARGT\[31..16\]\" at io_controller.sv(241) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CLK_1_8_VALUE\[31..16\] 0 io_controller.sv(242) " "Net \"CLK_1_8_VALUE\[31..16\]\" at io_controller.sv(242) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 242 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CLK_1_8_CMODE\[31..16\] 0 io_controller.sv(243) " "Net \"CLK_1_8_CMODE\[31..16\]\" at io_controller.sv(243) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 243 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CLK_1_8_TARGT\[31..16\] 0 io_controller.sv(244) " "Net \"CLK_1_8_TARGT\[31..16\]\" at io_controller.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio_o\[35..30\] io_controller.sv(60) " "Output port \"gpio_o\[35..30\]\" at io_controller.sv(60) has no driver" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gpio_o\[24..0\] io_controller.sv(60) " "Output port \"gpio_o\[24..0\]\" at io_controller.sv(60) has no driver" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr_o\[17..16\] io_controller.sv(62) " "Output port \"ledr_o\[17..16\]\" at io_controller.sv(62) has no driver" {  } { { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1386360899223 "|system_top|mem_controller:memory|io_controller:io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_io mem_controller:memory\|io_controller:io\|controller_io:joypad " "Elaborating entity \"controller_io\" for hierarchy \"mem_controller:memory\|io_controller:io\|controller_io:joypad\"" {  } { { "memory/io_controller.sv" "joypad" { Text "/work/system/memory/io_controller.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.sv(129) " "Verilog HDL assignment warning at controller.sv(129): truncated value with size 32 to match size of target (16)" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899228 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(294) " "Verilog HDL assignment warning at controller.sv(294): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899228 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.sv(307) " "Verilog HDL Case Statement warning at controller.sv(307): incomplete case statement has no default case item" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 307 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899228 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.sv(307) " "Verilog HDL Case Statement information at controller.sv(307): all case item expressions in this case statement are onehot" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 307 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1386360899228 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.sv(393) " "Verilog HDL Case Statement information at controller.sv(393): all case item expressions in this case statement are onehot" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 393 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1386360899228 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.sv(433) " "Verilog HDL Case Statement information at controller.sv(433): all case item expressions in this case statement are onehot" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 433 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1386360899228 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.sv(356) " "Verilog HDL Case Statement warning at controller.sv(356): incomplete case statement has no default case item" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 356 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899229 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 controller.sv(484) " "Verilog HDL assignment warning at controller.sv(484): truncated value with size 32 to match size of target (5)" {  } { { "controller.sv" "" { Text "/work/system/controller.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899229 "|system_top|mem_controller:memory|io_controller:io|controller_io:joypad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joy_controller mem_controller:memory\|io_controller:io\|joy_controller:j_cont " "Elaborating entity \"joy_controller\" for hierarchy \"mem_controller:memory\|io_controller:io\|joy_controller:j_cont\"" {  } { { "memory/io_controller.sv" "j_cont" { Text "/work/system/memory/io_controller.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899230 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "joy_controller.sv(152) " "Verilog HDL warning at joy_controller.sv(152): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 152 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1386360899234 "|system_top|mem_controller:memory|io_controller:io|joy_controller:j_cont"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "joy_controller.sv(157) " "Verilog HDL warning at joy_controller.sv(157): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 157 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1386360899234 "|system_top|mem_controller:memory|io_controller:io|joy_controller:j_cont"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "joy_controller.sv(162) " "Verilog HDL warning at joy_controller.sv(162): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 162 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1386360899234 "|system_top|mem_controller:memory|io_controller:io|joy_controller:j_cont"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "joy_controller.sv(167) " "Verilog HDL warning at joy_controller.sv(167): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 167 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1386360899234 "|system_top|mem_controller:memory|io_controller:io|joy_controller:j_cont"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "joy_controller.sv(190) " "Verilog HDL warning at joy_controller.sv(190): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 190 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1386360899234 "|system_top|mem_controller:memory|io_controller:io|joy_controller:j_cont"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "joy_controller.sv(455) " "Verilog HDL or VHDL warning at the joy_controller.sv(455): index expression is not wide enough to address all of the elements in the array" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 455 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1386360899234 "|system_top|mem_controller:memory|io_controller:io|joy_controller:j_cont"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_fifo_not_empty joy_controller.sv(19) " "Output port \"rx_fifo_not_empty\" at joy_controller.sv(19) has no driver" {  } { { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1386360899235 "|system_top|mem_controller:memory|io_controller:io|joy_controller:j_cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psx_timers mem_controller:memory\|io_controller:io\|psx_timers:timers " "Elaborating entity \"psx_timers\" for hierarchy \"mem_controller:memory\|io_controller:io\|psx_timers:timers\"" {  } { { "memory/io_controller.sv" "timers" { Text "/work/system/memory/io_controller.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer0 mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer0:timer_0 " "Elaborating entity \"timer0\" for hierarchy \"mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer0:timer_0\"" {  } { { "memory/hw_reg_modules/timers.sv" "timer_0" { Text "/work/system/memory/hw_reg_modules/timers.sv" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer2 mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer2:timer_2 " "Elaborating entity \"timer2\" for hierarchy \"mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer2:timer_2\"" {  } { { "memory/hw_reg_modules/timers.sv" "timer_2" { Text "/work/system/memory/hw_reg_modules/timers.sv" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_interrupts mem_controller:memory\|io_controller:io\|dma_interrupts:d_interrupts " "Elaborating entity \"dma_interrupts\" for hierarchy \"mem_controller:memory\|io_controller:io\|dma_interrupts:d_interrupts\"" {  } { { "memory/io_controller.sv" "d_interrupts" { Text "/work/system/memory/io_controller.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psx_interrupts mem_controller:memory\|io_controller:io\|psx_interrupts:p_interrupts " "Elaborating entity \"psx_interrupts\" for hierarchy \"mem_controller:memory\|io_controller:io\|psx_interrupts:p_interrupts\"" {  } { { "memory/io_controller.sv" "p_interrupts" { Text "/work/system/memory/io_controller.sv" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller mem_controller:memory\|dma_controller:dma_c " "Elaborating entity \"dma_controller\" for hierarchy \"mem_controller:memory\|dma_controller:dma_c\"" {  } { { "memory/mem_controller.sv" "dma_c" { Text "/work/system/memory/mem_controller.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899251 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dma.sv(675) " "Verilog HDL Case Statement information at dma.sv(675): all case item expressions in this case statement are onehot" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 675 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1386360899260 "|system_top|mem_controller:memory|dma_controller:dma_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_channel mem_controller:memory\|dma_controller:dma_c\|dma_channel:dma0 " "Elaborating entity \"dma_channel\" for hierarchy \"mem_controller:memory\|dma_controller:dma_c\|dma_channel:dma0\"" {  } { { "memory/hw_reg_modules/dma.sv" "dma0" { Text "/work/system/memory/hw_reg_modules/dma.sv" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899261 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num_blocks dma.sv(114) " "Verilog HDL or VHDL warning at dma.sv(114): object \"num_blocks\" assigned a value but never read" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1386360899267 "|system_top|mem_controller:memory|dma_controller:dma_c|dma_channel:dma0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_o dma.sv(118) " "Verilog HDL or VHDL warning at dma.sv(118): object \"req_o\" assigned a value but never read" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1386360899267 "|system_top|mem_controller:memory|dma_controller:dma_c|dma_channel:dma0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dma.sv(257) " "Verilog HDL Case Statement warning at dma.sv(257): incomplete case statement has no default case item" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 257 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899267 "|system_top|mem_controller:memory|dma_controller:dma_c|dma_channel:dma0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dma.sv(439) " "Verilog HDL Case Statement warning at dma.sv(439): incomplete case statement has no default case item" {  } { { "memory/hw_reg_modules/dma.sv" "" { Text "/work/system/memory/hw_reg_modules/dma.sv" 439 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899267 "|system_top|mem_controller:memory|dma_controller:dma_c|dma_channel:dma0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_a2_sdram_0 mem_controller:memory\|qsys_sdram_a2_sdram_0:sdram " "Elaborating entity \"qsys_sdram_a2_sdram_0\" for hierarchy \"mem_controller:memory\|qsys_sdram_a2_sdram_0:sdram\"" {  } { { "memory/mem_controller.sv" "sdram" { Text "/work/system/memory/mem_controller.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_a2_sdram_0_input_efifo_module mem_controller:memory\|qsys_sdram_a2_sdram_0:sdram\|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module " "Elaborating entity \"qsys_sdram_a2_sdram_0_input_efifo_module\" for hierarchy \"mem_controller:memory\|qsys_sdram_a2_sdram_0:sdram\|qsys_sdram_a2_sdram_0_input_efifo_module:the_qsys_sdram_a2_sdram_0_input_efifo_module\"" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "the_qsys_sdram_a2_sdram_0_input_efifo_module" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_a2_altpll_0 mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll " "Elaborating entity \"qsys_sdram_a2_altpll_0\" for hierarchy \"mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll\"" {  } { { "memory/mem_controller.sv" "altpll" { Text "/work/system/memory/mem_controller.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_a2_altpll_0_stdsync_sv6 mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll\|qsys_sdram_a2_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"qsys_sdram_a2_altpll_0_stdsync_sv6\" for hierarchy \"mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll\|qsys_sdram_a2_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "stdsync2" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_a2_altpll_0_dffpipe_l2c mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll\|qsys_sdram_a2_altpll_0_stdsync_sv6:stdsync2\|qsys_sdram_a2_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"qsys_sdram_a2_altpll_0_dffpipe_l2c\" for hierarchy \"mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll\|qsys_sdram_a2_altpll_0_stdsync_sv6:stdsync2\|qsys_sdram_a2_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "dffpipe3" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_a2_altpll_0_altpll_l942 mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll\|qsys_sdram_a2_altpll_0_altpll_l942:sd1 " "Elaborating entity \"qsys_sdram_a2_altpll_0_altpll_l942\" for hierarchy \"mem_controller:memory\|qsys_sdram_a2_altpll_0:altpll\|qsys_sdram_a2_altpll_0_altpll_l942:sd1\"" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" "sd1" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mem_controller:memory\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mem_controller:memory\|altera_reset_controller:rst_controller\"" {  } { { "memory/mem_controller.sv" "rst_controller" { Text "/work/system/memory/mem_controller.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mem_controller:memory\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mem_controller:memory\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "memory/SDRAM/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/work/system/memory/SDRAM/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_interpreter mem_controller:memory\|addr_interpreter:addr_interp " "Elaborating entity \"addr_interpreter\" for hierarchy \"mem_controller:memory\|addr_interpreter:addr_interp\"" {  } { { "memory/mem_controller.sv" "addr_interp" { Text "/work/system/memory/mem_controller.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_PPORT addr_interp.sv(92) " "Verilog HDL or VHDL warning at addr_interp.sv(92): object \"in_PPORT\" assigned a value but never read" {  } { { "memory/addr_interp.sv" "" { Text "/work/system/memory/addr_interp.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1386360899301 "|system_top|mem_controller:memory|addr_interpreter:addr_interp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram_control vram_control:vc " "Elaborating entity \"vram_control\" for hierarchy \"vram_control:vc\"" {  } { { "system_top.sv" "vc" { Text "/work/system/system_top.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 10 vram_control.sv(108) " "Verilog HDL assignment warning at vram_control.sv(108): truncated value with size 20 to match size of target (10)" {  } { { "gpu_test/vram_control.sv" "" { Text "/work/system/gpu_test/vram_control.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899305 "|system_top|vram_control:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_out display_out:dc " "Elaborating entity \"display_out\" for hierarchy \"display_out:dc\"" {  } { { "system_top.sv" "dc" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_blk_o display_out.sv(32) " "Verilog HDL or VHDL warning at display_out.sv(32): object \"v_blk_o\" assigned a value but never read" {  } { { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1386360899308 "|system_top|display_out:dc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_blk_o display_out.sv(32) " "Verilog HDL or VHDL warning at display_out.sv(32): object \"h_blk_o\" assigned a value but never read" {  } { { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1386360899308 "|system_top|display_out:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 10 display_out.sv(89) " "Verilog HDL assignment warning at display_out.sv(89): truncated value with size 21 to match size of target (10)" {  } { { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899308 "|system_top|display_out:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga display_out:dc\|vga:v " "Elaborating entity \"vga\" for hierarchy \"display_out:dc\|vga:v\"" {  } { { "gpu_test/display_out.sv" "v" { Text "/work/system/gpu_test/display_out.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter display_out:dc\|vga:v\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"display_out:dc\|vga:v\|simple_counter:row_counter\"" {  } { { "gpu_test/vga.sv" "row_counter" { Text "/work/system/gpu_test/vga.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter display_out:dc\|vga:v\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"display_out:dc\|vga:v\|simple_counter:col_counter\"" {  } { { "gpu_test/vga.sv" "col_counter" { Text "/work/system/gpu_test/vga.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_hold display_out:dc\|row_hold:rh " "Elaborating entity \"row_hold\" for hierarchy \"display_out:dc\|row_hold:rh\"" {  } { { "gpu_test/display_out.sv" "rh" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\"" {  } { { "gpu_test/row_hold.v" "altsyncram_component" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\"" {  } { { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386360899324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component " "Instantiated megafunction \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386360899326 ""}  } { { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386360899326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77m1 " "Found entity 1: altsyncram_77m1" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360899404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360899404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77m1 display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated " "Elaborating entity \"altsyncram_77m1\" for hierarchy \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:gp " "Elaborating entity \"gpu\" for hierarchy \"gpu:gp\"" {  } { { "system_top.sv" "gp" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899409 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(327) " "Verilog HDL Case Statement warning at gpu_tx.sv(327): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 327 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 gpu_tx.sv(518) " "Verilog HDL assignment warning at gpu_tx.sv(518): truncated value with size 12 to match size of target (10)" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(539) " "Verilog HDL Case Statement warning at gpu_tx.sv(539): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 539 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(491) " "Verilog HDL Case Statement warning at gpu_tx.sv(491): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 491 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(684) " "Verilog HDL Case Statement warning at gpu_tx.sv(684): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 684 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1081) " "Verilog HDL Case Statement warning at gpu_tx.sv(1081): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1081 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1164) " "Verilog HDL Case Statement warning at gpu_tx.sv(1164): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1164 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1247) " "Verilog HDL Case Statement warning at gpu_tx.sv(1247): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1247 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1295) " "Verilog HDL Case Statement warning at gpu_tx.sv(1295): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1295 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1346) " "Verilog HDL Case Statement warning at gpu_tx.sv(1346): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1346 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1367) " "Verilog HDL Case Statement warning at gpu_tx.sv(1367): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1367 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1481) " "Verilog HDL Case Statement warning at gpu_tx.sv(1481): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1481 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1499) " "Verilog HDL Case Statement warning at gpu_tx.sv(1499): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1499 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 gpu_tx.sv(1630) " "Verilog HDL assignment warning at gpu_tx.sv(1630): truncated value with size 32 to match size of target (12)" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899480 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 gpu_tx.sv(1642) " "Verilog HDL assignment warning at gpu_tx.sv(1642): truncated value with size 32 to match size of target (12)" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(1679) " "Verilog HDL Case Statement warning at gpu_tx.sv(1679): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 1679 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "gpu_tx.sv(2389) " "Verilog HDL or VHDL warning at the gpu_tx.sv(2389): index expression is not wide enough to address all of the elements in the array" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2389 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "gpu_tx.sv(2392) " "Verilog HDL or VHDL warning at the gpu_tx.sv(2392): index expression is not wide enough to address all of the elements in the array" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2392 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "gpu_tx.sv(2395) " "Verilog HDL or VHDL warning at the gpu_tx.sv(2395): index expression is not wide enough to address all of the elements in the array" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2395 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "gpu_tx.sv(2398) " "Verilog HDL or VHDL warning at the gpu_tx.sv(2398): index expression is not wide enough to address all of the elements in the array" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2398 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(2384) " "Verilog HDL Case Statement warning at gpu_tx.sv(2384): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2384 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gpu_tx.sv(2733) " "Verilog HDL Case Statement warning at gpu_tx.sv(2733): incomplete case statement has no default case item" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2733 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1386360899481 "|system_top|gpu:gp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_16x32 gpu:gp\|fifo_16x32:cmd_fifo " "Elaborating entity \"fifo_16x32\" for hierarchy \"gpu:gp\|fifo_16x32:cmd_fifo\"" {  } { { "gpu_test/gpu_tx.sv" "cmd_fifo" { Text "/work/system/gpu_test/gpu_tx.sv" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(45) " "Verilog HDL assignment warning at fifo.sv(45): truncated value with size 32 to match size of target (5)" {  } { { "gpu_test/fifo.sv" "" { Text "/work/system/gpu_test/fifo.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899491 "|system_top|gpu:gp|fifo_16x32:cmd_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo.sv(49) " "Verilog HDL assignment warning at fifo.sv(49): truncated value with size 32 to match size of target (5)" {  } { { "gpu_test/fifo.sv" "" { Text "/work/system/gpu_test/fifo.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899491 "|system_top|gpu:gp|fifo_16x32:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_finder gpu:gp\|line_finder:lf_s0 " "Elaborating entity \"line_finder\" for hierarchy \"gpu:gp\|line_finder:lf_s0\"" {  } { { "gpu_test/gpu_tx.sv" "lf_s0" { Text "/work/system/gpu_test/gpu_tx.sv" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interp gpu:gp\|interp:in_u " "Elaborating entity \"interp\" for hierarchy \"gpu:gp\|interp:in_u\"" {  } { { "gpu_test/gpu_tx.sv" "in_u" { Text "/work/system/gpu_test/gpu_tx.sv" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 40 interp.sv(157) " "Verilog HDL assignment warning at interp.sv(157): truncated value with size 48 to match size of target (40)" {  } { { "gpu_test/interp.sv" "" { Text "/work/system/gpu_test/interp.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899543 "|system_top|gpu:gp|interp:in_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 40 interp.sv(158) " "Verilog HDL assignment warning at interp.sv(158): truncated value with size 48 to match size of target (40)" {  } { { "gpu_test/interp.sv" "" { Text "/work/system/gpu_test/interp.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899543 "|system_top|gpu:gp|interp:in_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 40 interp.sv(159) " "Verilog HDL assignment warning at interp.sv(159): truncated value with size 48 to match size of target (40)" {  } { { "gpu_test/interp.sv" "" { Text "/work/system/gpu_test/interp.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1386360899543 "|system_top|gpu:gp|interp:in_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_fill gpu:gp\|triangle_fill:tri_f\[0\].draw_tri_fill " "Elaborating entity \"triangle_fill\" for hierarchy \"gpu:gp\|triangle_fill:tri_f\[0\].draw_tri_fill\"" {  } { { "gpu_test/gpu_tx.sv" "tri_f\[0\].draw_tri_fill" { Text "/work/system/gpu_test/gpu_tx.sv" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1386360899645 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Processor:core\|halted " "Net \"Processor:core\|halted\" is missing source, defaulting to GND" {  } { { "cpu/Processor.v" "halted" { Text "/work/system/cpu/Processor.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1386360903900 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1386360903900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k224 " "Found entity 1: altsyncram_k224" {  } { { "db/altsyncram_k224.tdf" "" { Text "/work/system/db/altsyncram_k224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360907876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360907876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "/work/system/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/work/system/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uii " "Found entity 1: cntr_uii" {  } { { "db/cntr_uii.tdf" "" { Text "/work/system/db/cntr_uii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/work/system/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "/work/system/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "/work/system/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/work/system/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/work/system/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/work/system/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386360908980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386360908980 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1386360909421 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer2:timer_2\|src_clk " "Found clock multiplexer mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer2:timer_2\|src_clk" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 472 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1386360913218 "|system_top|mem_controller:memory|io_controller:io|psx_timers:timers|timer2:timer_2|src_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer0:timer_1\|src_clk " "Found clock multiplexer mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer0:timer_1\|src_clk" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 34 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1386360913218 "|system_top|mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_1|src_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer0:timer_0\|src_clk " "Found clock multiplexer mem_controller:memory\|io_controller:io\|psx_timers:timers\|timer0:timer_0\|src_clk" {  } { { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 34 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1386360913218 "|system_top|mem_controller:memory|io_controller:io|psx_timers:timers|timer0:timer_0|src_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1386360913218 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[0\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[1\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[2\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[3\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[4\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[5\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[6\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[7\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[8\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[9\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[10\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[11\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[12\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[13\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[14\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[15\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[16\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[17\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[18\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[19\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[20\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[21\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[22\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[23\] " "Synthesized away node \"display_out:dc\|row_hold:rh\|altsyncram:altsyncram_component\|altsyncram_77m1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_77m1.tdf" "" { Text "/work/system/db/altsyncram_77m1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gpu_test/row_hold.v" "" { Text "/work/system/gpu_test/row_hold.v" 90 0 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 55 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386360916435 "|system_top|display_out:dc|row_hold:rh|altsyncram:altsyncram_component|altsyncram_77m1:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1386360916435 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1386360916435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1386361251293 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "150 " "Inferred 150 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|ALU:ALU\|Mult0\"" {  } { { "cpu/ALU.v" "Mult0" { Text "/work/system/cpu/ALU.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu:gp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu:gp\|Mult0\"" {  } { { "gpu_test/gpu_tx.sv" "Mult0" { Text "/work/system/gpu_test/gpu_tx.sv" 2346 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|ALU:ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|ALU:ALU\|Mult1\"" {  } { { "cpu/ALU.v" "Mult1" { Text "/work/system/cpu/ALU.v" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Processor:core\|gte:CP2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Processor:core\|gte:CP2\|Mod0\"" {  } { { "gte/gte.sv" "Mod0" { Text "/work/system/gte/gte.sv" 852 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Processor:core\|gte:CP2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Processor:core\|gte:CP2\|Mod3\"" {  } { { "gte/gte.sv" "Mod3" { Text "/work/system/gte/gte.sv" 1502 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Processor:core\|gte:CP2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Processor:core\|gte:CP2\|Mod2\"" {  } { { "gte/gte.sv" "Mod2" { Text "/work/system/gte/gte.sv" 1273 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Processor:core\|gte:CP2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Processor:core\|gte:CP2\|Mod1\"" {  } { { "gte/gte.sv" "Mod1" { Text "/work/system/gte/gte.sv" 1013 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult96 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult96\"" {  } { { "gte/gte_defines.sv" "Mult96" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult72 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult72\"" {  } { { "gte/gte.sv" "Mult72" { Text "/work/system/gte/gte.sv" 1160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult21\"" {  } { { "gte/gte_defines.sv" "Mult21" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult60 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult60\"" {  } { { "gte/gte_defines.sv" "Mult60" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult127 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult127\"" {  } { { "gte/gte_defines.sv" "Mult127" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult130 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult130\"" {  } { { "gte/gte_defines.sv" "Mult130" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult111 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult111\"" {  } { { "gte/gte_defines.sv" "Mult111" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult108 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult108\"" {  } { { "gte/gte_defines.sv" "Mult108" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult97 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult97\"" {  } { { "gte/gte_defines.sv" "Mult97" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult22\"" {  } { { "gte/gte_defines.sv" "Mult22" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult61 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult61\"" {  } { { "gte/gte_defines.sv" "Mult61" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult73 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult73\"" {  } { { "gte/gte.sv" "Mult73" { Text "/work/system/gte/gte.sv" 1161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult128 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult128\"" {  } { { "gte/gte_defines.sv" "Mult128" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult131 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult131\"" {  } { { "gte/gte_defines.sv" "Mult131" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult112 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult112\"" {  } { { "gte/gte_defines.sv" "Mult112" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult109 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult109\"" {  } { { "gte/gte_defines.sv" "Mult109" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult121 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult121\"" {  } { { "gte/gte_defines.sv" "Mult121" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult132 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult132\"" {  } { { "gte/gte_defines.sv" "Mult132" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult114 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult114\"" {  } { { "gte/gte_defines.sv" "Mult114" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult117 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult117\"" {  } { { "gte/gte_defines.sv" "Mult117" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult74 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult74\"" {  } { { "gte/gte.sv" "Mult74" { Text "/work/system/gte/gte.sv" 1162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult23\"" {  } { { "gte/gte_defines.sv" "Mult23" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult62 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult62\"" {  } { { "gte/gte_defines.sv" "Mult62" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult98 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult98\"" {  } { { "gte/gte_defines.sv" "Mult98" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult129 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult129\"" {  } { { "gte/gte_defines.sv" "Mult129" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult113 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult113\"" {  } { { "gte/gte_defines.sv" "Mult113" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult110 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult110\"" {  } { { "gte/gte_defines.sv" "Mult110" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult77 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult77\"" {  } { { "gte/gte_defines.sv" "Mult77" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult75 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult75\"" {  } { { "gte/gte_defines.sv" "Mult75" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult76 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult76\"" {  } { { "gte/gte_defines.sv" "Mult76" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu:gp\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu:gp\|Mult10\"" {  } { { "gpu_test/gpu_tx.sv" "Mult10" { Text "/work/system/gpu_test/gpu_tx.sv" 2521 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu:gp\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu:gp\|Mult11\"" {  } { { "gpu_test/gpu_tx.sv" "Mult11" { Text "/work/system/gpu_test/gpu_tx.sv" 2522 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu:gp\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu:gp\|Mult12\"" {  } { { "gpu_test/gpu_tx.sv" "Mult12" { Text "/work/system/gpu_test/gpu_tx.sv" 2523 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult24\"" {  } { { "gte/gte_defines.sv" "Mult24" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult102 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult102\"" {  } { { "gte/gte_defines.sv" "Mult102" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult139 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult139\"" {  } { { "gte/gte_defines.sv" "Mult139" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult142 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult142\"" {  } { { "gte/gte_defines.sv" "Mult142" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult25\"" {  } { { "gte/gte_defines.sv" "Mult25" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult103 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult103\"" {  } { { "gte/gte_defines.sv" "Mult103" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult143 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult143\"" {  } { { "gte/gte_defines.sv" "Mult143" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult140 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult140\"" {  } { { "gte/gte_defines.sv" "Mult140" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult20\"" {  } { { "gte/gte_defines.sv" "Mult20" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult26\"" {  } { { "gte/gte_defines.sv" "Mult26" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult104 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult104\"" {  } { { "gte/gte_defines.sv" "Mult104" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult141 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult141\"" {  } { { "gte/gte_defines.sv" "Mult141" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult144 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult144\"" {  } { { "gte/gte_defines.sv" "Mult144" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult43\"" {  } { { "gte/gte_defines.sv" "Mult43" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult42\"" {  } { { "gte/gte_defines.sv" "Mult42" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult44\"" {  } { { "gte/gte_defines.sv" "Mult44" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gpu:gp\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gpu:gp\|Mult4\"" {  } { { "gpu_test/gpu_tx.sv" "Mult4" { Text "/work/system/gpu_test/gpu_tx.sv" 2511 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult99 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult99\"" {  } { { "gte/gte_defines.sv" "Mult99" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult27\"" {  } { { "gte/gte_defines.sv" "Mult27" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult33\"" {  } { { "gte/gte_defines.sv" "Mult33" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult105 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult105\"" {  } { { "gte/gte_defines.sv" "Mult105" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult30\"" {  } { { "gte/gte_defines.sv" "Mult30" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult36\"" {  } { { "gte/gte_defines.sv" "Mult36" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult51\"" {  } { { "gte/gte_defines.sv" "Mult51" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult54\"" {  } { { "gte/gte_defines.sv" "Mult54" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult48\"" {  } { { "gte/gte_defines.sv" "Mult48" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult15\"" {  } { { "gte/gte_defines.sv" "Mult15" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult9\"" {  } { { "gte/gte_defines.sv" "Mult9" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult12\"" {  } { { "gte/gte_defines.sv" "Mult12" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult93 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult93\"" {  } { { "gte/gte_defines.sv" "Mult93" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult87 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult87\"" {  } { { "gte/gte_defines.sv" "Mult87" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult90 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult90\"" {  } { { "gte/gte_defines.sv" "Mult90" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult136 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult136\"" {  } { { "gte/gte_defines.sv" "Mult136" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult133 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult133\"" {  } { { "gte/gte_defines.sv" "Mult133" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult6\"" {  } { { "gte/gte_defines.sv" "Mult6" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult0\"" {  } { { "gte/gte_defines.sv" "Mult0" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult3\"" {  } { { "gte/gte_defines.sv" "Mult3" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult8\"" {  } { { "gte/gte_defines.sv" "Mult8" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult14\"" {  } { { "gte/gte_defines.sv" "Mult14" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult11\"" {  } { { "gte/gte_defines.sv" "Mult11" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult17\"" {  } { { "gte/gte_defines.sv" "Mult17" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult2\"" {  } { { "gte/gte_defines.sv" "Mult2" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult5\"" {  } { { "gte/gte_defines.sv" "Mult5" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult16\"" {  } { { "gte/gte_defines.sv" "Mult16" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult10\"" {  } { { "gte/gte_defines.sv" "Mult10" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult13\"" {  } { { "gte/gte_defines.sv" "Mult13" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult100 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult100\"" {  } { { "gte/gte_defines.sv" "Mult100" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult28\"" {  } { { "gte/gte_defines.sv" "Mult28" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult34\"" {  } { { "gte/gte_defines.sv" "Mult34" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult106 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult106\"" {  } { { "gte/gte_defines.sv" "Mult106" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult31\"" {  } { { "gte/gte_defines.sv" "Mult31" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult37\"" {  } { { "gte/gte_defines.sv" "Mult37" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult55\"" {  } { { "gte/gte_defines.sv" "Mult55" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult52\"" {  } { { "gte/gte_defines.sv" "Mult52" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult49\"" {  } { { "gte/gte_defines.sv" "Mult49" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult88 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult88\"" {  } { { "gte/gte_defines.sv" "Mult88" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult91 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult91\"" {  } { { "gte/gte_defines.sv" "Mult91" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult94 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult94\"" {  } { { "gte/gte_defines.sv" "Mult94" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult137 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult137\"" {  } { { "gte/gte_defines.sv" "Mult137" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult134 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult134\"" {  } { { "gte/gte_defines.sv" "Mult134" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult7\"" {  } { { "gte/gte_defines.sv" "Mult7" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult1\"" {  } { { "gte/gte_defines.sv" "Mult1" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult4\"" {  } { { "gte/gte_defines.sv" "Mult4" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult18\"" {  } { { "gte/gte_defines.sv" "Mult18" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult124 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult124\"" {  } { { "gte/gte_defines.sv" "Mult124" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult125 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult125\"" {  } { { "gte/gte_defines.sv" "Mult125" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult122 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult122\"" {  } { { "gte/gte_defines.sv" "Mult122" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult123 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult123\"" {  } { { "gte/gte_defines.sv" "Mult123" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult126 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult126\"" {  } { { "gte/gte_defines.sv" "Mult126" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult138 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult138\"" {  } { { "gte/gte_defines.sv" "Mult138" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult115 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult115\"" {  } { { "gte/gte_defines.sv" "Mult115" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult116 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult116\"" {  } { { "gte/gte_defines.sv" "Mult116" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult118 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult118\"" {  } { { "gte/gte_defines.sv" "Mult118" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult119 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult119\"" {  } { { "gte/gte_defines.sv" "Mult119" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult120 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult120\"" {  } { { "gte/gte_defines.sv" "Mult120" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult53\"" {  } { { "gte/gte_defines.sv" "Mult53" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult56\"" {  } { { "gte/gte_defines.sv" "Mult56" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult50\"" {  } { { "gte/gte_defines.sv" "Mult50" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult29\"" {  } { { "gte/gte_defines.sv" "Mult29" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult107 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult107\"" {  } { { "gte/gte_defines.sv" "Mult107" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult35\"" {  } { { "gte/gte_defines.sv" "Mult35" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult32\"" {  } { { "gte/gte_defines.sv" "Mult32" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult38\"" {  } { { "gte/gte_defines.sv" "Mult38" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult101 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult101\"" {  } { { "gte/gte_defines.sv" "Mult101" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult95 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult95\"" {  } { { "gte/gte_defines.sv" "Mult95" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult89 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult89\"" {  } { { "gte/gte_defines.sv" "Mult89" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult92 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult92\"" {  } { { "gte/gte_defines.sv" "Mult92" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult135 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult135\"" {  } { { "gte/gte_defines.sv" "Mult135" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult19\"" {  } { { "gte/gte_defines.sv" "Mult19" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult47\"" {  } { { "gte/gte_defines.sv" "Mult47" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult86 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult86\"" {  } { { "gte/gte_defines.sv" "Mult86" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult83 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult83\"" {  } { { "gte/gte_defines.sv" "Mult83" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult80 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult80\"" {  } { { "gte/gte_defines.sv" "Mult80" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult68 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult68\"" {  } { { "gte/gte_defines.sv" "Mult68" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult71 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult71\"" {  } { { "gte/gte_defines.sv" "Mult71" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult65 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult65\"" {  } { { "gte/gte_defines.sv" "Mult65" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult84 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult84\"" {  } { { "gte/gte_defines.sv" "Mult84" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult45\"" {  } { { "gte/gte_defines.sv" "Mult45" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult78 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult78\"" {  } { { "gte/gte_defines.sv" "Mult78" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult81 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult81\"" {  } { { "gte/gte_defines.sv" "Mult81" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult79 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult79\"" {  } { { "gte/gte_defines.sv" "Mult79" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult82 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult82\"" {  } { { "gte/gte_defines.sv" "Mult82" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult46\"" {  } { { "gte/gte_defines.sv" "Mult46" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult85 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult85\"" {  } { { "gte/gte_defines.sv" "Mult85" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult70 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult70\"" {  } { { "gte/gte_defines.sv" "Mult70" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult67 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult67\"" {  } { { "gte/gte_defines.sv" "Mult67" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult64 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult64\"" {  } { { "gte/gte_defines.sv" "Mult64" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult66 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult66\"" {  } { { "gte/gte_defines.sv" "Mult66" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult69 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult69\"" {  } { { "gte/gte_defines.sv" "Mult69" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Processor:core\|gte:CP2\|Mult63 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Processor:core\|gte:CP2\|Mult63\"" {  } { { "gte/gte_defines.sv" "Mult63" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1386361339727 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1386361339727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Processor:core\|ALU:ALU\|lpm_mult:Mult0\"" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361339789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"Processor:core\|ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339790 ""}  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361339790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/work/system/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361339843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361339843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gpu:gp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gpu:gp\|lpm_mult:Mult0\"" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2346 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361339853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gpu:gp\|lpm_mult:Mult0 " "Instantiated megafunction \"gpu:gp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361339853 ""}  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2346 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361339853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.tdf" "" { Text "/work/system/db/mult_rbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|ALU:ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Processor:core\|ALU:ALU\|lpm_mult:Mult1\"" {  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|ALU:ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"Processor:core\|ALU:ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340017 ""}  } { { "cpu/ALU.v" "" { Text "/work/system/cpu/ALU.v" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/work/system/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_divide:Mod0\"" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 852 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_divide:Mod0 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340077 ""}  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 852 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/work/system/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/work/system/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/work/system/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_divide:Mod3\"" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1502 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_divide:Mod3 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340164 ""}  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1502 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "/work/system/db/lpm_divide_j9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/work/system/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "/work/system/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_divide:Mod2\"" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1273 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_divide:Mod2 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340249 ""}  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1273 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_divide:Mod1\"" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1013 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_divide:Mod1 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340262 ""}  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1013 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_mult:Mult96 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_mult:Mult96\"" {  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_mult:Mult96 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_mult:Mult96\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340275 ""}  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qbt " "Found entity 1: mult_qbt" {  } { { "db/mult_qbt.tdf" "" { Text "/work/system/db/mult_qbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_mult:Mult72 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_mult:Mult72\"" {  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_mult:Mult72 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_mult:Mult72\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340333 ""}  } { { "gte/gte.sv" "" { Text "/work/system/gte/gte.sv" 1160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pbt " "Found entity 1: mult_pbt" {  } { { "db/mult_pbt.tdf" "" { Text "/work/system/db/mult_pbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_mult:Mult127 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_mult:Mult127\"" {  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_mult:Mult127 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_mult:Mult127\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340404 ""}  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_adt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_adt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_adt " "Found entity 1: mult_adt" {  } { { "db/mult_adt.tdf" "" { Text "/work/system/db/mult_adt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_mult:Mult130 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_mult:Mult130\"" {  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_mult:Mult130 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_mult:Mult130\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340464 ""}  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_mult:Mult111 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_mult:Mult111\"" {  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_mult:Mult111 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_mult:Mult111\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340474 ""}  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:core\|gte:CP2\|lpm_mult:Mult108 " "Elaborated megafunction instantiation \"Processor:core\|gte:CP2\|lpm_mult:Mult108\"" {  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:core\|gte:CP2\|lpm_mult:Mult108 " "Instantiated megafunction \"Processor:core\|gte:CP2\|lpm_mult:Mult108\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340486 ""}  } { { "gte/gte_defines.sv" "" { Text "/work/system/gte/gte_defines.sv" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gpu:gp\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"gpu:gp\|lpm_mult:Mult10\"" {  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2521 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1386361340639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gpu:gp\|lpm_mult:Mult10 " "Instantiated megafunction \"gpu:gp\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1386361340640 ""}  } { { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2521 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1386361340640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kbt " "Found entity 1: mult_kbt" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1386361340689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1386361340689 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|w193w\[0\] " "Synthesized away node \"gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|w193w\[0\]\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 56 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2521 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult10|mult_kbt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|w193w\[0\] " "Synthesized away node \"gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|w193w\[0\]\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 56 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2522 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult11|mult_kbt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|w193w\[0\] " "Synthesized away node \"gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|w193w\[0\]\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 56 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2523 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult12|mult_kbt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|mac_mult1 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|mac_mult1\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 38 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2521 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult10|mult_kbt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|mac_mult1 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|mac_mult1\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 38 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2522 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult11|mult_kbt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|mac_mult1 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|mac_mult1\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 38 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2523 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult12|mult_kbt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|mac_out4 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|mac_out4\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2521 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult10|mult_kbt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|w187w\[0\] " "Synthesized away node \"gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|w187w\[0\]\"" {  } { { "db/mult_rbt.tdf" "" { Text "/work/system/db/mult_rbt.tdf" 56 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2511 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult4|mult_rbt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|mac_out4 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|mac_out4\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2522 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult11|mult_kbt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|mac_out4 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|mac_out4\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2523 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult12|mult_kbt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|mac_mult3 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult10\|mult_kbt:auto_generated\|mac_mult3\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2521 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult10|mult_kbt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|mac_mult1 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|mac_mult1\"" {  } { { "db/mult_rbt.tdf" "" { Text "/work/system/db/mult_rbt.tdf" 38 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2511 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult4|mult_rbt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|mac_mult3 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult11\|mult_kbt:auto_generated\|mac_mult3\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2522 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult11|mult_kbt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|mac_mult3 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult12\|mult_kbt:auto_generated\|mac_mult3\"" {  } { { "db/mult_kbt.tdf" "" { Text "/work/system/db/mult_kbt.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2523 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult12|mult_kbt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|mac_out4 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|mac_out4\"" {  } { { "db/mult_rbt.tdf" "" { Text "/work/system/db/mult_rbt.tdf" 61 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2511 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult4|mult_rbt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|mac_mult3 " "Synthesized away node \"gpu:gp\|lpm_mult:Mult4\|mult_rbt:auto_generated\|mac_mult3\"" {  } { { "db/mult_rbt.tdf" "" { Text "/work/system/db/mult_rbt.tdf" 47 2 0 } } { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 2511 -1 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 239 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1386361350111 "|system_top|gpu:gp|lpm_mult:Mult4|mult_rbt:auto_generated|mac_mult3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1386361350111 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1386361350111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1386361352269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1386361353777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1386361355570 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "505 " "Ignored 505 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "505 " "Ignored 505 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1386361356164 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1386361356164 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] GND pin " "The pin \"GPIO\[0\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[2\] GND pin " "The pin \"GPIO\[2\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[7\] GND pin " "The pin \"GPIO\[7\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[17\] GND pin " "The pin \"GPIO\[17\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[18\] GND pin " "The pin \"GPIO\[18\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] VCC pin " "The pin \"GPIO\[26\]\" is fed by VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] VCC pin " "The pin \"GPIO\[29\]\" is fed by VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[34\] GND pin " "The pin \"GPIO\[34\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[35\] GND pin " "The pin \"GPIO\[35\]\" is fed by GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1386361356664 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1386361356664 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 424 -1 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 306 -1 0 } } { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 338 -1 0 } } { "memory/SDRAM/submodules/altera_reset_synchronizer.v" "" { Text "/work/system/memory/SDRAM/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "gpu_test/display_out.sv" "" { Text "/work/system/gpu_test/display_out.sv" 112 -1 0 } } { "gpu_test/gpu_tx.sv" "" { Text "/work/system/gpu_test/gpu_tx.sv" 208 -1 0 } } { "cpu/Processor.v" "" { Text "/work/system/cpu/Processor.v" 203 -1 0 } } { "memory/io_controller.sv" "" { Text "/work/system/memory/io_controller.sv" 411 -1 0 } } { "memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" "" { Text "/work/system/memory/SDRAM/submodules/qsys_sdram_a2_sdram_0.v" 288 -1 0 } } { "cpu/Register.v" "" { Text "/work/system/cpu/Register.v" 24 -1 0 } } { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 120 -1 0 } } { "memory/hw_reg_modules/timers.sv" "" { Text "/work/system/memory/hw_reg_modules/timers.sv" 570 -1 0 } } { "memory/hw_reg_modules/joy_controller.sv" "" { Text "/work/system/memory/hw_reg_modules/joy_controller.sv" 302 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1386361358219 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1386361358219 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1386361393311 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1386361393311 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1386361393311 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] VCC " "Pin \"LEDR\[2\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] VCC " "Pin \"LEDR\[6\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] VCC " "Pin \"LEDR\[10\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] VCC " "Pin \"LEDR\[11\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] VCC " "Pin \"LEDR\[12\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] VCC " "Pin \"LEDR\[13\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] VCC " "Pin \"LEDR\[14\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] VCC " "Pin \"LEDR\[15\]\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361393316 "|system_top|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1386361393316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4031 " "4031 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1386361475902 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~2 " "Logic cell \"Processor:core\|gte:CP2\|Add57~2\"" {  } { { "gte/gte_defines.sv" "Add57~2" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~4 " "Logic cell \"Processor:core\|gte:CP2\|Add57~4\"" {  } { { "gte/gte_defines.sv" "Add57~4" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~2 " "Logic cell \"Processor:core\|gte:CP2\|Add59~2\"" {  } { { "gte/gte_defines.sv" "Add59~2" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~4 " "Logic cell \"Processor:core\|gte:CP2\|Add59~4\"" {  } { { "gte/gte_defines.sv" "Add59~4" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~8 " "Logic cell \"Processor:core\|gte:CP2\|Add59~8\"" {  } { { "gte/gte_defines.sv" "Add59~8" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~10 " "Logic cell \"Processor:core\|gte:CP2\|Add57~10\"" {  } { { "gte/gte_defines.sv" "Add57~10" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~12 " "Logic cell \"Processor:core\|gte:CP2\|Add57~12\"" {  } { { "gte/gte_defines.sv" "Add57~12" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~14 " "Logic cell \"Processor:core\|gte:CP2\|Add57~14\"" {  } { { "gte/gte_defines.sv" "Add57~14" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~2 " "Logic cell \"Processor:core\|gte:CP2\|Add61~2\"" {  } { { "gte/gte_defines.sv" "Add61~2" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~6 " "Logic cell \"Processor:core\|gte:CP2\|Add61~6\"" {  } { { "gte/gte_defines.sv" "Add61~6" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~8 " "Logic cell \"Processor:core\|gte:CP2\|Add61~8\"" {  } { { "gte/gte_defines.sv" "Add61~8" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~16 " "Logic cell \"Processor:core\|gte:CP2\|Add57~16\"" {  } { { "gte/gte_defines.sv" "Add57~16" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~18 " "Logic cell \"Processor:core\|gte:CP2\|Add57~18\"" {  } { { "gte/gte_defines.sv" "Add57~18" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~10 " "Logic cell \"Processor:core\|gte:CP2\|Add61~10\"" {  } { { "gte/gte_defines.sv" "Add61~10" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~12 " "Logic cell \"Processor:core\|gte:CP2\|Add61~12\"" {  } { { "gte/gte_defines.sv" "Add61~12" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~10 " "Logic cell \"Processor:core\|gte:CP2\|Add59~10\"" {  } { { "gte/gte_defines.sv" "Add59~10" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~12 " "Logic cell \"Processor:core\|gte:CP2\|Add59~12\"" {  } { { "gte/gte_defines.sv" "Add59~12" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~14 " "Logic cell \"Processor:core\|gte:CP2\|Add59~14\"" {  } { { "gte/gte_defines.sv" "Add59~14" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~20 " "Logic cell \"Processor:core\|gte:CP2\|Add57~20\"" {  } { { "gte/gte_defines.sv" "Add57~20" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~14 " "Logic cell \"Processor:core\|gte:CP2\|Add61~14\"" {  } { { "gte/gte_defines.sv" "Add61~14" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~22 " "Logic cell \"Processor:core\|gte:CP2\|Add57~22\"" {  } { { "gte/gte_defines.sv" "Add57~22" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~24 " "Logic cell \"Processor:core\|gte:CP2\|Add57~24\"" {  } { { "gte/gte_defines.sv" "Add57~24" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~26 " "Logic cell \"Processor:core\|gte:CP2\|Add57~26\"" {  } { { "gte/gte_defines.sv" "Add57~26" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~28 " "Logic cell \"Processor:core\|gte:CP2\|Add57~28\"" {  } { { "gte/gte_defines.sv" "Add57~28" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~16 " "Logic cell \"Processor:core\|gte:CP2\|Add59~16\"" {  } { { "gte/gte_defines.sv" "Add59~16" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~18 " "Logic cell \"Processor:core\|gte:CP2\|Add59~18\"" {  } { { "gte/gte_defines.sv" "Add59~18" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~20 " "Logic cell \"Processor:core\|gte:CP2\|Add59~20\"" {  } { { "gte/gte_defines.sv" "Add59~20" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~16 " "Logic cell \"Processor:core\|gte:CP2\|Add61~16\"" {  } { { "gte/gte_defines.sv" "Add61~16" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~18 " "Logic cell \"Processor:core\|gte:CP2\|Add61~18\"" {  } { { "gte/gte_defines.sv" "Add61~18" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~20 " "Logic cell \"Processor:core\|gte:CP2\|Add61~20\"" {  } { { "gte/gte_defines.sv" "Add61~20" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~22 " "Logic cell \"Processor:core\|gte:CP2\|Add59~22\"" {  } { { "gte/gte_defines.sv" "Add59~22" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~24 " "Logic cell \"Processor:core\|gte:CP2\|Add59~24\"" {  } { { "gte/gte_defines.sv" "Add59~24" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~30 " "Logic cell \"Processor:core\|gte:CP2\|Add57~30\"" {  } { { "gte/gte_defines.sv" "Add57~30" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~22 " "Logic cell \"Processor:core\|gte:CP2\|Add61~22\"" {  } { { "gte/gte_defines.sv" "Add61~22" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~24 " "Logic cell \"Processor:core\|gte:CP2\|Add61~24\"" {  } { { "gte/gte_defines.sv" "Add61~24" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~26 " "Logic cell \"Processor:core\|gte:CP2\|Add59~26\"" {  } { { "gte/gte_defines.sv" "Add59~26" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~32 " "Logic cell \"Processor:core\|gte:CP2\|Add57~32\"" {  } { { "gte/gte_defines.sv" "Add57~32" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~26 " "Logic cell \"Processor:core\|gte:CP2\|Add61~26\"" {  } { { "gte/gte_defines.sv" "Add61~26" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~34 " "Logic cell \"Processor:core\|gte:CP2\|Add57~34\"" {  } { { "gte/gte_defines.sv" "Add57~34" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~28 " "Logic cell \"Processor:core\|gte:CP2\|Add61~28\"" {  } { { "gte/gte_defines.sv" "Add61~28" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~28 " "Logic cell \"Processor:core\|gte:CP2\|Add59~28\"" {  } { { "gte/gte_defines.sv" "Add59~28" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~30 " "Logic cell \"Processor:core\|gte:CP2\|Add59~30\"" {  } { { "gte/gte_defines.sv" "Add59~30" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~36 " "Logic cell \"Processor:core\|gte:CP2\|Add57~36\"" {  } { { "gte/gte_defines.sv" "Add57~36" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~30 " "Logic cell \"Processor:core\|gte:CP2\|Add61~30\"" {  } { { "gte/gte_defines.sv" "Add61~30" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~38 " "Logic cell \"Processor:core\|gte:CP2\|Add57~38\"" {  } { { "gte/gte_defines.sv" "Add57~38" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~32 " "Logic cell \"Processor:core\|gte:CP2\|Add59~32\"" {  } { { "gte/gte_defines.sv" "Add59~32" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~34 " "Logic cell \"Processor:core\|gte:CP2\|Add59~34\"" {  } { { "gte/gte_defines.sv" "Add59~34" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~32 " "Logic cell \"Processor:core\|gte:CP2\|Add61~32\"" {  } { { "gte/gte_defines.sv" "Add61~32" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~34 " "Logic cell \"Processor:core\|gte:CP2\|Add61~34\"" {  } { { "gte/gte_defines.sv" "Add61~34" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~40 " "Logic cell \"Processor:core\|gte:CP2\|Add57~40\"" {  } { { "gte/gte_defines.sv" "Add57~40" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~36 " "Logic cell \"Processor:core\|gte:CP2\|Add59~36\"" {  } { { "gte/gte_defines.sv" "Add59~36" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~36 " "Logic cell \"Processor:core\|gte:CP2\|Add61~36\"" {  } { { "gte/gte_defines.sv" "Add61~36" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~38 " "Logic cell \"Processor:core\|gte:CP2\|Add59~38\"" {  } { { "gte/gte_defines.sv" "Add59~38" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~38 " "Logic cell \"Processor:core\|gte:CP2\|Add61~38\"" {  } { { "gte/gte_defines.sv" "Add61~38" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~42 " "Logic cell \"Processor:core\|gte:CP2\|Add57~42\"" {  } { { "gte/gte_defines.sv" "Add57~42" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~40 " "Logic cell \"Processor:core\|gte:CP2\|Add59~40\"" {  } { { "gte/gte_defines.sv" "Add59~40" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~44 " "Logic cell \"Processor:core\|gte:CP2\|Add57~44\"" {  } { { "gte/gte_defines.sv" "Add57~44" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~40 " "Logic cell \"Processor:core\|gte:CP2\|Add61~40\"" {  } { { "gte/gte_defines.sv" "Add61~40" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~46 " "Logic cell \"Processor:core\|gte:CP2\|Add57~46\"" {  } { { "gte/gte_defines.sv" "Add57~46" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~42 " "Logic cell \"Processor:core\|gte:CP2\|Add59~42\"" {  } { { "gte/gte_defines.sv" "Add59~42" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~44 " "Logic cell \"Processor:core\|gte:CP2\|Add59~44\"" {  } { { "gte/gte_defines.sv" "Add59~44" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~42 " "Logic cell \"Processor:core\|gte:CP2\|Add61~42\"" {  } { { "gte/gte_defines.sv" "Add61~42" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~44 " "Logic cell \"Processor:core\|gte:CP2\|Add61~44\"" {  } { { "gte/gte_defines.sv" "Add61~44" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~48 " "Logic cell \"Processor:core\|gte:CP2\|Add59~48\"" {  } { { "gte/gte_defines.sv" "Add59~48" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~48 " "Logic cell \"Processor:core\|gte:CP2\|Add57~48\"" {  } { { "gte/gte_defines.sv" "Add57~48" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~46 " "Logic cell \"Processor:core\|gte:CP2\|Add61~46\"" {  } { { "gte/gte_defines.sv" "Add61~46" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~50 " "Logic cell \"Processor:core\|gte:CP2\|Add59~50\"" {  } { { "gte/gte_defines.sv" "Add59~50" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~50 " "Logic cell \"Processor:core\|gte:CP2\|Add57~50\"" {  } { { "gte/gte_defines.sv" "Add57~50" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~50 " "Logic cell \"Processor:core\|gte:CP2\|Add61~50\"" {  } { { "gte/gte_defines.sv" "Add61~50" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~52 " "Logic cell \"Processor:core\|gte:CP2\|Add59~52\"" {  } { { "gte/gte_defines.sv" "Add59~52" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~52 " "Logic cell \"Processor:core\|gte:CP2\|Add57~52\"" {  } { { "gte/gte_defines.sv" "Add57~52" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~52 " "Logic cell \"Processor:core\|gte:CP2\|Add61~52\"" {  } { { "gte/gte_defines.sv" "Add61~52" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add59~54 " "Logic cell \"Processor:core\|gte:CP2\|Add59~54\"" {  } { { "gte/gte_defines.sv" "Add59~54" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add57~54 " "Logic cell \"Processor:core\|gte:CP2\|Add57~54\"" {  } { { "gte/gte_defines.sv" "Add57~54" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""} { "Info" "ISCL_SCL_CELL_NAME" "Processor:core\|gte:CP2\|Add61~54 " "Logic cell \"Processor:core\|gte:CP2\|Add61~54\"" {  } { { "gte/gte_defines.sv" "Add61~54" { Text "/work/system/gte/gte_defines.sv" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1386361476209 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1386361476209 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1386361477147 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1386361477147 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1386361480968 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1386361480968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1386361481081 "|system_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1386361481081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/work/system/output_files/system_top.map.smsg " "Generated suppressed messages file /work/system/output_files/system_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1386361482162 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 481 493 0 0 12 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 481 of its 493 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1386361486428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1386361488183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1386361488183 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_psx:pl\|altpll:altpll_component\|pll_psx_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_psx:pl\|altpll:altpll_component\|pll_psx_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_psx_altpll.v" "" { Text "/work/system/db/pll_psx_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "gpu_test/pll_psx.v" "" { Text "/work/system/gpu_test/pll_psx.v" 111 0 0 } } { "system_top.sv" "" { Text "/work/system/system_top.sv" 94 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1386361489992 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "system_top.sv" "" { Text "/work/system/system_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1386361493069 "|system_top|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1386361493069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57883 " "Implemented 57883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1386361493071 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1386361493071 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1386361493071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56520 " "Implemented 56520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1386361493071 ""} { "Info" "ICUT_CUT_TM_RAMS" "854 " "Implemented 854 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1386361493071 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1386361493071 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "298 " "Implemented 298 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1386361493071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1386361493071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 360 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 360 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1225 " "Peak virtual memory: 1225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1386361493414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 15:24:53 2013 " "Processing ended: Fri Dec  6 15:24:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1386361493414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:59 " "Elapsed time: 00:09:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1386361493414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:59 " "Total CPU time (on all processors): 00:09:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1386361493414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1386361493414 ""}
