                  TJA1049
                  High-speed CAN transceiver with Standby mode
                  Rev. 6 ‚Äî 15 January 2018                                          Product data sheet
1. General description
              The TJA1049 high-speed CAN transceiver provides an interface between a Controller
              Area Network (CAN) protocol controller and the physical two-wire CAN bus. The
              transceiver is designed for high-speed CAN applications in the automotive industry,
              supplying the differential transmit and receive capability to (a microcontroller with) a CAN
              protocol controller.
              The TJA1049 belongs to the third generation of high-speed CAN transceivers from NXP
              Semiconductors, offering significant improvements over first- and second-generation
              devices such as the TJA1040. It offers improved ElectroMagnetic Compatibility (EMC)
              and ElectroStatic Discharge (ESD) performance, and also features:
                ‚Ä¢ Ideal passive behavior to the CAN bus when the supply voltage is off
                ‚Ä¢ A very low-current Standby mode with bus wake-up capability
                ‚Ä¢ TJA1049T/3 and TJA1049TK/3 can be interfaced directly to microcontrollers with
                   supply voltages from 3 V to 5 V
              The TJA1049 implements the CAN physical layer as defined in ISO 11898-2:2016 and
              SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the
              CAN FD fast phase at data rates up to 5 Mbit/s.
              These features make the TJA1049 an excellent choice for all types of HS-CAN networks,
              in nodes that require a low-power mode with wake-up capability via the CAN bus.
2. Features and benefits
          2.1 General
              ÔÅÆ   ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant
              ÔÅÆ   Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase
              ÔÅÆ   Suitable for 12 V and 24 V systems
              ÔÅÆ   Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
              ÔÅÆ   VIO input on TJA1049T/3 and TJA1049TK/3 allows for direct interfacing with 3 V to 5 V
                  microcontrollers
              ÔÅÆ   SPLIT voltage output on TJA1049T and TJA1049TK for stabilizing recessive bus level
              ÔÅÆ   Both variants available in SO8 and HVSON8 packages
              ÔÅÆ   Leadless HVSON8 package (3.0 mm ÔÇ¥ 3.0 mm) with improved Automated Optical
                  Inspection (AOI) capability
              ÔÅÆ   AEC-Q100 qualified
              ÔÅÆ   Dark green product (halogen free and Restriction of Hazardous Substances (RoHS)
                  compliant)


NXP Semiconductors                                                                                                                   TJA1049
                                                                                         High-speed CAN transceiver with Standby mode
                   2.2 Low-power management
                           ÔÅÆ Very low-current Standby mode with host and bus wake-up capability
                           ÔÅÆ Functional behavior predictable under all supply conditions
                           ÔÅÆ Transceiver disengages from the bus when not powered up (zero load)
                   2.3 Protection
                           ÔÅÆ   High ESD handling capability on the bus pins
                           ÔÅÆ   Bus pins protected against transients in automotive environments
                           ÔÅÆ   Transmit Data (TXD) dominant time-out function
                           ÔÅÆ   Bus-dominant time-out function in Standby mode
                           ÔÅÆ   Undervoltage detection on pins VCC and VIO
                           ÔÅÆ   Thermally protected
3. Quick reference data
Table 1.    Quick reference data
 Symbol        Parameter                                  Conditions                                                     Min        Typ        Max            Unit
 VCC           supply voltage                                                                                            4.75       -          5.25           V
 VIO           supply voltage on pin VIO                                                                                 2.8        -          5.5            V
 Vuvd(VCC)     undervoltage detection voltage                                                                            3.5        -          4.75           V
               on pin VCC
 Vuvd(VIO)     undervoltage detection voltage                                                                            1.3        2.0        2.7            V
               on pin VIO
 ICC           supply current                             Standby mode: TJA1049T, TJA1049TK                              -          10         15             ÔÅ≠A
                                                          Standby mode: TJA1049T/3, TJA1049TK/3                          -          -          5              ÔÅ≠A
                                                          Normal mode; bus recessive                                     2.5        5          7.5            mA
                                                          Normal mode; bus dominant                                      20         45         65             mA
 IIO           supply current on pin VIO                  Standby mode                                                   5          -          14             ÔÅ≠A
                                                          Normal mode; bus recessive                                     15         80         200            ÔÅ≠A
                                                          Normal mode; bus dominant                                      -          350        1000           ÔÅ≠A
 VESD          electrostatic discharge voltage            IEC 61000-4-2 at pins CANH and CANL                            ÔÄ≠8         -          +8             kV
 VCANH         voltage on pin CANH                                                                                       ÔÄ≠58        -          +58            V
 VCANL         voltage on pin CANL                                                                                       ÔÄ≠58        -          +58            V
 VSPLIT        voltage on pin SPLIT                                                                                      ÔÄ≠58        -          +58            V
 Tvj           virtual junction temperature                                                                              ÔÄ≠40        -          +150           ÔÇ∞C
TJA1049                                     All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                        Rev. 6 ‚Äî 15 January 2018                                                                              2 of 27


NXP Semiconductors                                                                                                                  TJA1049
                                                                                         High-speed CAN transceiver with Standby mode
4. Ordering information
Table 2.     Ordering information
 Type number[1]      Package
                     Name          Description                                                                                               Version
 TJA1049T            SO8           plastic small outline package; 8 leads; body width 3.9 mm                                                 SOT96-1
 TJA1049TK           HVSON8        plastic thermal enhanced very thin small outline package; no leads;                                       SOT782-1
                                   8 terminals; body 3 ÔÇ¥ 3 ÔÇ¥ 0.85 mm
 TJA1049T/3          SO8           plastic small outline package; 8 leads; body width 3.9 mm                                                 SOT96-1
 TJA1049TK/3         HVSON8        plastic thermal enhanced very thin small outline package; no leads;                                       SOT782-1
                                   8 terminals; body 3 ÔÇ¥ 3 ÔÇ¥ 0.85 mm
[1]   TJA1049T and TJA1049TK with SPLIT pin; TJA1049T/3 and TJA1049TK/3 with VIO pin.
TJA1049                                     All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                        Rev. 6 ‚Äî 15 January 2018                                                                              3 of 27


NXP Semiconductors                                                                                                              TJA1049
                                                                                 High-speed CAN transceiver with Standby mode
5. Block diagram
                                                                         9,2                         9&&
                                                                                                        
                                                                                                               9&&       7-$
                                                       7(03(5$785(
                                                        3527(&7,21
                                   9,2   
                                                                                                                                           
                                                                                                                                                   &$1+
                                                                                                  6/23(
                                                                                               &21752/
                                                                                                   $1'
                       7;'                                 7,0(287                                                                        
                                                                                                 '5,9(5                                            &$1/
                                   9,2 
                                                              02'(
                       67%                                                                                                                 
                                                           &21752/                                 63/,7                                           63/,7
                                                               08;
                                                              $1'
                       5;'
                                                            '5,9(5
                                                                                               :$.(83
                                                                                                  ),/7(5
                                                                                              
                                                                                                                                 DDD
                                                                                         *1'
                        (1) In a transceiver with a SPLIT pin, the VIO input is internally connected to VCC.
                   Fig 1.   Block diagram
TJA1049                             All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                Rev. 6 ‚Äî 15 January 2018                                                                                  4 of 27


NXP Semiconductors                                                                                                                               TJA1049
                                                                                        High-speed CAN transceiver with Standby mode
6. Pinning information
                   6.1 Pinning
                                                 TJA1049                                                               WHUPLQDO        7-$7.
                                                                                                                      LQGH[DUHD
                                 TXD    1                               8    STB                                                  7;'                      67%
                                 GND    2                               7    CANH                                                 *1'                      &$1+
                                                                                                                                  9&&                      &$1/
                                  VCC   3                               6    CANL
                                                                                                                                  5;'                      63/,7
                                 RXD    4                               5    SPLIT
                                                                                                                                                 DDD
                                                       015aaa166                                                                     7UDQVSDUHQWWRSYLHZ
                               a. TJA1049T: SO8 package                                                             b. TJA1049TK: HVSON8 package
                                              7-$7                                                               WHUPLQDO       7-$7.
                                                                                                                      LQGH[DUHD
                                  7;'                                      67%                                                  7;'                      67%
                                 *1'                                       &$1+                                                 *1'                      &$1+
                                                                                                                                  9&&                      &$1/
                                  9&&                                      &$1/
                                                                                                                                  5;'                      9,2
                                 5;'                                       9,2
                                                                                                                                                 DDD
                                                        DDD                                                                    7UDQVSDUHQWWRSYLHZ
                               c. TJA1049T/3: SO8 package                                                           d. TJA1049TK/3: HVSON8 package
                         Fig 2.    Pin configuration diagrams
                   6.2 Pin description
                       Table 3.     Pin description
                        Symbol        Pin       Description
                        TXD           1         transmit data input
                        GND           2[1]      ground supply
                        VCC           3         supply voltage
                        RXD           4         receive data output; reads out data from the bus lines
                        SPLIT         5         common-mode stabilization output; TJA1049T and TJA1049TK only
                        VIO           5         supply voltage for I/O level adapter; TJA1049T/3 and TJA1049TK/3 only
                        CANL          6         LOW-level CAN bus line
                        CANH          7         HIGH-level CAN bus line
                        STB           8         Standby mode control input
                       [1]  HVSON8 package die supply ground is connected to both the GND pin and the exposed center pad. The
                            GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is
                            recommended that the exposed center pad also be soldered to board ground.
TJA1049                                    All information provided in this document is subject to legal disclaimers.               ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                       Rev. 6 ‚Äî 15 January 2018                                                                                            5 of 27


NXP Semiconductors                                                                                                                  TJA1049
                                                                                      High-speed CAN transceiver with Standby mode
7. Functional description
                       The TJA1049 is a HS-CAN stand-alone transceiver with Standby mode. It combines the
                       functionality of the PCA82C250, PCA82C251 and TJA1040 transceivers with improved
                       EMC and ESD handling capability and quiescent current performance. Improved slope
                       control and high DC handling capability on the bus pins provide additional application
                       flexibility.
                       The TJA1049 is available in two versions, distinguished only by the function of pin 5:
                         ‚Ä¢ The TJA1049T and TJA1049TK are 100 % backwards compatible with the TJA1040
                            when operating with a 5 V microcontroller, and also cover existing PCA82C250 and
                            PCA82C251 applications
                         ‚Ä¢ The TJA1049T/3 and TJA1049TK/3 allow for direct interfacing to microcontrollers with
                            supply voltages down to 3 V
                   7.1 Operating modes
                       The TJA1049 supports two operating modes, Normal and Standby, which are selectable
                       via pin STB. See Table 4 for a description of the operating modes under normal supply
                       conditions.
                       Table 4.     Operating modes
                        Mode                            Pin STB                                        Pin RXD
                                                                                                       LOW                     HIGH
                        Normal                          LOW                                            bus dominant            bus recessive
                        Standby                         HIGH                                           wake-up request         no wake-up request
                                                                                                       detected                detected
                7.1.1 Normal mode
                       A LOW level on pin STB selects Normal mode. In this mode, the transceiver can transmit
                       and receive data via the bus lines CANH and CANL (see Figure 1 for the block diagram).
                       The differential receiver converts the analog data on the bus lines into digital data which is
                       output on pin RXD. The slopes of the output signals on the bus lines are controlled
                       internally and are optimized in a way that guarantees the lowest possible EME.
                7.1.2 Standby mode
                       A HIGH level on pin STB selects Standby mode. In Standby mode, the transceiver is not
                       able to transmit or correctly receive data via the bus lines. The transmitter and
                       Normal-mode receiver blocks are switched off to reduce supply current, and only a
                       low-power differential receiver monitors the bus lines for activity. The wake-up filter on the
                       output of the low-power receiver does not latch bus dominant states, but ensures that only
                       bus dominant and bus recessive states that persist longer than tfltr(wake)bus are reflected on
                       pin RXD, as shown in Figure 3.
                       In Standby mode, the bus lines are biased to ground to minimize the system supply
                       current. The low-power receiver is supplied by VIO, and is capable of detecting CAN bus
                       activity even if VIO is the only supply voltage available. When pin RXD goes LOW to signal
                       a wake-up request, a transition to Normal mode will not be triggered until STB is forced
                       LOW.
TJA1049                                  All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                     Rev. 6 ‚Äî 15 January 2018                                                                                 6 of 27


NXP Semiconductors                                                                                                                           TJA1049
                                                                                          High-speed CAN transceiver with Standby mode
                            &$1+
                                         92 GLI
                            &$1/
                                  WIOWU ZDNH EXV       WIOWU ZDNH EXV             WIOWU ZDNH EXV                        WIOWU ZDNH EXV
                                                                                                     WWIOWU ZDNH EXV                   WWIOWU ZDNH EXV
                             5;'
                                                                                                                                                             DDD
                         Fig 3.   Wake-up timing
                   7.2 Fail-safe features
                7.2.1 TXD dominant time-out function
                       A ‚ÄòTXD dominant time-out‚Äô timer is started when pin TXD is set LOW. If the LOW state on
                       pin TXD persists for longer than tto(dom)TXD, the transmitter is disabled, releasing the bus
                       lines to recessive state. This function prevents a hardware and/or software application
                       failure from driving the bus lines to a permanent dominant state (blocking all network
                       communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH.
                       The TXD dominant time-out time also defines the minimum possible bit rate of 40 kbit/s.
                7.2.2 Bus dominant time-out function
                       In Standby mode, a 'bus dominant time-out' timer is started when the CAN bus changes
                       from recessive to dominant state. If the dominant state on the bus persists for longer than
                       tto(dom)bus, the RXD pin is forced HIGH. This prevents a clamped dominant bus (due to a
                       bus short-circuit or a failure in one of the other nodes on the network) generating a
                       permanent wake-up request. The bus dominant time-out timer is reset when the CAN bus
                       changes from dominant to recessive state.
                7.2.3 Internal biasing of TXD and STB input pins
                       Pins TXD and STB have internal pull-ups to VIO to ensure a safe, defined state in case
                       one (or both) of these pins is left floating. Pull-up currents flow in these pins in all states;
                       both pins should be held HIGH in Standby mode to minimize standby current.
                7.2.4 Undervoltage detection on pins VCC and VIO
                       Should VCC drop below the VCC undervoltage detection level, Vuvd(VCC), the transceiver
                       will switch to Standby mode. The logic state of pin STB will be ignored until VCC has
                       recovered.
                       Should VIO drop below the VIO undervoltage detection level, Vuvd(VIO), the transceiver will
                       switch off and disengage from the bus (zero load) until VIO has recovered.
TJA1049                                      All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                         Rev. 6 ‚Äî 15 January 2018                                                                                      7 of 27


NXP Semiconductors                                                                                                                      TJA1049
                                                                                      High-speed CAN transceiver with Standby mode
                7.2.5 Overtemperature protection
                       The output drivers are protected against overtemperature conditions. If the virtual junction
                       temperature exceeds the shutdown junction temperature, Tj(sd), the output drivers will be
                       disabled until the virtual junction temperature falls below Tj(sd) and TXD becomes
                       recessive again. Including the TXD condition ensures that output driver oscillation due to
                       temperature drift is avoided.
                   7.3 SPLIT output pin and VIO supply pin
                       Two versions of the TJA1049 are available, only differing in the function of a single pin.
                       Pin 5 is either a SPLIT output pin or a VIO supply pin.
                7.3.1 SPLIT pin
                       Using the SPLIT pin on the TJA1049T or TJA1049TK in conjunction with a split
                       termination network (see Figure 4 and Figure 7) can help to stabilize the recessive voltage
                       level on the bus. This will reduce EME in networks with DC leakage to ground (e.g. from
                       deactivated nodes with poor bus leakage performance). In Normal mode, pin SPLIT
                       delivers a DC output voltage of 0.5VCC. In Standby mode or when VCC is off, pin SPLIT is
                       floating.
                                                                                            VCC
                                                                                             TJA1049
                                                                                                                  CANH
                                                                                            R                           60 Œ©
                                                     VSPLIT = 0.5 VCC                                             SPLIT
                                                     in normal mode;
                                                     otherwise floating
                                                                                            R                           60 Œ©
                                                                                                                  CANL
                                                                                            GND                          015aaa167
                         Fig 4.   Stabilization circuitry and application for version with SPLIT pin
                7.3.2 VIO supply pin
                       Pin VIO on the TJA1049T/3 and TJA1049TK/3 should be connected to the microcontroller
                       supply voltage (see Figure 8). This will adjust the signal levels of pins TXD, RXD and STB
                       to the I/O levels of the microcontroller. Pin VIO also provides the internal supply voltage for
                       the low-power differential receiver of the transceiver. For applications running in
                       low-power mode, this allows the bus lines to be monitored for activity even if there is no
                       supply voltage on pin VCC.
                       For versions of the TJA1049 without a VIO pin, the VIO input is internally connected to VCC.
                       This sets the signal levels of pins TXD, RXD and STB to levels compatible with 5 V
                       microcontrollers.
TJA1049                                  All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                     Rev. 6 ‚Äî 15 January 2018                                                                                     8 of 27


NXP Semiconductors                                                                                                                         TJA1049
                                                                                                High-speed CAN transceiver with Standby mode
8. Limiting values
Table 5.       Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.
 Symbol            Parameter                                 Conditions                                                                  Min          Max              Unit
 Vx                voltage on pin   x[1]                     on pins CANH, CANL and SPLIT                                                ÔÄ≠58          +58              V
                                                             on any other pin                                                            ÔÄ≠0.3         +7               V
 V(CANH-CANL)      voltage between pin CANH                                                                                              ÔÄ≠27          +27              V
                   and pin CANL
 Vtrt              transient voltage                         on pins CANH, CANL                                                     [2]
                                                                 pulse 1                                                                 ÔÄ≠100         -                V
                                                                 pulse 2a                                                                -            75               V
                                                                 pulse 3a                                                                ÔÄ≠150         -                V
                                                                 pulse 3b                                                                -            100              V
 VESD              electrostatic discharge voltage IEC 61000-4-2 (150 pF, 330 ÔÅó)                                                    [3]
                                                                 at pins CANH and CANL                                                   ÔÄ≠8           +8               kV
                                                             Human Body Model (HBM); 100 pF, 1.5 kÔÅó                                 [4]
                                                                 at pins CANH and CANL                                                   ÔÄ≠8           +8               kV
                                                                 at any other pin                                                        ÔÄ≠4           +4               kV
                                                             Machine Model (MM); 200 pF, 0.75 ÔÅ≠H, 10 ÔÅó                              [5]
                                                                 at any pin                                                              ÔÄ≠300         +300             V
                                                             Charged Device Model (CDM); field Induced                              [6]
                                                             charge; 4 pF
                                                                 at corner pins                                                          ÔÄ≠750         +750             V
                                                                 at any pin                                                              ÔÄ≠500         +500             V
 Tvj               virtual junction temperature                                                                                     [7]  ÔÄ≠40          +150             ÔÇ∞C
 Tstg              storage temperature                                                                                                   ÔÄ≠55          +150             ÔÇ∞C
[1]   The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients)
      never exceed these values.
[2]   According to IEC TS 62228 (2007), Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2: 2004-06.
[3]   According to IEC TS 62228 (2007), Section 4.3; DIN EN 61000-4-2.
[4]   According to AEC-Q100-002.
[5]   According to AEC-Q100-003.
[6]   According to AEC-Q100-011 Rev-C1. The classification level is C4B.
[7]   In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is: Tvj = Tamb + P ÔÇ¥ Rth(vj-a), where Rth(vj-a) is a
      fixed value to be used for the calculation of Tvj. The rating for Tvj limits the allowable combinations of power dissipation (P) and ambient
      temperature (Tamb).
9. Thermal characteristics
Table 6.       Thermal characteristics
According to IEC 60747-1.
 Symbol           Parameter                                                                   Conditions                                       Typ          Unit
 Rth(j-a)         thermal resistance from junction to ambient                                 SO8 package; in free air                         145          K/W
                                                                                              HVSON8 package; in free air                      50           K/W
TJA1049                                            All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                               Rev. 6 ‚Äî 15 January 2018                                                                              9 of 27


NXP Semiconductors                                                                                                                          TJA1049
                                                                                        High-speed CAN transceiver with Standby mode
10. Static characteristics
Table 7.     Static characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; VIO = 2.8 V to 5.5 V[1]; RL = 60 ÔÅó unless specified otherwise; All voltages are
defined with respect to ground. Positive currents flow into the IC.[2]
 Symbol          Parameter                        Conditions                                                              Min          Typ           Max                 Unit
 Supply; pin VCC
 VCC             supply voltage                                                                                           4.75         -             5.25                V
 ICC             supply current                   Standby mode
                                                      TJA1049T or TJA1049TK;                                              -            10            15                  ÔÅ≠A
                                                      includes IIO; VTXD = VIO[3]
                                                      TJA1049T/3 or TJA1049TK/3                                           -            -             5                   ÔÅ≠A
                                                  Normal mode
                                                      recessive; VTXD = VIO [3]                                           2.5          5             7.5                 mA
                                                      dominant; VTXD = 0 V                                                20           45            65                  mA
                                                      dominant; VTXD = 0 V;                                               2.5          77.5          107.5               mA
                                                      short circuit on bus lines;
                                                      ÔÄ≠3 V ÔÄºÔÄ†ÔÄ®VCANH = VCANL) ÔÄº +18 V
 Vuvd(VCC)       undervoltage detection                                                                                   3.5          -             4.75                V
                 voltage on pin VCC
 I/O level adapter supply; pin VIO[1]
 VIO             supply voltage on pin VIO                                                                                2.8          -             5.5                 V
 IIO             supply current on pin VIO        Standby mode; VTXD =                      VIO[3]                        5            -             14                  ÔÅ≠A
                                                  Normal mode
                                                      recessive; VTXD = VIO[3]                                            15           80            200                 ÔÅ≠A
                                                      dominant; VTXD = 0 V                                                -            350           1000                ÔÅ≠A
 Vuvd(VIO)       undervoltage detection                                                                                   1.3          2.0           2.7                 V
                 voltage on pin VIO
 Standby mode control input; pin STB
 VIH             HIGH-level input voltage                                                                             [4] 0.7VIO[3] -                VIO +               V
                                                                                                                                                     0.3
 VIL             LOW-level input voltage                                                                                  ÔÄ≠0.3         -             0.3VIO[3] V
 IIH             HIGH-level input current         VSTB =       VIO[3]                                                     ÔÄ≠1           -             +1                  ÔÅ≠A
 IIL             LOW-level input current          VSTB = 0 V                                                              ÔÄ≠15          -             ÔÄ≠1                  ÔÅ≠A
 CAN transmit data input; pin TXD
 VIH             HIGH-level input voltage                                                                             [4] 0.7VIO[3] -                VIO[3] +            V
                                                                                                                                                     0.3
 VIL             LOW-level input voltage                                                                                  ÔÄ≠0.3         -             0.3VIO[3] V
 IIH             HIGH-level input current         VTXD = VIO[3]                                                           ÔÄ≠5           -             +5                  ÔÅ≠A
 IIL             LOW-level input current          VTXD = 0 V                                                              ÔÄ≠260         ÔÄ≠150          ÔÄ≠30                 ÔÅ≠A
 Ci              input capacitance                                                                                    [5] -            5             10                  pF
 CAN receive data output; pin RXD
 IOH             HIGH-level output current        TJA1049T or TJA1049TK;                                                  ÔÄ≠8           ÔÄ≠3            ÔÄ≠1                  mA
                                                  VRXD = VCC ÔÄ≠ 0.4 V
                                                  TJA1049T/3 or TJA1049TK/3;                                              ÔÄ≠9           ÔÄ≠3            ÔÄ≠1                  mA
                                                  VRXD = VIO ÔÄ≠ 0.4 V
TJA1049                                    All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                       Rev. 6 ‚Äî 15 January 2018                                                                                     10 of 27


NXP Semiconductors                                                                                                                            TJA1049
                                                                                          High-speed CAN transceiver with Standby mode
Table 7.     Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; VIO = 2.8 V to 5.5 V[1]; RL = 60 ÔÅó unless specified otherwise; All voltages are
defined with respect to ground. Positive currents flow into the IC.[2]
 Symbol          Parameter                          Conditions                                                              Min          Typ           Max                 Unit
 IOL             LOW-level output current           VRXD = 0.4 V; bus dominant                                              1            -             12                  mA
 Bus lines; pins CANH and CANL
 VO(dom)         dominant output voltage            VTXD = 0 V; t < tto(dom)TXD
                                                        pin CANH; RL = 50 ÔÅó to 65 ÔÅó                                         2.75         3.5           4.5                 V
                                                        pin CANL; RL = 50 ÔÅó to 65 ÔÅó                                         0.5          1.5           2.25                V
 Vdom(TX)sym     transmitter dominant               Vdom(TX)sym = VCC ÔÄ≠ VCANH ÔÄ≠ VCANL                                       ÔÄ≠400         -             +400                mV
                 voltage symmetry
 VTXsym          transmitter voltage                VTXsym = VCANH + VCANL;                                             [5] 0.9VCC       -             1.1VCC              V
                 symmetry                           CSPLIT = 4.7 nF;                                                    [6]
                                                    fTXD = 250 kHz, 1 MHz and 2.5 MHz
 VO(dif)         differential output voltage        dominant; Normal mode; VTXD = 0 V;
                                                    t < tto(dom)TXD; VCC = 4.75 V to 5.25 V
                                                        RL = 45 ÔÅó to 70 ÔÅó                                                   1.5          -             3                   V
                                                        RL = 2240 ÔÅó                                                         1.5          -             5                   V
                                                    recessive; no load
                                                        Normal mode: VTXD = VIO[3]                                          ÔÄ≠50          -             +50                 mV
                                                        Standby mode                                                        ÔÄ≠0.2         -             +0.2                V
 VO(rec)         recessive output voltage           Normal mode; VTXD =                     VIO[3];      no load            2            0.5VCC 3                          V
                                                    Standby mode; no load                                                   ÔÄ≠0.1         -             +0.1                V
 Vth(RX)dif      differential receiver              ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;
                 threshold voltage                  ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V
                                                        Normal mode                                                         0.5          -             0.9                 V
                                                        Standby mode                                                        0.4          -             1.15                V
 Vrec(RX)        receiver recessive voltage         ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;
                                                    ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V
                                                        Normal mode                                                         ÔÄ≠4           -             0.5                 V
                                                        Standby mode                                                        ÔÄ≠4           -             0.4                 V
 Vdom(RX)        receiver dominant voltage          ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;
                                                    ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V
                                                        Normal mode                                                         0.9          -             9.0                 V
                                                        Standby mode                                                        1.15         -             9.0                 V
 Vhys(RX)dif     differential receiver              ÔÄ≠12 V ÔÇ£ VCANL ÔÇ£ +12 V;                                                  100          -             300                 mV
                 hysteresis voltage                 ÔÄ≠12 V ÔÇ£ VCANH ÔÇ£ +12 V; Normal mode
 IO(sc)dom       dominant short-circuit             VTXD = 0 V; t < tto(dom)TXD; VCC = 5 V
                 output current                         pin CANH; VCANH = ÔÄ≠15 V to +40 V                                    ÔÄ≠100         ÔÄ≠70           ÔÄ≠40                 mA
                                                        pin CANL; VCANL = ÔÄ≠15 V to +40 V                                    40           70            100                 mA
 IO(sc)rec       recessive short-circuit            Normal mode; VTXD =                     VIO[3]                          ÔÄ≠5           -             +5                  mA
                 output current                     VCANH = VCANL = ÔÄ≠27 V to +32 V
 IL              leakage current                    VCC = VIO = 0 V or                                                      ÔÄ≠3           -             +3                  ÔÅ≠A
                                                    VCC = VIO = shorted to GND via 47 kÔÅó;
                                                    VCANH = VCANL = 5 V
 Ri              input resistance                   ÔÄ≠2 V ÔÇ£ VCANL ÔÇ£ +7 V;                                                    9            15            28                  kÔÅó
                                                    ÔÄ≠2 V ÔÇ£ VCANH ÔÇ£ +7 V
TJA1049                                      All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                         Rev. 6 ‚Äî 15 January 2018                                                                                     11 of 27


NXP Semiconductors                                                                                                                                TJA1049
                                                                                              High-speed CAN transceiver with Standby mode
Table 7.       Static characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; VIO = 2.8 V to 5.5 V[1]; RL = 60 ÔÅó unless specified otherwise; All voltages are
defined with respect to ground. Positive currents flow into the IC.[2]
 Symbol             Parameter                           Conditions                                                              Min          Typ           Max                 Unit
 ÔÅÑRi                input resistance deviation          0 V ÔÇ£ VCANL ÔÇ£ +5 V;                                                     ÔÄ≠3           -             +3                  %
                                                        0 V ÔÇ£ VCANH ÔÇ£ +5 V
 Ri(dif)            differential input resistance       ÔÄ≠2 V ÔÇ£ VCANL ÔÇ£ +7 V;                                                    19           30            52                  kÔÅó
                                                        ÔÄ≠2 V ÔÇ£ VCANH ÔÇ£ +7 V
 Ci(cm)             common-mode input                                                                                       [5] -            -             20                  pF
                    capacitance
 Ci(dif)            differential input                                                                                      [5] -            -             10                  pF
                    capacitance
 Common mode stabilization output, pin SPLIT; only relevant for TJA1049T and TJA1049TK
 VO                 output voltage                      Normal mode;                                                            0.3VCC       0.5VCC 0.7VCC                     V
                                                        ISPLIT = ÔÄ≠500 ÔÅ≠A to +500 ÔÅ≠A
                                                        Normal mode; RL = 1 MÔÅó                                                  0.45VCC 0.5VCC 0.55VCC V
 IL                 leakage current                     Standby mode;                                                           ÔÄ≠5           -             +5                  ÔÅ≠A
                                                        VSPLIT = ÔÄ≠58 V to +58 V
 Temperature detection
 Tj(sd)             shutdown junction                                                                                       [5] -            190           -                   ÔÇ∞C
                    temperature
[1]   Only TJA1049T/3 and TJA1049TK/3 have a VIO pin; in TJA1049T and TJA1049TK, the VIO input is internally connected to VCC.
[2]   All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
      cover the specified temperature and power supply voltage range.
[3]   VIO = VCC in non-VIO product variants TJA1049T and TJA1049TK.
[4]   Maximum value assumes VCC < VIO; if VCC > VIO, the maximum value will be VCC + 0.3 V.
[5]   Not tested in production; guaranteed by design.
[6]   The test circuit used to measure the bus output voltage symmetry (which includes CSPLIT) is shown in Figure 10.
11. Dynamic characteristics
Table 8.       Dynamic characteristics
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; VIO = 2.8 V to 5.5 V[1]; RL = 60 ÔÅó unless specified otherwise. All voltages are
defined with respect to ground. Positive currents flow into the IC.[2]
 Symbol            Parameter                                                   Conditions                                          Min       Typ           Max                 Unit
 Transceiver timing; pins CANH, CANL, TXD and RXD; see Figure 9 and Figure 5
 td(TXD-busdom)    delay time from TXD to bus dominant                         Normal mode                                         -         65            -                   ns
 td(TXD-busrec)    delay time from TXD to bus recessive                        Normal mode                                         -         90            -                   ns
 td(busdom-RXD) delay time from bus dominant to RXD                            Normal mode                                         -         60            -                   ns
 td(busrec-RXD)    delay time from bus recessive to RXD                        Normal mode                                         -         65            -                   ns
 td(TXDL-RXDL)     propagation delay from TXD to RXD                           versions with SPLIT pin;                            60        -             220                 ns
                                                                               Normal mode
                                                                               versions with VIO pin                               60        -             250                 ns
                                                                               Normal mode
TJA1049                                          All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                             Rev. 6 ‚Äî 15 January 2018                                                                                     12 of 27


NXP Semiconductors                                                                                                                              TJA1049
                                                                                                High-speed CAN transceiver with Standby mode
Table 8.        Dynamic characteristics ‚Ä¶continued
Tvj = ÔÄ≠40 ÔÇ∞C to +150 ÔÇ∞C; VCC = 4.75 V to 5.25 V; VIO = 2.8 V to 5.5 V[1]; RL = 60 ÔÅó unless specified otherwise. All voltages are
defined with respect to ground. Positive currents flow into the IC.[2]
 Symbol             Parameter                                                    Conditions                                       Min      Typ           Max                 Unit
 td(TXDH-RXDH)      propagation delay from TXD to RXD                            versions with SPLIT pin;                         60       -             220                 ns
                                                                                 Normal mode
                                                                                 versions with VIO pin;                           60       -             250                 ns
                                                                                 Normal mode
 tbit(bus)          transmitted recessive bit width                              tbit(TXD) = 500 ns                           [3] 435      -             530                 ns
                                                                                 tbit(TXD) = 200 ns                           [3] 155      -             210                 ns
 tbit(RXD)          bit time on pin RXD                                          tbit(TXD) = 500 ns                           [3] 400      -             550                 ns
                                                                                 tbit(TXD) = 200 ns                           [3] 120      -             220                 ns
 ÔÅÑtrec              receiver timing symmetry                                     tbit(TXD) = 500 ns                               ÔÄ≠65      -             +40                 ns
                                                                                 tbit(TXD) = 200 ns                               ÔÄ≠45      -             +15                 ns
 tto(dom)TXD        TXD dominant time-out time                                   VTXD = 0 V; Normal mode                      [4] 0.3      2             5                   ms
 tto(dom)bus        bus dominant time-out time                                   Standby mode                                     0.3      2             5                   ms
 tfltr(wake)bus     bus wake-up filter time                                      version with SPLIT pin;                          0.5      1             3                   ÔÅ≠s
                                                                                 Standby mode
                                                                                 versions with VIO pin;                           0.5      1.5           5                   ÔÅ≠s
                                                                                 Standby mode
 td(stb-norm)       standby to normal mode delay time                                                                             7        25            47                  ÔÅ≠s
[1]     Only TJA1049T/3 and TJA1049TK/3 have a VIO pin; in the TJA1049T and TJA1049TK, the VIO input is internally connected to VCC.
[2]     All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to
        cover the specified temperature and power supply voltage range.
[3]     See Figure 6.
[4]     Minimum value of 0.8 ms required according to SAE J2284; 0.3 ms is allowed according to ISO11898-2:2016 for legacy devices.
TJA1049                                            All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                               Rev. 6 ‚Äî 15 January 2018                                                                                 13 of 27


NXP Semiconductors                                                                                                                        TJA1049
                                                                                  High-speed CAN transceiver with Standby mode
                                                                                                                                                        +,*+
                                                                                                                 
                     7;'
                                               
                                                                                                                                                        /2:
                     &$1+
                     &$1/
                                                                                                                                                        GRPLQDQW
                                                                                                                                  9
                     92 GLI
                                                                                                                               9
                                                                                                                                                        UHFHVVLYH
                                                                                                                                                        +,*+
                                                                                                                                          
                     5;'
                                                                           
                                                                                                                                                        /2:
                       WG 7;'EXVGRP                                                         WG 7;'EXVUHF
                                                                           WG EXVGRP5;'                                                  WG EXVUHF5;'
                                               WG 7;'/5;'/                                                       WG 7;'+5;'+
                                                                                                                                                       DDD
                   Fig 5.    CAN transceiver timing diagram
                                                                                                                
                    7;'
                                                                                                                                    
                                                                           [WELW 7;'
                                                                                                                          WELW 7;'
                    92 GLI                                                                                                                   9
                                                                                                                      9
                                                                                                                                 WELW EXV
                                                                                                                                  
                    5;'
                                                                                                                                                           
                                                                                                                                            WELW 5;'
                                                                                                                                                        DDD
                   Fig 6.    CAN FD timing definitions according to ISO 11898-2:2016
TJA1049                              All information provided in this document is subject to legal disclaimers.           ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                 Rev. 6 ‚Äî 15 January 2018                                                                                      14 of 27


NXP Semiconductors                                                                                                              TJA1049
                                                                                   High-speed CAN transceiver with Standby mode
12. Application information
                12.1 Application diagrams
                                 %$7                    9
                                                                          
                                                                                        9&&
                                                            &$1+                                                            9''
                               &$1+                                                                              3[[
                                                                                                          67%
                                                        63/,7                                                    3\\        0,&52
                                                                              7-$                                   &21752//(5
                                                                                                           7;'
                                                                                                                 7;
                                                            &$1/                                           5;'
                               &$1/                                                                              5;
                                                                                                                            *1'
                                                                                        *1'
                                                                                                                                    DDD
                           (1) Optional, depends on regulator.
                           (2) Optional common mode stabilization by a voltage source of VCC/2 at pin SPLIT.
                      Fig 7.   Typical application with TJA1049T or TJA1049TK and a 5 V microcontroller.
                                 %$7                    9               
                                                                    RQRIIFRQWURO
                                                        9
                                                                          
                                                                                     9&&          9,2
                                                            &$1+                                                            9''
                               &$1+                                                                              3[[
                                                                                                           67%
                                                                            7-$7                           3\\      0,&52
                                                                                                                      &21752//(5
                                                                           7-$7.                     7;'
                                                                                                                 7;
                                                            &$1/                                           5;'
                               &$1/                                                                              5;
                                                                                                                            *1'
                                                                                         *1'                                        DDD
                           (1) Optional, depends on regulator.
                      Fig 8.   Typical application with TJA1049T/3 or TJA1049TK/3 and a 3 V microcontroller.
                12.2 Application hints
                     Further information on the application of the TJA1049 can be found in NXP application
                     hints AH1021 Application Hints - High-speed CAN transceiver TJA1049.
TJA1049                               All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                  Rev. 6 ‚Äî 15 January 2018                                                                              15 of 27


NXP Semiconductors                                                                                                                         TJA1049
                                                                                      High-speed CAN transceiver with Standby mode
13. Test information
                                   9
                                                       ¬ó)              Q)
                                                                                               9&&
                                                                              7;'                           &$1+
                                                                                               
                                                                                       7-$                                  5/             S)
                                                                                                            63/,7
                                                                              5;'                           &$1/
                                                                                    *1'                 67%
                                                                 S)
                                                                                                                                  DDD
                            (1) For versions with a VIO pin (TJA1049T/3 and TJA1049TK/3), the VIO pin is connected to pin VCC.
                       Fig 9.   Timing test circuit for CAN transceiver
                                                                                            9&&                     9,2
                                                                                                                 
                                                                     7;'                                                  &$1+
                                                                                                                       
                                      I N+]                                                                                           »ç
                                          0+]RU
                                           0+]
                                                                                               7-$
                                                                                                                            &63/,7
                                                                                                                             Q)
                                                                                                                                             »ç
                                                                     5;'                                                  &$1/
                                                                                                                       
                                                                                                       
                                                                                                         *1'
                                                                                                                                      DDD
                       Fig 10. Test circuit for measuring transceiver driver symmetry
                13.1 Quality information
                     This product has been qualified in accordance with the Automotive Electronics Council
                     (AEC) standard Q100 Rev-G - Failure mechanism based stress test qualification for
                     integrated circuits, and is suitable for use in automotive applications.
TJA1049                                  All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                     Rev. 6 ‚Äî 15 January 2018                                                                                     16 of 27


NXP Semiconductors                                                                                                                                                   TJA1049
                                                                                                         High-speed CAN transceiver with Standby mode
14. Package outline
   62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                                                   627
                                                         '                                                                    (                  $
                                                                                                                                                              ;
                                                                                               F
                                             \                                                                               +(                            Y 0 $
                                          =
                                                                         
                                                                                                                                            4
                                                                                                     $
                                                                                                                                                $      $
                                                                                                           $
                                           SLQLQGH[
                                                                                                                                                         »ô
                                                                                                                                         /S
                                                                                                                                    /
                                                H                                 Z 0                                         GHWDLO;
                                                                      ES
                                                                                                               PP
                                                                                              VFDOH
      ',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV 
                   $
         81,7            $     $      $     ES    F        '       (         H        +(        /         /S      4       Y      Z       \       =          »ô
                 PD[
                                                                                                                                      
          PP                                                                                                                         
                                                                                                                                               R
                                                                                                                                R
        LQFKHV                                                                                                                  
                                                                                                                        
      1RWHV
      3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
      3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
            287/,1(                                                  5()(5(1&(6                                                              (8523($1
                                                                                                                                                                         ,668('$7(
            9(56,21                   ,(&                -('(&                         -(,7$                                            352-(&7,21
                                                                                                                                                                            
            627               (                 06
                                                                                                                                                                            
Fig 11. Package outline SOT96-1 (SO8)
TJA1049                                                     All information provided in this document is subject to legal disclaimers.                  ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                        Rev. 6 ‚Äî 15 January 2018                                                                                             17 of 27


NXP Semiconductors                                                                                                                                           TJA1049
                                                                                                     High-speed CAN transceiver with Standby mode
   +9621SODVWLFWKHUPDOHQKDQFHGYHU\WKLQVPDOORXWOLQHSDFNDJHQROHDGV
   WHUPLQDOVERG\[[PP                                                                                                                                          627
                                  ;
                                                          '                                 %     $
                                                                                                  (                  $
                                                                                                                            $
                                                                                                                                                              F
                                                                                                                                     GHWDLO;
                          WHUPLQDO
                          LQGH[DUHD
                                                         H
                          WHUPLQDO                                                                                                                 &
                          LQGH[DUHD                                                       Y     & $ %
                                                  H                 E
                                                                                           Z     &                            \ &                        \
                                                                          
                                   /
                                                                                            .
                                  (K
                                                                          
                                                         'K
                                                                                                            PP
     'LPHQVLRQV                                                                            VFDOH
         8QLW       $      $     E      F     '     'K        (       (K         H        H       .         /         Y        Z   \     \
             PD[                                                
       PP    QRP                                                        
              PLQ                                                       
     1RWH
     3ODVWLFRUPHWDOSURWUXVLRQVRIPD[LPXPSHUVLGHDUHQRWLQFOXGHG                                                                                            VRWBSR
           2XWOLQH                                               5HIHUHQFHV                                                              (XURSHDQ
                                                                                                                                                                      ,VVXHGDWH
           YHUVLRQ                  ,(&               -('(&                          -(,7$                                                SURMHFWLRQ
                                                                                                                                                                       
         627                               02                           
                                                                                                                                                                       
Fig 12. Package outline SOT782-1 (HVSON8)
TJA1049                                                 All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                    Rev. 6 ‚Äî 15 January 2018                                                                                         18 of 27


NXP Semiconductors                                                                                                             TJA1049
                                                                                    High-speed CAN transceiver with Standby mode
15. Handling information
                     All input and output pins are protected against ElectroStatic Discharge (ESD) under
                     normal handling. When handling ensure that the appropriate precautions are taken as
                     described in JESD625-A or equivalent standards.
16. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.
                16.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                16.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       ‚Ä¢ Through-hole components
                       ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       ‚Ä¢  Board specifications, including the board finish, solder masks and vias
                       ‚Ä¢  Package footprints, including solder thieves and orientation
                       ‚Ä¢  The moisture sensitivity level of the packages
                       ‚Ä¢  Package placement
                       ‚Ä¢  Inspection and repair
                       ‚Ä¢  Lead-free soldering versus SnPb soldering
                16.3 Wave soldering
                     Key characteristics in wave soldering are:
TJA1049                                All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                   Rev. 6 ‚Äî 15 January 2018                                                                            19 of 27


NXP Semiconductors                                                                                                                    TJA1049
                                                                                    High-speed CAN transceiver with Standby mode
                       ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                          transport, the solder wave parameters, and the time during which components are
                          exposed to the wave
                       ‚Ä¢ Solder bath specifications, including temperature and impurities
                16.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 13) than a SnPb process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 9 and 10
                     Table 9.    SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                               Volume (mm3)
                                                               < 350                                                 ÔÇ≥ 350
                      < 2.5                                    235                                                   220
                      ÔÇ≥ 2.5                                    220                                                   220
                     Table 10.   Lead-free process (from J-STD-020D)
                      Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                               Volume (mm3)
                                                               < 350                                       350 to 2000             > 2000
                      < 1.6                                    260                                         260                     260
                      1.6 to 2.5                               260                                         250                     245
                      > 2.5                                    250                                         245                     245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 13.
TJA1049                                All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                   Rev. 6 ‚Äî 15 January 2018                                                                                   20 of 27


NXP Semiconductors                                                                                                           TJA1049
                                                                                  High-speed CAN transceiver with Standby mode
                                                                 maximum peak temperature
                            temperature                              = MSL limit, damage level
                                                                  minimum peak temperature
                                                        = minimum soldering temperature
                                                                                                                    peak
                                                                                                                 temperature
                                                                                                                                           time
                                                                                                                                   001aac844
                              MSL: Moisture Sensitivity Level
                     Fig 13. Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   ‚ÄúSurface mount reflow soldering description‚Äù.
17. Soldering of HVSON packages
                   Section 16 contains a brief introduction to the techniques most commonly used to solder
                   Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON
                   leadless package ICs can found in the following application notes:
                     ‚Ä¢ AN10365 ‚ÄúSurface mount reflow soldering description‚Äù
                     ‚Ä¢ AN10366 ‚ÄúHVQFN application information‚Äù
TJA1049                              All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                 Rev. 6 ‚Äî 15 January 2018                                                                            21 of 27


NXP Semiconductors                                                                                                                         TJA1049
                                                                                          High-speed CAN transceiver with Standby mode
18. Appendix: ISO 11898-2:2016 parameter cross-reference list
Table 11.     ISO 11898-2:2016 to NXP data sheet parameter conversion
 ISO 11898-2:2016                                                                                       NXP data sheet
 Parameter                                                                        Notation              Symbol          Parameter
 HS-PMA dominant output characteristics
 Single ended voltage on CAN_H                                                    VCAN_H                VO(dom)         dominant output voltage
 Single ended voltage on CAN_L                                                    VCAN_L
 Differential voltage on normal bus load                                          VDiff                 VO(dif)         differential output voltage
 Differential voltage on effective resistance during arbitration
 Optional: Differential voltage on extended bus load range
 HS-PMA driver symmetry
 Driver symmetry                                                                  VSYM                  VTXsym          transmitter voltage symmetry
 Maximum HS-PMA driver output current
 Absolute current on CAN_H                                                        ICAN_H                IO(sc)dom       dominant short-circuit output
 Absolute current on CAN_L                                                        ICAN_L                                current
 HS-PMA recessive output characteristics, bus biasing active/inactive
 Single ended output voltage on CAN_H                                             VCAN_H                VO(rec)         recessive output voltage
 Single ended output voltage on CAN_L                                             VCAN_L
 Differential output voltage                                                      VDiff                 VO(dif)         differential output voltage
 Optional HS-PMA transmit dominant timeout
 Transmit dominant timeout, long                                                  tdom                  tto(dom)TXD     TXD dominant time-out time
 Transmit dominant timeout, short
 HS-PMA static receiver input characteristics, bus biasing active/inactive
 Recessive state differential input voltage range                                 VDiff                 Vth(RX)dif      differential receiver threshold
 Dominant state differential input voltage range                                                                        voltage
                                                                                                        Vrec(RX)        receiver recessive voltage
                                                                                                        Vdom(RX)        receiver dominant voltage
 HS-PMA receiver input resistance (matching)
 Differential internal resistance                                                 RDiff                 Ri(dif)         differential input resistance
 Single ended internal resistance                                                 RCAN_H                Ri              input resistance
                                                                                  RCAN_L
 Matching of internal resistance                                                  MR                    ÔÅÑRi             input resistance deviation
 HS-PMA implementation loop delay requirement
 Loop delay                                                                       tLoop                 td(TXDH-RXDH)   delay time from TXD HIGH to
                                                                                                                        RXD HIGH
                                                                                                        td(TXDL-RXDL)   delay time from TXD LOW to RXD
                                                                                                                        LOW
 Optional HS-PMA implementation data signal timing requirements for use with bit rates above 1 Mbit/s up to
 2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s
 Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s,                         tBit(Bus)             tbit(bus)       transmitted recessive bit width
 intended
 Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s                             tBit(RXD)             tbit(RXD)       bit time on pin RXD
 Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s                                 ÔÅÑtRec                 ÔÅÑtrec           receiver timing symmetry
TJA1049                                      All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                         Rev. 6 ‚Äî 15 January 2018                                                                                  22 of 27


NXP Semiconductors                                                                                                                                   TJA1049
                                                                                                    High-speed CAN transceiver with Standby mode
Table 11.         ISO 11898-2:2016 to NXP data sheet parameter conversion
 ISO 11898-2:2016                                                                                                 NXP data sheet
 Parameter                                                                                  Notation              Symbol           Parameter
 HS-PMA maximum ratings of VCAN_H, VCAN_L and VDiff
 Maximum rating VDiff                                                                       VDiff                 V(CANH-CANL)     voltage between pin CANH and
                                                                                                                                   pin CANL
 General maximum rating VCAN_H and VCAN_L                                                   VCAN_H                Vx               voltage on pin x
 Optional: Extended maximum rating VCAN_H and VCAN_L VCAN_L
 HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered
 Leakage current on CAN_H, CAN_L                                                            ICAN_H                IL               leakage current
                                                                                            ICAN_L
 HS-PMA bus biasing control timings
 CAN activity filter time, long                                                             tFilter               twake(busdom)[1] bus dominant wake-up time
 CAN activity filter time, short                                                                                  twake(busrec)[1] bus recessive wake-up time
 Wake-up timeout, short                                                                     tWake                 tto(wake)bus     bus wake-up time-out time
 Wake-up timeout, long
 Timeout for bus inactivity                                                                 tSilence              tto(silence)     bus silence time-out time
 Bus Bias reaction time                                                                     tBias                 td(busact-bias)  delay time from bus active to bias
[1]   tfltr(wake)bus - bus wake-up filter time, in devices with basic wake-up functionality
TJA1049                                                All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                   Rev. 6 ‚Äî 15 January 2018                                                                                  23 of 27


NXP Semiconductors                                                                                                                 TJA1049
                                                                                        High-speed CAN transceiver with Standby mode
19. Revision history
Table 12.    Revision history
 Document ID        Release date                    Data sheet status                               Change notice           Supersedes
 TJA1049 v.6        20170115                        Product data sheet                              -                       TJA1049 v.5.01
 Modifications:       ‚Ä¢  Updated to comply with ISO 11898-2:2016 and SAE J22884-1 through SAE J2284-5 specifications:
                         ‚Äì Section 1: text amended (2nd last paragraph)
                         ‚Äì Section 2.1: text amended (1st entry)
                         ‚Äì Section 7.1.2: text amended (1st paragraph)
                         ‚Äì Table 7: values/conditions changed for parameters ICC, VTXsym, Vrec(RX), Vdom(RX), IO(sc)dom;
                            measurement conditions added to parameters Ri, ÔÅÑRi and Ri(dif);
                         ‚Äì   Table 7: additional measurements taken at fTXD = 1 MHz and 2.5 MHz for parameter VTXsym;
                            see Figure 10
                         ‚Äì Table 8: Table note 4 added
                         ‚Äì Figure 6: title changed
                      ‚Ä¢  Section 7.2.2 added
                      ‚Ä¢  Table 8: parameter tto(dom)bus added
                      ‚Ä¢  Amended Figure 5, Figure 7, Figure 8 and Figure 10
 TJA1049 v.5.01     20160523                        Product data sheet                              -                       TJA1049 v.4
 TJA1049 v.4        20150115                        Product data sheet                              -                       TJA1049 v.3
 TJA1049 v3         20130916                        Product data sheet                              -                       TJA1049 v.2
 TJA1049 v.2        20110323                        Product data sheet                              -                       TJA1049 v.1
 TJA1049 v.1        20100924                        Product data sheet                              -                       -
TJA1049                                    All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                       Rev. 6 ‚Äî 15 January 2018                                                                            24 of 27


NXP Semiconductors                                                                                                                                                 TJA1049
                                                                                                                High-speed CAN transceiver with Standby mode
20. Legal information
20.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
20.2 Definitions                                                                                           Suitability for use in automotive applications ‚Äî This NXP
                                                                                                           Semiconductors product has been qualified for use in automotive
                                                                                                           applications. Unless otherwise agreed in writing, the product is not designed,
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
internal review and subject to formal approval, which may result in
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
modifications or additions. NXP Semiconductors does not give any
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
representations or warranties as to the accuracy or completeness of
                                                                                                           to result in personal injury, death or severe property or environmental
information included herein and shall have no liability for the consequences of
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
use of such information.
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet                                 applications and therefore such inclusion and/or use is at the customer's own
with the same product type number(s) and title. A short data sheet is intended                             risk.
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
full information. For detailed and full information see the relevant full data
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
sheet, which is available on request via the local NXP Semiconductors sales
                                                                                                           representation or warranty that such applications will be suitable for the
office. In case of any inconsistency or conflict with the short data sheet, the
                                                                                                           specified use without further testing or modification.
full data sheet shall prevail.
                                                                                                           Customers are responsible for the design and operation of their applications
Product specification ‚Äî The information and data provided in a Product                                     and products using NXP Semiconductors products, and NXP Semiconductors
data sheet shall define the specification of the product as agreed between                                 accepts no liability for any assistance with applications or customer product
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         design. It is customer‚Äôs sole responsibility to determine whether the NXP
customer have explicitly agreed otherwise in writing. In no event however,                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
shall an agreement be valid in which the NXP Semiconductors product is                                     products planned, as well as for the planned application and use of
deemed to offer functions and qualities beyond those described in the                                      customer‚Äôs third party customer(s). Customers should provide appropriate
Product data sheet.                                                                                        design and operating safeguards to minimize the risks associated with their
                                                                                                           applications and products.
20.3 Disclaimers                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
                                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           testing for the customer‚Äôs applications and products using NXP
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           Semiconductors products in order to avoid a default of the applications and
completeness of such information and shall have no liability for the
                                                                                                           the products or of the application or use by customer‚Äôs third party
consequences of use of such information. NXP Semiconductors takes no
                                                                                                           customer(s). NXP does not accept any liability in this respect.
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.                                                                      Limiting values ‚Äî Stress above one or more limiting values (as defined in
                                                                                                           the Absolute Maximum Ratings System of IEC 60134) will cause permanent
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           damage to the device. Limiting values are stress ratings only and (proper)
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           operation of the device at these or any other conditions above those given in
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           the Recommended operating conditions section (if present) or the
replacement of any products or rework charges) whether or not such
                                                                                                           Characteristics sections of this document is not warranted. Constant or
damages are based on tort (including negligence), warranty, breach of
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
contract or any other legal theory.
                                                                                                           the quality and reliability of the device.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 Terms and conditions of commercial sale ‚Äî NXP Semiconductors
customer for the products described herein shall be limited in accordance                                  products are sold subject to the general terms and conditions of commercial
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    sale, as published at http://www.nxp.com/profile/terms, unless otherwise
                                                                                                           agreed in a valid written individual agreement. In case an individual
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      agreement is concluded only the terms and conditions of the respective
changes to information published in this document, including without                                       agreement shall apply. NXP Semiconductors hereby expressly objects to
limitation specifications and product descriptions, at any time and without                                applying the customer‚Äôs general terms and conditions with regard to the
notice. This document supersedes and replaces all information supplied prior                               purchase of NXP Semiconductors products by customer.
to the publication hereof.
TJA1049                                                            All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                               Rev. 6 ‚Äî 15 January 2018                                                                                    25 of 27


NXP Semiconductors                                                                                                                                     TJA1049
                                                                                                       High-speed CAN transceiver with Standby mode
No offer to sell or license ‚Äî Nothing in this document may be interpreted or                      Translations ‚Äî A non-English (translated) version of a document is for
construed as an offer to sell products that is open for acceptance or the grant,                  reference only. The English version shall prevail in case of any discrepancy
conveyance or implication of any license under any copyrights, patents or                         between the translated and English versions.
other industrial or intellectual property rights.
Export control ‚Äî This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
                                                                                                  20.4 Trademarks
authorization from competent authorities.                                                         Notice: All referenced brands, product names, service names and trademarks
Quick reference data ‚Äî The Quick reference data is an extract of the                              are the property of their respective owners.
product data given in the Limiting values and Characteristics sections of this
document, and as such is not complete, exhaustive or legally binding.
21. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
TJA1049                                                   All information provided in this document is subject to legal disclaimers.     ¬© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet                                                      Rev. 6 ‚Äî 15 January 2018                                                                                26 of 27


NXP Semiconductors                                                                                                                         TJA1049
                                                                                   High-speed CAN transceiver with Standby mode
22. Contents
1     General description . . . . . . . . . . . . . . . . . . . . . . 1         20.1             Data sheet status . . . . . . . . . . . . . . . . . . . . . .     25
2     Features and benefits . . . . . . . . . . . . . . . . . . . . 1           20.2             Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.1     General . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 20.3             Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . .   25
2.2     Low-power management . . . . . . . . . . . . . . . . . 2                20.4             Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . .    26
2.3     Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2  21            Contact information . . . . . . . . . . . . . . . . . . . .          26
3     Quick reference data . . . . . . . . . . . . . . . . . . . . . 2          22            Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
4     Ordering information . . . . . . . . . . . . . . . . . . . . . 3
5     Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4
6     Pinning information . . . . . . . . . . . . . . . . . . . . . . 5
6.1     Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
6.2     Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5
7     Functional description . . . . . . . . . . . . . . . . . . . 6
7.1     Operating modes . . . . . . . . . . . . . . . . . . . . . . . 6
7.1.1   Normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . 6
7.1.2   Standby mode. . . . . . . . . . . . . . . . . . . . . . . . . . 6
7.2     Fail-safe features . . . . . . . . . . . . . . . . . . . . . . . 7
7.2.1   TXD dominant time-out function . . . . . . . . . . . . 7
7.2.2   Internal biasing of TXD and STB input pins . . . 7
7.2.3   Undervoltage detection on pins VCC and VIO . . 7
7.2.4   Overtemperature protection . . . . . . . . . . . . . . . 7
7.3     SPLIT output pin and VIO supply pin . . . . . . . . 7
7.3.1   SPLIT pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
7.3.2   VIO supply pin . . . . . . . . . . . . . . . . . . . . . . . . . . 8
8     Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 9
9     Thermal characteristics . . . . . . . . . . . . . . . . . . 9
10    Static characteristics. . . . . . . . . . . . . . . . . . . . 10
11    Dynamic characteristics . . . . . . . . . . . . . . . . . 12
12    Application information. . . . . . . . . . . . . . . . . . 14
12.1    Application diagrams . . . . . . . . . . . . . . . . . . . 14
12.2    Application hints . . . . . . . . . . . . . . . . . . . . . . . 15
13    Test information . . . . . . . . . . . . . . . . . . . . . . . . 15
13.1    Quality information . . . . . . . . . . . . . . . . . . . . . 16
14    Package outline . . . . . . . . . . . . . . . . . . . . . . . . 17
15    Handling information. . . . . . . . . . . . . . . . . . . . 19
16    Soldering of SMD packages . . . . . . . . . . . . . . 19
16.1    Introduction to soldering . . . . . . . . . . . . . . . . . 19
16.2    Wave and reflow soldering . . . . . . . . . . . . . . . 19
16.3    Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 19
16.4    Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 20
17    Soldering of HVSON packages. . . . . . . . . . . . 21
18    Appendix: ISO 11898-2:2016 parameter
      cross-reference list . . . . . . . . . . . . . . . . . . . . . 22
19    Revision history . . . . . . . . . . . . . . . . . . . . . . . . 24
20    Legal information. . . . . . . . . . . . . . . . . . . . . . . 25
                                                                                Please be aware that important notices concerning this document and the product(s)
                                                                                described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                ¬© NXP Semiconductors N.V. 2018.                                 All rights reserved.
                                                                                For more information, please visit: http://www.nxp.com
                                                                                For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                      Date of release: 15 January 2018
                                                                                                                                          Document identifier: TJA1049


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 TJA1049T,112 TJA1049T,118 TJA1049TK/3J TJA1049T/3J TJA1049TKJ TJA1049T/3/1Z TJA1049T/1Z
