module SM2(clk, rst, A, B, C, state, y);

input clk, rst;
input A, B, C;
reg A_reg, B_reg, C_reg;
reg A_trig, B_trig, C_trig;
output reg [2:0] state;
output reg y;

parameter S0 = 3'b000;
parameter S50 = 3'b001;
parameter S100 = 3'b010;
parameter S150 = 3'b011;
parameter S200 = 3'b100;

always @(negedge rst or posedge clk) begin
    if(!rst) begin
        {A_reg,B_reg,C_reg} <= 3'b000;
        {A_trig,B_trig,C_trig} <= 3'b000;
    end
    begin
        A_reg <= A; A_trig <= A & ~A_reg;
        B_reg <= B; B_trig <= B & ~B_reg;
        C_reg <= C; C_trig <= C & ~C_reg;
    end
end


always @(negedge rst or posedge clk) begin
    if(!rst) state <= S0;
    else begin
        case(state)
            S0 : begin
                if(A_trig == 1) state <= S50;
                else if(B_trig == 1) state <= S100;
                else state <= S0;
            end
            S50 : begin
                if(A_trig == 1) state <= S100;
                else if(B_trig == 1) state <= S150;
                else state <= S50;
            end
            S100 : begin
                if(A_trig == 1) state <= S150;
                else if(B_trig == 1) state <= S200;
                else state <= S100;
            end
            S150 : begin
                if(A_trig == 1) state <= S200;
                else if(B_trig == 1) state <= S200;
                else state <= S150;
            end
            S200 : begin
                if(A_trig == 1) state <= S200;
                else if(B_trig == 1) state <= S200;
                else if(C_trig == 1) state <= S0;
                else state <= S200;
            end
        endcase
    end
end

always @(negedge rst or posedge clk) begin
    if(!rst) y <= 0;
    else begin
        case(state)
            S200 : y <= C_trig ? 1 : 0;
        endcase
    end
end
endmodule

