// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/31/2024 18:34:27"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	clock,
	din,
	run,
	resetn,
	saida,
	r0t,
	r1t,
	r2t,
	r3t,
	r7t,
	irt,
	sp);
input 	clock;
input 	[15:0] din;
input 	run;
input 	resetn;
output 	[15:0] saida;
output 	[15:0] r0t;
output 	[15:0] r1t;
output 	[15:0] r2t;
output 	[15:0] r3t;
output 	[15:0] r7t;
output 	[9:0] irt;
output 	[15:0] sp;

// Design Ports Information
// saida[0]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[4]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[7]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[8]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[9]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[10]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[11]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[12]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[13]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[14]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[15]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[0]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[1]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[5]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[7]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[8]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[9]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[10]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[11]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[12]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[13]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[14]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0t[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[0]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[3]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[5]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[7]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[8]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[9]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[10]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[11]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[13]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[14]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1t[15]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[0]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[2]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[3]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[4]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[6]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[7]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[8]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[9]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[10]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[11]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[12]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[13]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[14]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2t[15]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[1]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[2]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[3]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[5]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[6]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[7]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[8]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[9]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[10]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[11]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[12]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[13]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[14]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3t[15]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[2]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[4]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[7]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[8]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[9]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[10]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[11]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[12]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[13]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[14]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r7t[15]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[2]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[3]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[4]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[5]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[6]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[8]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// irt[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[0]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[1]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[2]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[3]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[4]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[5]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[6]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[7]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[8]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[9]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[10]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[11]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[12]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[13]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[15]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// din[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[2]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[3]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[5]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[6]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[7]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[8]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[9]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[10]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[11]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[12]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[13]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[14]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[15]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// run	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v.sdo");
// synopsys translate_on

wire \addSub|Add0~3_combout ;
wire \addSub|Add0~6_combout ;
wire \addSub|Add0~9_combout ;
wire \addSub|Add0~15_combout ;
wire \addSub|Add0~18_combout ;
wire \addSub|Add0~21_combout ;
wire \addSub|Add0~27_combout ;
wire \mux_inst|Selector1~0_combout ;
wire \ctrl|r2_out~regout ;
wire \mux_inst|Selector0~2_combout ;
wire \mux_inst|Selector2~0_combout ;
wire \mux_inst|Selector3~0_combout ;
wire \mux_inst|Selector3~2_combout ;
wire \mux_inst|Selector4~0_combout ;
wire \mux_inst|Selector4~2_combout ;
wire \mux_inst|Selector5~1_combout ;
wire \mux_inst|Selector6~0_combout ;
wire \mux_inst|Selector10~0_combout ;
wire \mux_inst|Selector11~0_combout ;
wire \mux_inst|Selector12~0_combout ;
wire \mux_inst|Selector13~0_combout ;
wire \mux_inst|Selector14~0_combout ;
wire \mux_inst|Selector15~0_combout ;
wire \ctrl|r0_out~0_combout ;
wire \ctrl|g_out~2_combout ;
wire \ctrl|wren~regout ;
wire \ctrl|Selector15~4_combout ;
wire \ctrl|Selector15~13_combout ;
wire \ctrl|Selector15~14_combout ;
wire \ctrl|Selector15~15_combout ;
wire \addSub|Selector3~0_combout ;
wire \addSub|Selector3~1_combout ;
wire \addSub|Selector3~2_combout ;
wire \addSub|Selector3~3_combout ;
wire \addSub|Selector3~4_combout ;
wire \addSub|Selector3~7_combout ;
wire \ctrl|wren~1_combout ;
wire \ctrl|Selector20~0_combout ;
wire \addSub|Selector0~0_combout ;
wire \addSub|Selector5~0_combout ;
wire \addSub|Selector6~0_combout ;
wire \addSub|Selector7~0_combout ;
wire \addSub|Add0~23_combout ;
wire \addSub|Selector9~0_combout ;
wire \addSub|Add0~32_combout ;
wire \addSub|Add0~35_combout ;
wire \addSub|Add0~44_combout ;
wire \ctrl|Selector15~19_combout ;
wire \ctrl|Selector5~10_combout ;
wire \ctrl|Selector5~15_combout ;
wire \regA|data_out[4]~feeder_combout ;
wire \regA|data_out[13]~feeder_combout ;
wire \reg7|Q[0]~16_combout ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \reg7|Q[0]~17 ;
wire \reg7|Q[1]~18_combout ;
wire \reg7|Q[1]~19 ;
wire \reg7|Q[2]~20_combout ;
wire \reg7|Q[2]~21 ;
wire \reg7|Q[3]~22_combout ;
wire \ctrl|r1_out~0_combout ;
wire \ctrl|Selector20~1_combout ;
wire \ctrl|Tstate.T3~regout ;
wire \memoria_intrucao~6_combout ;
wire \memoria_intrucao~5_combout ;
wire \memoria_intrucao~7_combout ;
wire \ctrl|q_out~2_combout ;
wire \ctrl|q_out~3_combout ;
wire \ctrl|WideOr3~0_combout ;
wire \ctrl|Tstate~13_combout ;
wire \ctrl|Tstate~14_combout ;
wire \ctrl|Selector17~0_combout ;
wire \ctrl|Tstate.000~regout ;
wire \run~combout ;
wire \ctrl|Selector18~0_combout ;
wire \ctrl|Tstate.T1~regout ;
wire \ctrl|Selector19~0_combout ;
wire \ctrl|Selector19~1_combout ;
wire \ctrl|Tstate.T2~regout ;
wire \ctrl|Tstate~15_combout ;
wire \ctrl|WideOr1~0_combout ;
wire \ctrl|Selector16~0_combout ;
wire \ctrl|Selector16~1_combout ;
wire \ctrl|done~regout ;
wire \ctrl|dinout~0_combout ;
wire \memoria_intrucao~4_combout ;
wire \ctrl|Selector6~11_combout ;
wire \memoria_intrucao~1_combout ;
wire \ctrl|r0_out~1_combout ;
wire \memoria_intrucao~3_combout ;
wire \memoria_intrucao~2_combout ;
wire \ctrl|Selector14~0_combout ;
wire \ctrl|Selector6~12_combout ;
wire \ctrl|Selector6~13_combout ;
wire \ctrl|r1_out~regout ;
wire \ctrl|Selector7~0_combout ;
wire \ctrl|Selector7~1_combout ;
wire \ctrl|Selector6~6_combout ;
wire \ctrl|Selector6~14_combout ;
wire \ctrl|Selector7~2_combout ;
wire \ctrl|r0_out~regout ;
wire \ctrl|dinout~1_combout ;
wire \ctrl|dinout~regout ;
wire \mux_inst|always0~0_combout ;
wire \ctrl|WideOr2~0_combout ;
wire \ctrl|g_out~3_combout ;
wire \ctrl|g_out~regout ;
wire \ctrl|dout_out~regout ;
wire \mux_inst|always0~3_combout ;
wire \mux_inst|always0~3clkctrl_outclk ;
wire \mux_inst|always0~2_combout ;
wire \ctrl|Selector15~10_combout ;
wire \ctrl|Selector15~20_combout ;
wire \ctrl|Selector15~11_combout ;
wire \ctrl|Selector15~12_combout ;
wire \ctrl|Selector15~21_combout ;
wire \ctrl|Selector13~0_combout ;
wire \ctrl|Selector15~16_combout ;
wire \ctrl|Selector13~1_combout ;
wire \ctrl|comparacao~2_combout ;
wire \ctrl|comparacao~regout ;
wire \ctrl|g_in~2_combout ;
wire \ctrl|soma~0_combout ;
wire \ctrl|soma~regout ;
wire \ctrl|Selector14~1_combout ;
wire \ctrl|Selector14~2_combout ;
wire \ctrl|r1_in~regout ;
wire \mux_inst|Selector11~2_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \ctrl|dout_in~2_combout ;
wire \ctrl|dout_in~regout ;
wire \regADDR|data_out[0]~feeder_combout ;
wire \ctrl|addr_in~2_combout ;
wire \ctrl|addr_in~regout ;
wire \ctrl|Selector15~17_combout ;
wire \ctrl|Selector15~18_combout ;
wire \ctrl|r0_in~regout ;
wire \mux_inst|Selector0~0_combout ;
wire \ctrl|wren~0_combout ;
wire \ctrl|maior_menor~0_combout ;
wire \ctrl|maior_menor~regout ;
wire \addSub|Selector1~0_combout ;
wire \addSub|always0~0_combout ;
wire \addSub|always0~0clkctrl_outclk ;
wire \ctrl|g_in~3_combout ;
wire \ctrl|g_in~regout ;
wire \mux_inst|Selector0~1_combout ;
wire \mux_inst|Selector2~2_combout ;
wire \mux_inst|Selector2~1_combout ;
wire \mux_inst|always0~1_combout ;
wire \mux_inst|Selector2~3_combout ;
wire \mux_inst|Selector2~4_combout ;
wire \regADDR|data_out[2]~feeder_combout ;
wire \ctrl|add_sub~0_combout ;
wire \ctrl|add_sub~regout ;
wire \addSub|Add0~11_combout ;
wire \addSub|Add0~8_combout ;
wire \addSub|Add0~5_combout ;
wire \addSub|Add0~0_combout ;
wire \addSub|Add0~2_cout ;
wire \addSub|Add0~4 ;
wire \addSub|Add0~7 ;
wire \addSub|Add0~10 ;
wire \addSub|Add0~12_combout ;
wire \addSub|Selector4~0_combout ;
wire \mux_inst|Selector3~1_combout ;
wire \mux_inst|Selector4~1_combout ;
wire \reg0|data_out[5]~feeder_combout ;
wire \mux_inst|Selector5~0_combout ;
wire \reg1|data_out[5]~feeder_combout ;
wire \mux_inst|Selector5~2_combout ;
wire \mux_inst|Selector6~2_combout ;
wire \mux_inst|Selector6~1_combout ;
wire \mux_inst|Selector6~3_combout ;
wire \mux_inst|Selector6~4_combout ;
wire \regADDR|data_out[6]~feeder_combout ;
wire \regDOUT|data_out[2]~feeder_combout ;
wire \regDOUT|data_out[6]~feeder_combout ;
wire \mux_inst|Selector7~0_combout ;
wire \mux_inst|Selector7~2_combout ;
wire \mux_inst|Selector8~0_combout ;
wire \mux_inst|Selector9~0_combout ;
wire \addSub|Add0~29_combout ;
wire \addSub|Add0~26_combout ;
wire \ctrl|WideOr0~0_combout ;
wire \ctrl|a_in~2_combout ;
wire \ctrl|a_in~regout ;
wire \addSub|Add0~20_combout ;
wire \addSub|Add0~17_combout ;
wire \addSub|Add0~14_combout ;
wire \addSub|Add0~13 ;
wire \addSub|Add0~16 ;
wire \addSub|Add0~19 ;
wire \addSub|Add0~22 ;
wire \addSub|Add0~25 ;
wire \addSub|Add0~28 ;
wire \addSub|Add0~30_combout ;
wire \addSub|Selector10~0_combout ;
wire \mux_inst|Selector9~1_combout ;
wire \mux_inst|Selector9~2_combout ;
wire \mux_inst|Selector9~3_combout ;
wire \mux_inst|Selector9~4_combout ;
wire \reg1|data_out[10]~feeder_combout ;
wire \mux_inst|Selector10~2_combout ;
wire \mux_inst|Selector12~2_combout ;
wire \addSub|Add0~38_combout ;
wire \addSub|Add0~31 ;
wire \addSub|Add0~34 ;
wire \addSub|Add0~37 ;
wire \addSub|Add0~39_combout ;
wire \addSub|Selector13~0_combout ;
wire \mux_inst|Selector12~1_combout ;
wire \mux_inst|Selector12~3_combout ;
wire \mux_inst|Selector12~4_combout ;
wire \addSub|Add0~41_combout ;
wire \addSub|Add0~40 ;
wire \addSub|Add0~42_combout ;
wire \addSub|Selector14~0_combout ;
wire \mux_inst|Selector13~1_combout ;
wire \reg1|data_out[13]~feeder_combout ;
wire \mux_inst|Selector13~2_combout ;
wire \mux_inst|Selector13~3_combout ;
wire \mux_inst|Selector13~4_combout ;
wire \reg1|data_out[14]~feeder_combout ;
wire \mux_inst|Selector14~2_combout ;
wire \addSub|Add0~43 ;
wire \addSub|Add0~45_combout ;
wire \addSub|Selector15~0_combout ;
wire \mux_inst|Selector14~1_combout ;
wire \mux_inst|Selector14~3_combout ;
wire \mux_inst|Selector14~4_combout ;
wire \mux_inst|Selector15~2_combout ;
wire \regA|data_out[15]~feeder_combout ;
wire \addSub|Add0~47_combout ;
wire \addSub|Add0~46 ;
wire \addSub|Add0~48_combout ;
wire \addSub|Selector16~0_combout ;
wire \mux_inst|Selector15~1_combout ;
wire \mux_inst|Selector15~3_combout ;
wire \mux_inst|Selector15~4_combout ;
wire \regDOUT|data_out[15]~feeder_combout ;
wire \addSub|Add0~33_combout ;
wire \addSub|Selector11~0_combout ;
wire \mux_inst|Selector10~1_combout ;
wire \mux_inst|Selector10~3_combout ;
wire \mux_inst|Selector10~4_combout ;
wire \mux_inst|Selector8~2_combout ;
wire \mux_inst|Selector8~1_combout ;
wire \mux_inst|Selector8~3_combout ;
wire \mux_inst|Selector8~4_combout ;
wire \regDOUT|data_out[8]~feeder_combout ;
wire \addSub|Add0~24_combout ;
wire \addSub|Selector8~0_combout ;
wire \mux_inst|Selector7~1_combout ;
wire \mux_inst|Selector7~3_combout ;
wire \mux_inst|Selector7~4_combout ;
wire \mux_inst|Selector5~3_combout ;
wire \mux_inst|Selector5~4_combout ;
wire \regADDR|data_out[5]~feeder_combout ;
wire \mux_inst|Selector4~3_combout ;
wire \mux_inst|Selector4~4_combout ;
wire \regADDR|data_out[4]~feeder_combout ;
wire \mux_inst|Selector3~3_combout ;
wire \mux_inst|Selector3~4_combout ;
wire \regADDR|data_out[3]~feeder_combout ;
wire \mux_inst|Selector0~3_combout ;
wire \mux_inst|Selector0~4_combout ;
wire \mux_inst|Selector11~1_combout ;
wire \mux_inst|Selector11~3_combout ;
wire \mux_inst|Selector11~4_combout ;
wire \addSub|Add0~36_combout ;
wire \addSub|Selector12~0_combout ;
wire \ctrl|Selector15~7_combout ;
wire \ctrl|Selector15~8_combout ;
wire \ctrl|Selector15~3_combout ;
wire \ctrl|Selector15~2_combout ;
wire \ctrl|Selector15~5_combout ;
wire \ctrl|Selector15~6_combout ;
wire \ctrl|Selector15~9_combout ;
wire \ctrl|Selector13~2_combout ;
wire \ctrl|r2_in~regout ;
wire \mux_inst|Selector1~2_combout ;
wire \regA|data_out[3]~feeder_combout ;
wire \regA|data_out[2]~feeder_combout ;
wire \addSub|LessThan0~1_cout ;
wire \addSub|LessThan0~3_cout ;
wire \addSub|LessThan0~5_cout ;
wire \addSub|LessThan0~7_cout ;
wire \addSub|LessThan0~9_cout ;
wire \addSub|LessThan0~11_cout ;
wire \addSub|LessThan0~13_cout ;
wire \addSub|LessThan0~15_cout ;
wire \addSub|LessThan0~17_cout ;
wire \addSub|LessThan0~19_cout ;
wire \addSub|LessThan0~21_cout ;
wire \addSub|LessThan0~23_cout ;
wire \addSub|LessThan0~25_cout ;
wire \addSub|LessThan0~27_cout ;
wire \addSub|LessThan0~29_cout ;
wire \addSub|LessThan0~30_combout ;
wire \addSub|Selector3~11_combout ;
wire \addSub|Selector3~8_combout ;
wire \addSub|Selector3~5_combout ;
wire \addSub|Selector3~6_combout ;
wire \addSub|Selector3~9_combout ;
wire \addSub|Selector3~10_combout ;
wire \addSub|Selector3~12_combout ;
wire \mux_inst|Selector1~1_combout ;
wire \mux_inst|Selector1~3_combout ;
wire \mux_inst|Selector1~4_combout ;
wire \reg0|data_out[2]~feeder_combout ;
wire \reg0|data_out[4]~feeder_combout ;
wire \reg0|data_out[11]~feeder_combout ;
wire \reg0|data_out[12]~feeder_combout ;
wire \reg0|data_out[13]~feeder_combout ;
wire \reg0|data_out[14]~feeder_combout ;
wire \reg0|data_out[15]~feeder_combout ;
wire \ctrl|Selector12~0_combout ;
wire \ctrl|Selector12~1_combout ;
wire \ctrl|Selector12~2_combout ;
wire \ctrl|r3_in~regout ;
wire \reg3|data_out[6]~feeder_combout ;
wire \reg3|data_out[7]~feeder_combout ;
wire \reg3|data_out[8]~feeder_combout ;
wire \reg3|data_out[9]~feeder_combout ;
wire \reg3|data_out[13]~feeder_combout ;
wire \reg3|data_out[14]~feeder_combout ;
wire \reg3|data_out[15]~feeder_combout ;
wire \reg7|Q[3]~23 ;
wire \reg7|Q[4]~24_combout ;
wire \reg7|Q[4]~25 ;
wire \reg7|Q[5]~26_combout ;
wire \reg7|Q[5]~27 ;
wire \reg7|Q[6]~28_combout ;
wire \reg7|Q[6]~29 ;
wire \reg7|Q[7]~30_combout ;
wire \reg7|Q[7]~31 ;
wire \reg7|Q[8]~32_combout ;
wire \reg7|Q[8]~33 ;
wire \reg7|Q[9]~34_combout ;
wire \reg7|Q[9]~35 ;
wire \reg7|Q[10]~36_combout ;
wire \reg7|Q[10]~37 ;
wire \reg7|Q[11]~38_combout ;
wire \reg7|Q[11]~39 ;
wire \reg7|Q[12]~40_combout ;
wire \reg7|Q[12]~41 ;
wire \reg7|Q[13]~42_combout ;
wire \reg7|Q[13]~43 ;
wire \reg7|Q[14]~44_combout ;
wire \reg7|Q[14]~45 ;
wire \reg7|Q[15]~46_combout ;
wire \memoria_intrucao~0_combout ;
wire [15:0] \reg1|data_out ;
wire [15:0] \reg2|data_out ;
wire [15:0] \reg3|data_out ;
wire [15:0] \regADDR|data_out ;
wire [15:0] \regDOUT|data_out ;
wire [15:0] \regA|data_out ;
wire [15:0] \regG|data_out ;
wire [15:0] \reg0|data_out ;
wire [15:0] \reg7|Q ;
wire [15:0] \mem_principal|altsyncram_component|auto_generated|q_a ;
wire [15:0] \mux_inst|buswires ;
wire [15:0] \addSub|data_out ;
wire [15:0] \din~combout ;

wire [15:0] \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \mem_principal|altsyncram_component|auto_generated|q_a [0] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_principal|altsyncram_component|auto_generated|q_a [1] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem_principal|altsyncram_component|auto_generated|q_a [2] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem_principal|altsyncram_component|auto_generated|q_a [3] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem_principal|altsyncram_component|auto_generated|q_a [4] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem_principal|altsyncram_component|auto_generated|q_a [5] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem_principal|altsyncram_component|auto_generated|q_a [6] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem_principal|altsyncram_component|auto_generated|q_a [7] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem_principal|altsyncram_component|auto_generated|q_a [8] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mem_principal|altsyncram_component|auto_generated|q_a [9] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mem_principal|altsyncram_component|auto_generated|q_a [10] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \mem_principal|altsyncram_component|auto_generated|q_a [11] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \mem_principal|altsyncram_component|auto_generated|q_a [12] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \mem_principal|altsyncram_component|auto_generated|q_a [13] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \mem_principal|altsyncram_component|auto_generated|q_a [14] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \mem_principal|altsyncram_component|auto_generated|q_a [15] = \mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: M4K_X26_Y25
cycloneii_ram_block \mem_principal|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ctrl|wren~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regDOUT|data_out [15],\regDOUT|data_out [14],\regDOUT|data_out [13],\regDOUT|data_out [12],\regDOUT|data_out [11],\regDOUT|data_out [10],\regDOUT|data_out [9],\regDOUT|data_out [8],\regDOUT|data_out [7],\regDOUT|data_out [6],\regDOUT|data_out [5],\regDOUT|data_out [4],\regDOUT|data_out [3],\regDOUT|data_out [2],
\regDOUT|data_out [1],\regDOUT|data_out [0]}),
	.portaaddr({\regADDR|data_out [6],\regADDR|data_out [5],\regADDR|data_out [4],\regADDR|data_out [3],\regADDR|data_out [2],\regADDR|data_out [1],\regADDR|data_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_principal|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memoria.mif";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memoria:mem_principal|altsyncram:altsyncram_component|altsyncram_42d1:auto_generated|ALTSYNCRAM";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \mem_principal|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000;
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneii_lcell_comb \addSub|Add0~3 (
// Equation(s):
// \addSub|Add0~3_combout  = (\regA|data_out [0] & ((\addSub|Add0~0_combout  & (\addSub|Add0~2_cout  & VCC)) # (!\addSub|Add0~0_combout  & (!\addSub|Add0~2_cout )))) # (!\regA|data_out [0] & ((\addSub|Add0~0_combout  & (!\addSub|Add0~2_cout )) # 
// (!\addSub|Add0~0_combout  & ((\addSub|Add0~2_cout ) # (GND)))))
// \addSub|Add0~4  = CARRY((\regA|data_out [0] & (!\addSub|Add0~0_combout  & !\addSub|Add0~2_cout )) # (!\regA|data_out [0] & ((!\addSub|Add0~2_cout ) # (!\addSub|Add0~0_combout ))))

	.dataa(\regA|data_out [0]),
	.datab(\addSub|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~2_cout ),
	.combout(\addSub|Add0~3_combout ),
	.cout(\addSub|Add0~4 ));
// synopsys translate_off
defparam \addSub|Add0~3 .lut_mask = 16'h9617;
defparam \addSub|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneii_lcell_comb \addSub|Add0~6 (
// Equation(s):
// \addSub|Add0~6_combout  = ((\regA|data_out [1] $ (\addSub|Add0~5_combout  $ (!\addSub|Add0~4 )))) # (GND)
// \addSub|Add0~7  = CARRY((\regA|data_out [1] & ((\addSub|Add0~5_combout ) # (!\addSub|Add0~4 ))) # (!\regA|data_out [1] & (\addSub|Add0~5_combout  & !\addSub|Add0~4 )))

	.dataa(\regA|data_out [1]),
	.datab(\addSub|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~4 ),
	.combout(\addSub|Add0~6_combout ),
	.cout(\addSub|Add0~7 ));
// synopsys translate_off
defparam \addSub|Add0~6 .lut_mask = 16'h698E;
defparam \addSub|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneii_lcell_comb \addSub|Add0~9 (
// Equation(s):
// \addSub|Add0~9_combout  = (\regA|data_out [2] & ((\addSub|Add0~8_combout  & (\addSub|Add0~7  & VCC)) # (!\addSub|Add0~8_combout  & (!\addSub|Add0~7 )))) # (!\regA|data_out [2] & ((\addSub|Add0~8_combout  & (!\addSub|Add0~7 )) # (!\addSub|Add0~8_combout  & 
// ((\addSub|Add0~7 ) # (GND)))))
// \addSub|Add0~10  = CARRY((\regA|data_out [2] & (!\addSub|Add0~8_combout  & !\addSub|Add0~7 )) # (!\regA|data_out [2] & ((!\addSub|Add0~7 ) # (!\addSub|Add0~8_combout ))))

	.dataa(\regA|data_out [2]),
	.datab(\addSub|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~7 ),
	.combout(\addSub|Add0~9_combout ),
	.cout(\addSub|Add0~10 ));
// synopsys translate_off
defparam \addSub|Add0~9 .lut_mask = 16'h9617;
defparam \addSub|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneii_lcell_comb \addSub|Add0~15 (
// Equation(s):
// \addSub|Add0~15_combout  = (\regA|data_out [4] & ((\addSub|Add0~14_combout  & (\addSub|Add0~13  & VCC)) # (!\addSub|Add0~14_combout  & (!\addSub|Add0~13 )))) # (!\regA|data_out [4] & ((\addSub|Add0~14_combout  & (!\addSub|Add0~13 )) # 
// (!\addSub|Add0~14_combout  & ((\addSub|Add0~13 ) # (GND)))))
// \addSub|Add0~16  = CARRY((\regA|data_out [4] & (!\addSub|Add0~14_combout  & !\addSub|Add0~13 )) # (!\regA|data_out [4] & ((!\addSub|Add0~13 ) # (!\addSub|Add0~14_combout ))))

	.dataa(\regA|data_out [4]),
	.datab(\addSub|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~13 ),
	.combout(\addSub|Add0~15_combout ),
	.cout(\addSub|Add0~16 ));
// synopsys translate_off
defparam \addSub|Add0~15 .lut_mask = 16'h9617;
defparam \addSub|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneii_lcell_comb \addSub|Add0~18 (
// Equation(s):
// \addSub|Add0~18_combout  = ((\regA|data_out [5] $ (\addSub|Add0~17_combout  $ (!\addSub|Add0~16 )))) # (GND)
// \addSub|Add0~19  = CARRY((\regA|data_out [5] & ((\addSub|Add0~17_combout ) # (!\addSub|Add0~16 ))) # (!\regA|data_out [5] & (\addSub|Add0~17_combout  & !\addSub|Add0~16 )))

	.dataa(\regA|data_out [5]),
	.datab(\addSub|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~16 ),
	.combout(\addSub|Add0~18_combout ),
	.cout(\addSub|Add0~19 ));
// synopsys translate_off
defparam \addSub|Add0~18 .lut_mask = 16'h698E;
defparam \addSub|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneii_lcell_comb \addSub|Add0~21 (
// Equation(s):
// \addSub|Add0~21_combout  = (\regA|data_out [6] & ((\addSub|Add0~20_combout  & (\addSub|Add0~19  & VCC)) # (!\addSub|Add0~20_combout  & (!\addSub|Add0~19 )))) # (!\regA|data_out [6] & ((\addSub|Add0~20_combout  & (!\addSub|Add0~19 )) # 
// (!\addSub|Add0~20_combout  & ((\addSub|Add0~19 ) # (GND)))))
// \addSub|Add0~22  = CARRY((\regA|data_out [6] & (!\addSub|Add0~20_combout  & !\addSub|Add0~19 )) # (!\regA|data_out [6] & ((!\addSub|Add0~19 ) # (!\addSub|Add0~20_combout ))))

	.dataa(\regA|data_out [6]),
	.datab(\addSub|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~19 ),
	.combout(\addSub|Add0~21_combout ),
	.cout(\addSub|Add0~22 ));
// synopsys translate_off
defparam \addSub|Add0~21 .lut_mask = 16'h9617;
defparam \addSub|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneii_lcell_comb \addSub|Add0~27 (
// Equation(s):
// \addSub|Add0~27_combout  = (\regA|data_out [8] & ((\addSub|Add0~26_combout  & (\addSub|Add0~25  & VCC)) # (!\addSub|Add0~26_combout  & (!\addSub|Add0~25 )))) # (!\regA|data_out [8] & ((\addSub|Add0~26_combout  & (!\addSub|Add0~25 )) # 
// (!\addSub|Add0~26_combout  & ((\addSub|Add0~25 ) # (GND)))))
// \addSub|Add0~28  = CARRY((\regA|data_out [8] & (!\addSub|Add0~26_combout  & !\addSub|Add0~25 )) # (!\regA|data_out [8] & ((!\addSub|Add0~25 ) # (!\addSub|Add0~26_combout ))))

	.dataa(\regA|data_out [8]),
	.datab(\addSub|Add0~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~25 ),
	.combout(\addSub|Add0~27_combout ),
	.cout(\addSub|Add0~28 ));
// synopsys translate_off
defparam \addSub|Add0~27 .lut_mask = 16'h9617;
defparam \addSub|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneii_lcell_comb \mux_inst|Selector1~0 (
// Equation(s):
// \mux_inst|Selector1~0_combout  = (\ctrl|dinout~regout  & (\din~combout [0])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [0]))))

	.dataa(\din~combout [0]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [0]),
	.cin(gnd),
	.combout(\mux_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~0 .lut_mask = 16'hACA0;
defparam \mux_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N23
cycloneii_lcell_ff \ctrl|r2_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector5~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_out~regout ));

// Location: LCCOMB_X31_Y25_N2
cycloneii_lcell_comb \mux_inst|Selector0~2 (
// Equation(s):
// \mux_inst|Selector0~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [1])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [1]),
	.cin(gnd),
	.combout(\mux_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~2 .lut_mask = 16'h0200;
defparam \mux_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneii_lcell_comb \mux_inst|Selector2~0 (
// Equation(s):
// \mux_inst|Selector2~0_combout  = (\ctrl|dinout~regout  & (\din~combout [2])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [2]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [2]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [2]),
	.cin(gnd),
	.combout(\mux_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \mux_inst|Selector3~0 (
// Equation(s):
// \mux_inst|Selector3~0_combout  = (\ctrl|dinout~regout  & (\din~combout [3])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [3]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [3]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneii_lcell_comb \mux_inst|Selector3~2 (
// Equation(s):
// \mux_inst|Selector3~2_combout  = (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [3])))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~2 .lut_mask = 16'h0400;
defparam \mux_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneii_lcell_comb \mux_inst|Selector4~0 (
// Equation(s):
// \mux_inst|Selector4~0_combout  = (\ctrl|dinout~regout  & (\din~combout [4])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [4]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [4]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [4]),
	.cin(gnd),
	.combout(\mux_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \mux_inst|Selector4~2 (
// Equation(s):
// \mux_inst|Selector4~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|dinout~regout  & (\reg1|data_out [4] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\reg1|data_out [4]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N11
cycloneii_lcell_ff \regG|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [5]));

// Location: LCCOMB_X29_Y24_N16
cycloneii_lcell_comb \mux_inst|Selector5~1 (
// Equation(s):
// \mux_inst|Selector5~1_combout  = (\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [5]))

	.dataa(vcc),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\regG|data_out [5]),
	.cin(gnd),
	.combout(\mux_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~1 .lut_mask = 16'hC000;
defparam \mux_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneii_lcell_comb \mux_inst|Selector6~0 (
// Equation(s):
// \mux_inst|Selector6~0_combout  = (\ctrl|dinout~regout  & (\din~combout [6])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [6]))))

	.dataa(\din~combout [6]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [6]),
	.cin(gnd),
	.combout(\mux_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~0 .lut_mask = 16'hACA0;
defparam \mux_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N17
cycloneii_lcell_ff \regG|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [8]));

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \mux_inst|Selector10~0 (
// Equation(s):
// \mux_inst|Selector10~0_combout  = (\ctrl|dinout~regout  & (\din~combout [10])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [10]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [10]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [10]),
	.cin(gnd),
	.combout(\mux_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \mux_inst|Selector11~0 (
// Equation(s):
// \mux_inst|Selector11~0_combout  = (\ctrl|dinout~regout  & (\din~combout [11])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [11]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [11]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [11]),
	.cin(gnd),
	.combout(\mux_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \mux_inst|Selector12~0 (
// Equation(s):
// \mux_inst|Selector12~0_combout  = (\ctrl|dinout~regout  & (\din~combout [12])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [12]))))

	.dataa(\din~combout [12]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [12]),
	.cin(gnd),
	.combout(\mux_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~0 .lut_mask = 16'hACA0;
defparam \mux_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \mux_inst|Selector13~0 (
// Equation(s):
// \mux_inst|Selector13~0_combout  = (\ctrl|dinout~regout  & (\din~combout [13])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [13]))))

	.dataa(\din~combout [13]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [13]),
	.cin(gnd),
	.combout(\mux_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~0 .lut_mask = 16'hACA0;
defparam \mux_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneii_lcell_comb \mux_inst|Selector14~0 (
// Equation(s):
// \mux_inst|Selector14~0_combout  = (\ctrl|dinout~regout  & (\din~combout [14])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [14]))))

	.dataa(\din~combout [14]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [14]),
	.cin(gnd),
	.combout(\mux_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~0 .lut_mask = 16'hACA0;
defparam \mux_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \mux_inst|Selector15~0 (
// Equation(s):
// \mux_inst|Selector15~0_combout  = (\ctrl|dinout~regout  & (\din~combout [15])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [15]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [15]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [15]),
	.cin(gnd),
	.combout(\mux_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneii_lcell_comb \ctrl|r0_out~0 (
// Equation(s):
// \ctrl|r0_out~0_combout  = (\reg7|Q [2] & ((\reg7|Q [3]) # ((!\reg7|Q [0] & \reg7|Q [1])))) # (!\reg7|Q [2] & ((\reg7|Q [1] & (!\reg7|Q [0] & \reg7|Q [3])) # (!\reg7|Q [1] & ((!\reg7|Q [3])))))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\ctrl|r0_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r0_out~0 .lut_mask = 16'hBA25;
defparam \ctrl|r0_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \ctrl|g_out~2 (
// Equation(s):
// \ctrl|g_out~2_combout  = (\run~combout  & (\ctrl|Tstate.T2~regout  & !\ctrl|done~regout ))

	.dataa(\run~combout ),
	.datab(vcc),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|g_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_out~2 .lut_mask = 16'h00A0;
defparam \ctrl|g_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N15
cycloneii_lcell_ff \ctrl|wren (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|wren~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|wren~regout ));

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \ctrl|Selector15~4 (
// Equation(s):
// \ctrl|Selector15~4_combout  = (!\regG|data_out [9] & (!\regG|data_out [11] & (!\regG|data_out [10] & !\regG|data_out [8])))

	.dataa(\regG|data_out [9]),
	.datab(\regG|data_out [11]),
	.datac(\regG|data_out [10]),
	.datad(\regG|data_out [8]),
	.cin(gnd),
	.combout(\ctrl|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~4 .lut_mask = 16'h0001;
defparam \ctrl|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \ctrl|Selector15~13 (
// Equation(s):
// \ctrl|Selector15~13_combout  = (\run~combout  & (!\ctrl|done~regout  & (!\memoria_intrucao~5_combout  & \ctrl|Tstate.T2~regout )))

	.dataa(\run~combout ),
	.datab(\ctrl|done~regout ),
	.datac(\memoria_intrucao~5_combout ),
	.datad(\ctrl|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~13 .lut_mask = 16'h0200;
defparam \ctrl|Selector15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneii_lcell_comb \ctrl|Selector15~14 (
// Equation(s):
// \ctrl|Selector15~14_combout  = (\memoria_intrucao~7_combout  & (((\ctrl|Selector15~19_combout ) # (!\ctrl|Selector15~13_combout )))) # (!\memoria_intrucao~7_combout  & (!\memoria_intrucao~6_combout  & (\ctrl|Selector15~13_combout )))

	.dataa(\memoria_intrucao~6_combout ),
	.datab(\memoria_intrucao~7_combout ),
	.datac(\ctrl|Selector15~13_combout ),
	.datad(\ctrl|Selector15~19_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~14 .lut_mask = 16'hDC1C;
defparam \ctrl|Selector15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \ctrl|Selector15~15 (
// Equation(s):
// \ctrl|Selector15~15_combout  = (!\memoria_intrucao~5_combout  & (((!\ctrl|Tstate~15_combout  & !\memoria_intrucao~6_combout )) # (!\memoria_intrucao~4_combout )))

	.dataa(\ctrl|Tstate~15_combout ),
	.datab(\memoria_intrucao~5_combout ),
	.datac(\memoria_intrucao~6_combout ),
	.datad(\memoria_intrucao~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~15 .lut_mask = 16'h0133;
defparam \ctrl|Selector15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N7
cycloneii_lcell_ff \regA|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [1]));

// Location: LCCOMB_X30_Y24_N12
cycloneii_lcell_comb \addSub|Selector3~0 (
// Equation(s):
// \addSub|Selector3~0_combout  = (\regA|data_out [1] & (\mux_inst|buswires [1] & (\mux_inst|buswires [0] $ (!\regA|data_out [0])))) # (!\regA|data_out [1] & (!\mux_inst|buswires [1] & (\mux_inst|buswires [0] $ (!\regA|data_out [0]))))

	.dataa(\regA|data_out [1]),
	.datab(\mux_inst|buswires [0]),
	.datac(\mux_inst|buswires [1]),
	.datad(\regA|data_out [0]),
	.cin(gnd),
	.combout(\addSub|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~0 .lut_mask = 16'h8421;
defparam \addSub|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneii_lcell_comb \addSub|Selector3~1 (
// Equation(s):
// \addSub|Selector3~1_combout  = (\mux_inst|buswires [2] & (\regA|data_out [2] & (\mux_inst|buswires [3] $ (!\regA|data_out [3])))) # (!\mux_inst|buswires [2] & (!\regA|data_out [2] & (\mux_inst|buswires [3] $ (!\regA|data_out [3]))))

	.dataa(\mux_inst|buswires [2]),
	.datab(\regA|data_out [2]),
	.datac(\mux_inst|buswires [3]),
	.datad(\regA|data_out [3]),
	.cin(gnd),
	.combout(\addSub|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~1 .lut_mask = 16'h9009;
defparam \addSub|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N15
cycloneii_lcell_ff \regA|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [4]));

// Location: LCCOMB_X30_Y24_N8
cycloneii_lcell_comb \addSub|Selector3~2 (
// Equation(s):
// \addSub|Selector3~2_combout  = (\regA|data_out [4] & (\mux_inst|buswires [4] & (\regA|data_out [5] $ (!\mux_inst|buswires [5])))) # (!\regA|data_out [4] & (!\mux_inst|buswires [4] & (\regA|data_out [5] $ (!\mux_inst|buswires [5]))))

	.dataa(\regA|data_out [4]),
	.datab(\mux_inst|buswires [4]),
	.datac(\regA|data_out [5]),
	.datad(\mux_inst|buswires [5]),
	.cin(gnd),
	.combout(\addSub|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~2 .lut_mask = 16'h9009;
defparam \addSub|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N13
cycloneii_lcell_ff \regA|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [6]));

// Location: LCCOMB_X30_Y24_N22
cycloneii_lcell_comb \addSub|Selector3~3 (
// Equation(s):
// \addSub|Selector3~3_combout  = (\regA|data_out [7] & (\mux_inst|buswires [7] & (\regA|data_out [6] $ (!\mux_inst|buswires [6])))) # (!\regA|data_out [7] & (!\mux_inst|buswires [7] & (\regA|data_out [6] $ (!\mux_inst|buswires [6]))))

	.dataa(\regA|data_out [7]),
	.datab(\mux_inst|buswires [7]),
	.datac(\regA|data_out [6]),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\addSub|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~3 .lut_mask = 16'h9009;
defparam \addSub|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneii_lcell_comb \addSub|Selector3~4 (
// Equation(s):
// \addSub|Selector3~4_combout  = (\addSub|Selector3~1_combout  & (\addSub|Selector3~3_combout  & (\addSub|Selector3~2_combout  & \addSub|Selector3~0_combout )))

	.dataa(\addSub|Selector3~1_combout ),
	.datab(\addSub|Selector3~3_combout ),
	.datac(\addSub|Selector3~2_combout ),
	.datad(\addSub|Selector3~0_combout ),
	.cin(gnd),
	.combout(\addSub|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~4 .lut_mask = 16'h8000;
defparam \addSub|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N9
cycloneii_lcell_ff \regA|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [13]));

// Location: LCFF_X31_Y24_N25
cycloneii_lcell_ff \regA|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [12]));

// Location: LCCOMB_X28_Y24_N14
cycloneii_lcell_comb \addSub|Selector3~7 (
// Equation(s):
// \addSub|Selector3~7_combout  = (\mux_inst|buswires [13] & (\regA|data_out [13] & (\mux_inst|buswires [12] $ (!\regA|data_out [12])))) # (!\mux_inst|buswires [13] & (!\regA|data_out [13] & (\mux_inst|buswires [12] $ (!\regA|data_out [12]))))

	.dataa(\mux_inst|buswires [13]),
	.datab(\regA|data_out [13]),
	.datac(\mux_inst|buswires [12]),
	.datad(\regA|data_out [12]),
	.cin(gnd),
	.combout(\addSub|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~7 .lut_mask = 16'h9009;
defparam \addSub|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneii_lcell_comb \ctrl|wren~1 (
// Equation(s):
// \ctrl|wren~1_combout  = (!\reg7|Q [0] & (\ctrl|g_out~2_combout  & (\reg7|Q [1] & \ctrl|wren~0_combout )))

	.dataa(\reg7|Q [0]),
	.datab(\ctrl|g_out~2_combout ),
	.datac(\reg7|Q [1]),
	.datad(\ctrl|wren~0_combout ),
	.cin(gnd),
	.combout(\ctrl|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|wren~1 .lut_mask = 16'h4000;
defparam \ctrl|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneii_lcell_comb \ctrl|Selector20~0 (
// Equation(s):
// \ctrl|Selector20~0_combout  = (\ctrl|Tstate.T2~regout  & ((\ctrl|done~regout  $ (\run~combout )))) # (!\ctrl|Tstate.T2~regout  & (\ctrl|Tstate.T3~regout  & ((!\run~combout ))))

	.dataa(\ctrl|Tstate.T3~regout ),
	.datab(\ctrl|Tstate.T2~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~0 .lut_mask = 16'h0CE2;
defparam \ctrl|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneii_lcell_comb \addSub|Selector0~0 (
// Equation(s):
// \addSub|Selector0~0_combout  = (\addSub|Add0~9_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|comparacao~regout  & !\ctrl|maior_menor~regout ))))

	.dataa(\ctrl|comparacao~regout ),
	.datab(\ctrl|soma~regout ),
	.datac(\ctrl|maior_menor~regout ),
	.datad(\addSub|Add0~9_combout ),
	.cin(gnd),
	.combout(\addSub|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector0~0 .lut_mask = 16'hCD00;
defparam \addSub|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneii_lcell_comb \addSub|Selector5~0 (
// Equation(s):
// \addSub|Selector5~0_combout  = (\addSub|Add0~15_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|comparacao~regout  & !\ctrl|maior_menor~regout ))))

	.dataa(\ctrl|comparacao~regout ),
	.datab(\ctrl|soma~regout ),
	.datac(\ctrl|maior_menor~regout ),
	.datad(\addSub|Add0~15_combout ),
	.cin(gnd),
	.combout(\addSub|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector5~0 .lut_mask = 16'hCD00;
defparam \addSub|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneii_lcell_comb \addSub|Selector6~0 (
// Equation(s):
// \addSub|Selector6~0_combout  = (\addSub|Add0~18_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|comparacao~regout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~18_combout ),
	.cin(gnd),
	.combout(\addSub|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector6~0 .lut_mask = 16'hF100;
defparam \addSub|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \addSub|Selector7~0 (
// Equation(s):
// \addSub|Selector7~0_combout  = (\addSub|Add0~21_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|soma~regout ),
	.datac(\addSub|Add0~21_combout ),
	.datad(\ctrl|comparacao~regout ),
	.cin(gnd),
	.combout(\addSub|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector7~0 .lut_mask = 16'hC0D0;
defparam \addSub|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneii_lcell_comb \addSub|Add0~23 (
// Equation(s):
// \addSub|Add0~23_combout  = \mux_inst|buswires [7] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [7]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~23 .lut_mask = 16'h33CC;
defparam \addSub|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \addSub|Selector9~0 (
// Equation(s):
// \addSub|Selector9~0_combout  = (\addSub|Add0~27_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|comparacao~regout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~27_combout ),
	.cin(gnd),
	.combout(\addSub|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector9~0 .lut_mask = 16'hF100;
defparam \addSub|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \addSub|Add0~32 (
// Equation(s):
// \addSub|Add0~32_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|add_sub~regout ),
	.datad(\mux_inst|buswires [10]),
	.cin(gnd),
	.combout(\addSub|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~32 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \addSub|Add0~35 (
// Equation(s):
// \addSub|Add0~35_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|add_sub~regout ),
	.datad(\mux_inst|buswires [11]),
	.cin(gnd),
	.combout(\addSub|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~35 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneii_lcell_comb \addSub|Add0~44 (
// Equation(s):
// \addSub|Add0~44_combout  = \mux_inst|buswires [14] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [14]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~44 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneii_lcell_comb \ctrl|Selector15~19 (
// Equation(s):
// \ctrl|Selector15~19_combout  = ((\memoria_intrucao~6_combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.T3~regout )))) # (!\memoria_intrucao~4_combout )

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|Tstate.T3~regout ),
	.datac(\memoria_intrucao~6_combout ),
	.datad(\memoria_intrucao~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~19_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~19 .lut_mask = 16'hB0FF;
defparam \ctrl|Selector15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \ctrl|Selector5~10 (
// Equation(s):
// \ctrl|Selector5~10_combout  = (\reg7|Q [0] & (!\reg7|Q [3] & (\reg7|Q [1] $ (\reg7|Q [2])))) # (!\reg7|Q [0] & (!\reg7|Q [2] & (\reg7|Q [1] $ (\reg7|Q [3]))))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [3]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector5~10 .lut_mask = 16'h1026;
defparam \ctrl|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \ctrl|Selector5~15 (
// Equation(s):
// \ctrl|Selector5~15_combout  = (\ctrl|Tstate.T1~regout  & (!\ctrl|done~regout  & (\run~combout  & \ctrl|Selector5~10_combout )))

	.dataa(\ctrl|Tstate.T1~regout ),
	.datab(\ctrl|done~regout ),
	.datac(\run~combout ),
	.datad(\ctrl|Selector5~10_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector5~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector5~15 .lut_mask = 16'h2000;
defparam \ctrl|Selector5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneii_lcell_comb \addSub|data_out[5] (
// Equation(s):
// \addSub|data_out [5] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector6~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [5]))

	.dataa(\addSub|data_out [5]),
	.datab(\addSub|Selector6~0_combout ),
	.datac(vcc),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [5]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[5] .lut_mask = 16'hCCAA;
defparam \addSub|data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \addSub|data_out[8] (
// Equation(s):
// \addSub|data_out [8] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector9~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [8]))

	.dataa(\addSub|data_out [8]),
	.datab(vcc),
	.datac(\addSub|Selector9~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [8]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[8] .lut_mask = 16'hF0AA;
defparam \addSub|data_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[0]));
// synopsys translate_off
defparam \din[0]~I .input_async_reset = "none";
defparam \din[0]~I .input_power_up = "low";
defparam \din[0]~I .input_register_mode = "none";
defparam \din[0]~I .input_sync_reset = "none";
defparam \din[0]~I .oe_async_reset = "none";
defparam \din[0]~I .oe_power_up = "low";
defparam \din[0]~I .oe_register_mode = "none";
defparam \din[0]~I .oe_sync_reset = "none";
defparam \din[0]~I .operation_mode = "input";
defparam \din[0]~I .output_async_reset = "none";
defparam \din[0]~I .output_power_up = "low";
defparam \din[0]~I .output_register_mode = "none";
defparam \din[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[2]));
// synopsys translate_off
defparam \din[2]~I .input_async_reset = "none";
defparam \din[2]~I .input_power_up = "low";
defparam \din[2]~I .input_register_mode = "none";
defparam \din[2]~I .input_sync_reset = "none";
defparam \din[2]~I .oe_async_reset = "none";
defparam \din[2]~I .oe_power_up = "low";
defparam \din[2]~I .oe_register_mode = "none";
defparam \din[2]~I .oe_sync_reset = "none";
defparam \din[2]~I .operation_mode = "input";
defparam \din[2]~I .output_async_reset = "none";
defparam \din[2]~I .output_power_up = "low";
defparam \din[2]~I .output_register_mode = "none";
defparam \din[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[3]));
// synopsys translate_off
defparam \din[3]~I .input_async_reset = "none";
defparam \din[3]~I .input_power_up = "low";
defparam \din[3]~I .input_register_mode = "none";
defparam \din[3]~I .input_sync_reset = "none";
defparam \din[3]~I .oe_async_reset = "none";
defparam \din[3]~I .oe_power_up = "low";
defparam \din[3]~I .oe_register_mode = "none";
defparam \din[3]~I .oe_sync_reset = "none";
defparam \din[3]~I .operation_mode = "input";
defparam \din[3]~I .output_async_reset = "none";
defparam \din[3]~I .output_power_up = "low";
defparam \din[3]~I .output_register_mode = "none";
defparam \din[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[4]));
// synopsys translate_off
defparam \din[4]~I .input_async_reset = "none";
defparam \din[4]~I .input_power_up = "low";
defparam \din[4]~I .input_register_mode = "none";
defparam \din[4]~I .input_sync_reset = "none";
defparam \din[4]~I .oe_async_reset = "none";
defparam \din[4]~I .oe_power_up = "low";
defparam \din[4]~I .oe_register_mode = "none";
defparam \din[4]~I .oe_sync_reset = "none";
defparam \din[4]~I .operation_mode = "input";
defparam \din[4]~I .output_async_reset = "none";
defparam \din[4]~I .output_power_up = "low";
defparam \din[4]~I .output_register_mode = "none";
defparam \din[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[6]));
// synopsys translate_off
defparam \din[6]~I .input_async_reset = "none";
defparam \din[6]~I .input_power_up = "low";
defparam \din[6]~I .input_register_mode = "none";
defparam \din[6]~I .input_sync_reset = "none";
defparam \din[6]~I .oe_async_reset = "none";
defparam \din[6]~I .oe_power_up = "low";
defparam \din[6]~I .oe_register_mode = "none";
defparam \din[6]~I .oe_sync_reset = "none";
defparam \din[6]~I .operation_mode = "input";
defparam \din[6]~I .output_async_reset = "none";
defparam \din[6]~I .output_power_up = "low";
defparam \din[6]~I .output_register_mode = "none";
defparam \din[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[10]));
// synopsys translate_off
defparam \din[10]~I .input_async_reset = "none";
defparam \din[10]~I .input_power_up = "low";
defparam \din[10]~I .input_register_mode = "none";
defparam \din[10]~I .input_sync_reset = "none";
defparam \din[10]~I .oe_async_reset = "none";
defparam \din[10]~I .oe_power_up = "low";
defparam \din[10]~I .oe_register_mode = "none";
defparam \din[10]~I .oe_sync_reset = "none";
defparam \din[10]~I .operation_mode = "input";
defparam \din[10]~I .output_async_reset = "none";
defparam \din[10]~I .output_power_up = "low";
defparam \din[10]~I .output_register_mode = "none";
defparam \din[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[11]));
// synopsys translate_off
defparam \din[11]~I .input_async_reset = "none";
defparam \din[11]~I .input_power_up = "low";
defparam \din[11]~I .input_register_mode = "none";
defparam \din[11]~I .input_sync_reset = "none";
defparam \din[11]~I .oe_async_reset = "none";
defparam \din[11]~I .oe_power_up = "low";
defparam \din[11]~I .oe_register_mode = "none";
defparam \din[11]~I .oe_sync_reset = "none";
defparam \din[11]~I .operation_mode = "input";
defparam \din[11]~I .output_async_reset = "none";
defparam \din[11]~I .output_power_up = "low";
defparam \din[11]~I .output_register_mode = "none";
defparam \din[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[12]));
// synopsys translate_off
defparam \din[12]~I .input_async_reset = "none";
defparam \din[12]~I .input_power_up = "low";
defparam \din[12]~I .input_register_mode = "none";
defparam \din[12]~I .input_sync_reset = "none";
defparam \din[12]~I .oe_async_reset = "none";
defparam \din[12]~I .oe_power_up = "low";
defparam \din[12]~I .oe_register_mode = "none";
defparam \din[12]~I .oe_sync_reset = "none";
defparam \din[12]~I .operation_mode = "input";
defparam \din[12]~I .output_async_reset = "none";
defparam \din[12]~I .output_power_up = "low";
defparam \din[12]~I .output_register_mode = "none";
defparam \din[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[13]));
// synopsys translate_off
defparam \din[13]~I .input_async_reset = "none";
defparam \din[13]~I .input_power_up = "low";
defparam \din[13]~I .input_register_mode = "none";
defparam \din[13]~I .input_sync_reset = "none";
defparam \din[13]~I .oe_async_reset = "none";
defparam \din[13]~I .oe_power_up = "low";
defparam \din[13]~I .oe_register_mode = "none";
defparam \din[13]~I .oe_sync_reset = "none";
defparam \din[13]~I .operation_mode = "input";
defparam \din[13]~I .output_async_reset = "none";
defparam \din[13]~I .output_power_up = "low";
defparam \din[13]~I .output_register_mode = "none";
defparam \din[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[14]));
// synopsys translate_off
defparam \din[14]~I .input_async_reset = "none";
defparam \din[14]~I .input_power_up = "low";
defparam \din[14]~I .input_register_mode = "none";
defparam \din[14]~I .input_sync_reset = "none";
defparam \din[14]~I .oe_async_reset = "none";
defparam \din[14]~I .oe_power_up = "low";
defparam \din[14]~I .oe_register_mode = "none";
defparam \din[14]~I .oe_sync_reset = "none";
defparam \din[14]~I .operation_mode = "input";
defparam \din[14]~I .output_async_reset = "none";
defparam \din[14]~I .output_power_up = "low";
defparam \din[14]~I .output_register_mode = "none";
defparam \din[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[15]));
// synopsys translate_off
defparam \din[15]~I .input_async_reset = "none";
defparam \din[15]~I .input_power_up = "low";
defparam \din[15]~I .input_register_mode = "none";
defparam \din[15]~I .input_sync_reset = "none";
defparam \din[15]~I .oe_async_reset = "none";
defparam \din[15]~I .oe_power_up = "low";
defparam \din[15]~I .oe_register_mode = "none";
defparam \din[15]~I .oe_sync_reset = "none";
defparam \din[15]~I .operation_mode = "input";
defparam \din[15]~I .output_async_reset = "none";
defparam \din[15]~I .output_power_up = "low";
defparam \din[15]~I .output_register_mode = "none";
defparam \din[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneii_lcell_comb \regA|data_out[4]~feeder (
// Equation(s):
// \regA|data_out[4]~feeder_combout  = \mux_inst|buswires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [4]),
	.cin(gnd),
	.combout(\regA|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneii_lcell_comb \regA|data_out[13]~feeder (
// Equation(s):
// \regA|data_out[13]~feeder_combout  = \mux_inst|buswires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [13]),
	.cin(gnd),
	.combout(\regA|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \reg7|Q[0]~16 (
// Equation(s):
// \reg7|Q[0]~16_combout  = (\ctrl|done~regout  & (\reg7|Q [0] $ (VCC))) # (!\ctrl|done~regout  & (\reg7|Q [0] & VCC))
// \reg7|Q[0]~17  = CARRY((\ctrl|done~regout  & \reg7|Q [0]))

	.dataa(\ctrl|done~regout ),
	.datab(\reg7|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\reg7|Q[0]~16_combout ),
	.cout(\reg7|Q[0]~17 ));
// synopsys translate_off
defparam \reg7|Q[0]~16 .lut_mask = 16'h6688;
defparam \reg7|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X31_Y28_N1
cycloneii_lcell_ff \reg7|Q[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[0]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [0]));

// Location: LCCOMB_X31_Y28_N2
cycloneii_lcell_comb \reg7|Q[1]~18 (
// Equation(s):
// \reg7|Q[1]~18_combout  = (\reg7|Q [1] & (!\reg7|Q[0]~17 )) # (!\reg7|Q [1] & ((\reg7|Q[0]~17 ) # (GND)))
// \reg7|Q[1]~19  = CARRY((!\reg7|Q[0]~17 ) # (!\reg7|Q [1]))

	.dataa(vcc),
	.datab(\reg7|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[0]~17 ),
	.combout(\reg7|Q[1]~18_combout ),
	.cout(\reg7|Q[1]~19 ));
// synopsys translate_off
defparam \reg7|Q[1]~18 .lut_mask = 16'h3C3F;
defparam \reg7|Q[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N3
cycloneii_lcell_ff \reg7|Q[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[1]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [1]));

// Location: LCCOMB_X31_Y28_N4
cycloneii_lcell_comb \reg7|Q[2]~20 (
// Equation(s):
// \reg7|Q[2]~20_combout  = (\reg7|Q [2] & (\reg7|Q[1]~19  $ (GND))) # (!\reg7|Q [2] & (!\reg7|Q[1]~19  & VCC))
// \reg7|Q[2]~21  = CARRY((\reg7|Q [2] & !\reg7|Q[1]~19 ))

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[1]~19 ),
	.combout(\reg7|Q[2]~20_combout ),
	.cout(\reg7|Q[2]~21 ));
// synopsys translate_off
defparam \reg7|Q[2]~20 .lut_mask = 16'hC30C;
defparam \reg7|Q[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N5
cycloneii_lcell_ff \reg7|Q[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[2]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [2]));

// Location: LCCOMB_X31_Y28_N6
cycloneii_lcell_comb \reg7|Q[3]~22 (
// Equation(s):
// \reg7|Q[3]~22_combout  = (\reg7|Q [3] & (!\reg7|Q[2]~21 )) # (!\reg7|Q [3] & ((\reg7|Q[2]~21 ) # (GND)))
// \reg7|Q[3]~23  = CARRY((!\reg7|Q[2]~21 ) # (!\reg7|Q [3]))

	.dataa(\reg7|Q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[2]~21 ),
	.combout(\reg7|Q[3]~22_combout ),
	.cout(\reg7|Q[3]~23 ));
// synopsys translate_off
defparam \reg7|Q[3]~22 .lut_mask = 16'h5A5F;
defparam \reg7|Q[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N7
cycloneii_lcell_ff \reg7|Q[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[3]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [3]));

// Location: LCCOMB_X28_Y28_N26
cycloneii_lcell_comb \ctrl|r1_out~0 (
// Equation(s):
// \ctrl|r1_out~0_combout  = (\reg7|Q [1] & (!\reg7|Q [2] & ((\reg7|Q [0]) # (!\reg7|Q [3])))) # (!\reg7|Q [1] & (\reg7|Q [2] $ (((\reg7|Q [3])))))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\ctrl|r1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_out~0 .lut_mask = 16'h455A;
defparam \ctrl|r1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneii_lcell_comb \ctrl|Selector20~1 (
// Equation(s):
// \ctrl|Selector20~1_combout  = (\ctrl|Selector20~0_combout  & (!\resetn~combout  & !\ctrl|done~regout ))

	.dataa(\ctrl|Selector20~0_combout ),
	.datab(\resetn~combout ),
	.datac(vcc),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector20~1 .lut_mask = 16'h0022;
defparam \ctrl|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N7
cycloneii_lcell_ff \ctrl|Tstate.T3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T3~regout ));

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \memoria_intrucao~6 (
// Equation(s):
// \memoria_intrucao~6_combout  = (\reg7|Q [3] & (!\reg7|Q [2] & (\reg7|Q [0]))) # (!\reg7|Q [3] & (\reg7|Q [1] & ((\reg7|Q [2]) # (!\reg7|Q [0]))))

	.dataa(\reg7|Q [3]),
	.datab(\reg7|Q [2]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [1]),
	.cin(gnd),
	.combout(\memoria_intrucao~6_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~6 .lut_mask = 16'h6520;
defparam \memoria_intrucao~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \memoria_intrucao~5 (
// Equation(s):
// \memoria_intrucao~5_combout  = (\reg7|Q [3] & (!\reg7|Q [2] & ((\reg7|Q [0]) # (\reg7|Q [1])))) # (!\reg7|Q [3] & (\reg7|Q [0] & ((\reg7|Q [2]) # (\reg7|Q [1]))))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [3]),
	.datad(\reg7|Q [1]),
	.cin(gnd),
	.combout(\memoria_intrucao~5_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~5 .lut_mask = 16'h5C48;
defparam \memoria_intrucao~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneii_lcell_comb \memoria_intrucao~7 (
// Equation(s):
// \memoria_intrucao~7_combout  = (!\reg7|Q [2] & (!\reg7|Q [0] & (\reg7|Q [3] & !\reg7|Q [1])))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [3]),
	.datad(\reg7|Q [1]),
	.cin(gnd),
	.combout(\memoria_intrucao~7_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~7 .lut_mask = 16'h0010;
defparam \memoria_intrucao~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \ctrl|q_out~2 (
// Equation(s):
// \ctrl|q_out~2_combout  = (\run~combout  & (\memoria_intrucao~6_combout  & (!\memoria_intrucao~5_combout  & !\memoria_intrucao~7_combout )))

	.dataa(\run~combout ),
	.datab(\memoria_intrucao~6_combout ),
	.datac(\memoria_intrucao~5_combout ),
	.datad(\memoria_intrucao~7_combout ),
	.cin(gnd),
	.combout(\ctrl|q_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|q_out~2 .lut_mask = 16'h0008;
defparam \ctrl|q_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneii_lcell_comb \ctrl|q_out~3 (
// Equation(s):
// \ctrl|q_out~3_combout  = (\memoria_intrucao~4_combout  & (!\ctrl|done~regout  & (\ctrl|Tstate.T3~regout  & \ctrl|q_out~2_combout )))

	.dataa(\memoria_intrucao~4_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T3~regout ),
	.datad(\ctrl|q_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|q_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|q_out~3 .lut_mask = 16'h2000;
defparam \ctrl|q_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneii_lcell_comb \ctrl|WideOr3~0 (
// Equation(s):
// \ctrl|WideOr3~0_combout  = (\reg7|Q [0] & ((\reg7|Q [3]) # ((!\reg7|Q [1] & !\reg7|Q [2])))) # (!\reg7|Q [0] & ((\reg7|Q [3] & ((\reg7|Q [2]))) # (!\reg7|Q [3] & ((!\reg7|Q [2]) # (!\reg7|Q [1])))))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [3]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr3~0 .lut_mask = 16'hF1C7;
defparam \ctrl|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneii_lcell_comb \ctrl|Tstate~13 (
// Equation(s):
// \ctrl|Tstate~13_combout  = (!\ctrl|done~regout  & \ctrl|Tstate.T3~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.T3~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~13 .lut_mask = 16'h0F00;
defparam \ctrl|Tstate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneii_lcell_comb \ctrl|Tstate~14 (
// Equation(s):
// \ctrl|Tstate~14_combout  = (!\ctrl|done~regout  & \ctrl|Tstate.000~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.000~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~14 .lut_mask = 16'h0F00;
defparam \ctrl|Tstate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneii_lcell_comb \ctrl|Selector17~0 (
// Equation(s):
// \ctrl|Selector17~0_combout  = (!\resetn~combout  & ((\run~combout  & (!\ctrl|Tstate~13_combout )) # (!\run~combout  & ((\ctrl|Tstate~13_combout ) # (\ctrl|Tstate~14_combout )))))

	.dataa(\run~combout ),
	.datab(\resetn~combout ),
	.datac(\ctrl|Tstate~13_combout ),
	.datad(\ctrl|Tstate~14_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector17~0 .lut_mask = 16'h1312;
defparam \ctrl|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N27
cycloneii_lcell_ff \ctrl|Tstate.000 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.000~regout ));

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(run));
// synopsys translate_off
defparam \run~I .input_async_reset = "none";
defparam \run~I .input_power_up = "low";
defparam \run~I .input_register_mode = "none";
defparam \run~I .input_sync_reset = "none";
defparam \run~I .oe_async_reset = "none";
defparam \run~I .oe_power_up = "low";
defparam \run~I .oe_register_mode = "none";
defparam \run~I .oe_sync_reset = "none";
defparam \run~I .operation_mode = "input";
defparam \run~I .output_async_reset = "none";
defparam \run~I .output_power_up = "low";
defparam \run~I .output_register_mode = "none";
defparam \run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneii_lcell_comb \ctrl|Selector18~0 (
// Equation(s):
// \ctrl|Selector18~0_combout  = (\ctrl|done~regout  & (((\run~combout )))) # (!\ctrl|done~regout  & ((\run~combout  & (!\ctrl|Tstate.000~regout )) # (!\run~combout  & ((\ctrl|Tstate.T1~regout )))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|Tstate.000~regout ),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector18~0 .lut_mask = 16'hBB50;
defparam \ctrl|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N29
cycloneii_lcell_ff \ctrl|Tstate.T1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T1~regout ));

// Location: LCCOMB_X32_Y28_N22
cycloneii_lcell_comb \ctrl|Selector19~0 (
// Equation(s):
// \ctrl|Selector19~0_combout  = (\ctrl|Tstate.T1~regout  & (\ctrl|done~regout  $ (((\run~combout ))))) # (!\ctrl|Tstate.T1~regout  & (((\ctrl|Tstate.T2~regout  & !\run~combout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|Tstate.T1~regout ),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~0 .lut_mask = 16'h44B8;
defparam \ctrl|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneii_lcell_comb \ctrl|Selector19~1 (
// Equation(s):
// \ctrl|Selector19~1_combout  = (!\resetn~combout  & (!\ctrl|done~regout  & \ctrl|Selector19~0_combout ))

	.dataa(vcc),
	.datab(\resetn~combout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Selector19~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector19~1 .lut_mask = 16'h0300;
defparam \ctrl|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N9
cycloneii_lcell_ff \ctrl|Tstate.T2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector19~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T2~regout ));

// Location: LCCOMB_X32_Y28_N24
cycloneii_lcell_comb \ctrl|Tstate~15 (
// Equation(s):
// \ctrl|Tstate~15_combout  = (\ctrl|Tstate.T2~regout  & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(\ctrl|Tstate.T2~regout ),
	.datac(\ctrl|done~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|Tstate~15_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~15 .lut_mask = 16'h0C0C;
defparam \ctrl|Tstate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneii_lcell_comb \ctrl|WideOr1~0 (
// Equation(s):
// \ctrl|WideOr1~0_combout  = (\reg7|Q [3] & (((\reg7|Q [2]) # (\reg7|Q [0])))) # (!\reg7|Q [3] & (!\reg7|Q [1] & ((!\reg7|Q [0]) # (!\reg7|Q [2]))))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [2]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr1~0 .lut_mask = 16'hFC15;
defparam \ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneii_lcell_comb \ctrl|Selector16~0 (
// Equation(s):
// \ctrl|Selector16~0_combout  = (\ctrl|Tstate~14_combout  & (!\ctrl|WideOr3~0_combout  & (\ctrl|Tstate~15_combout ))) # (!\ctrl|Tstate~14_combout  & ((\ctrl|WideOr1~0_combout ) # ((!\ctrl|WideOr3~0_combout  & \ctrl|Tstate~15_combout ))))

	.dataa(\ctrl|Tstate~14_combout ),
	.datab(\ctrl|WideOr3~0_combout ),
	.datac(\ctrl|Tstate~15_combout ),
	.datad(\ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector16~0 .lut_mask = 16'h7530;
defparam \ctrl|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \ctrl|Selector16~1 (
// Equation(s):
// \ctrl|Selector16~1_combout  = (\ctrl|q_out~3_combout ) # ((\run~combout  & \ctrl|Selector16~0_combout ))

	.dataa(\run~combout ),
	.datab(\ctrl|q_out~3_combout ),
	.datac(vcc),
	.datad(\ctrl|Selector16~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector16~1 .lut_mask = 16'hEECC;
defparam \ctrl|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N13
cycloneii_lcell_ff \ctrl|done (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector16~1_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\resetn~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|done~regout ));

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \ctrl|dinout~0 (
// Equation(s):
// \ctrl|dinout~0_combout  = (\run~combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout )))

	.dataa(\run~combout ),
	.datab(\ctrl|done~regout ),
	.datac(vcc),
	.datad(\ctrl|Tstate.000~regout ),
	.cin(gnd),
	.combout(\ctrl|dinout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|dinout~0 .lut_mask = 16'h88AA;
defparam \ctrl|dinout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneii_lcell_comb \memoria_intrucao~4 (
// Equation(s):
// \memoria_intrucao~4_combout  = (\reg7|Q [3]) # ((\reg7|Q [2] & (!\reg7|Q [0] & !\reg7|Q [1])) # (!\reg7|Q [2] & ((\reg7|Q [1]))))

	.dataa(\reg7|Q [3]),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [2]),
	.datad(\reg7|Q [1]),
	.cin(gnd),
	.combout(\memoria_intrucao~4_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~4 .lut_mask = 16'hAFBA;
defparam \memoria_intrucao~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \ctrl|Selector6~11 (
// Equation(s):
// \ctrl|Selector6~11_combout  = (\ctrl|dinout~0_combout  & ((\memoria_intrucao~6_combout ) # ((\memoria_intrucao~4_combout ) # (\memoria_intrucao~5_combout ))))

	.dataa(\memoria_intrucao~6_combout ),
	.datab(\ctrl|dinout~0_combout ),
	.datac(\memoria_intrucao~4_combout ),
	.datad(\memoria_intrucao~5_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector6~11 .lut_mask = 16'hCCC8;
defparam \ctrl|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneii_lcell_comb \memoria_intrucao~1 (
// Equation(s):
// \memoria_intrucao~1_combout  = (\reg7|Q [0] & (!\reg7|Q [3] & (\reg7|Q [2] $ (\reg7|Q [1])))) # (!\reg7|Q [0] & (!\reg7|Q [2] & (!\reg7|Q [1] & \reg7|Q [3])))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [1]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\memoria_intrucao~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~1 .lut_mask = 16'h0160;
defparam \memoria_intrucao~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cycloneii_lcell_comb \ctrl|r0_out~1 (
// Equation(s):
// \ctrl|r0_out~1_combout  = (\memoria_intrucao~6_combout  & ((\memoria_intrucao~4_combout ) # (!\memoria_intrucao~5_combout )))

	.dataa(vcc),
	.datab(\memoria_intrucao~4_combout ),
	.datac(\memoria_intrucao~5_combout ),
	.datad(\memoria_intrucao~6_combout ),
	.cin(gnd),
	.combout(\ctrl|r0_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r0_out~1 .lut_mask = 16'hCF00;
defparam \ctrl|r0_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneii_lcell_comb \memoria_intrucao~3 (
// Equation(s):
// \memoria_intrucao~3_combout  = (!\reg7|Q [0] & (!\reg7|Q [3] & (\reg7|Q [1] $ (\reg7|Q [2]))))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [2]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\memoria_intrucao~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~3 .lut_mask = 16'h0006;
defparam \memoria_intrucao~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cycloneii_lcell_comb \memoria_intrucao~2 (
// Equation(s):
// \memoria_intrucao~2_combout  = (\reg7|Q [1] & (!\reg7|Q [3] & (\reg7|Q [2] $ (\reg7|Q [0])))) # (!\reg7|Q [1] & (\reg7|Q [3] $ (((\reg7|Q [2]) # (\reg7|Q [0])))))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [2]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\memoria_intrucao~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~2 .lut_mask = 16'h017C;
defparam \memoria_intrucao~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneii_lcell_comb \ctrl|Selector14~0 (
// Equation(s):
// \ctrl|Selector14~0_combout  = (!\memoria_intrucao~3_combout  & \memoria_intrucao~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memoria_intrucao~3_combout ),
	.datad(\memoria_intrucao~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector14~0 .lut_mask = 16'h0F00;
defparam \ctrl|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneii_lcell_comb \ctrl|Selector6~12 (
// Equation(s):
// \ctrl|Selector6~12_combout  = (\ctrl|r0_out~1_combout  & (((\ctrl|Selector14~0_combout )))) # (!\ctrl|r0_out~1_combout  & (\memoria_intrucao~0_combout  & (!\memoria_intrucao~1_combout )))

	.dataa(\memoria_intrucao~0_combout ),
	.datab(\memoria_intrucao~1_combout ),
	.datac(\ctrl|r0_out~1_combout ),
	.datad(\ctrl|Selector14~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector6~12 .lut_mask = 16'hF202;
defparam \ctrl|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneii_lcell_comb \ctrl|Selector6~13 (
// Equation(s):
// \ctrl|Selector6~13_combout  = (\ctrl|Selector6~14_combout  & ((\ctrl|Selector6~12_combout ) # ((\ctrl|r1_out~0_combout  & \ctrl|Selector6~11_combout )))) # (!\ctrl|Selector6~14_combout  & (\ctrl|r1_out~0_combout  & (\ctrl|Selector6~11_combout )))

	.dataa(\ctrl|Selector6~14_combout ),
	.datab(\ctrl|r1_out~0_combout ),
	.datac(\ctrl|Selector6~11_combout ),
	.datad(\ctrl|Selector6~12_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector6~13 .lut_mask = 16'hEAC0;
defparam \ctrl|Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N21
cycloneii_lcell_ff \ctrl|r1_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector6~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_out~regout ));

// Location: LCCOMB_X28_Y28_N22
cycloneii_lcell_comb \ctrl|Selector7~0 (
// Equation(s):
// \ctrl|Selector7~0_combout  = (!\memoria_intrucao~3_combout  & !\memoria_intrucao~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memoria_intrucao~3_combout ),
	.datad(\memoria_intrucao~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~0 .lut_mask = 16'h000F;
defparam \ctrl|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneii_lcell_comb \ctrl|Selector7~1 (
// Equation(s):
// \ctrl|Selector7~1_combout  = (\ctrl|r0_out~1_combout  & (((\ctrl|Selector7~0_combout )))) # (!\ctrl|r0_out~1_combout  & (!\memoria_intrucao~0_combout  & ((!\memoria_intrucao~1_combout ))))

	.dataa(\memoria_intrucao~0_combout ),
	.datab(\ctrl|Selector7~0_combout ),
	.datac(\ctrl|r0_out~1_combout ),
	.datad(\memoria_intrucao~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~1 .lut_mask = 16'hC0C5;
defparam \ctrl|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneii_lcell_comb \ctrl|Selector6~6 (
// Equation(s):
// \ctrl|Selector6~6_combout  = (\reg7|Q [3] & (!\reg7|Q [2] & ((!\reg7|Q [0])))) # (!\reg7|Q [3] & ((\reg7|Q [1]) # ((\reg7|Q [2] & \reg7|Q [0]))))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [1]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\ctrl|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector6~6 .lut_mask = 16'h05EC;
defparam \ctrl|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneii_lcell_comb \ctrl|Selector6~14 (
// Equation(s):
// \ctrl|Selector6~14_combout  = (\ctrl|Tstate.T1~regout  & (!\ctrl|done~regout  & (\run~combout  & \ctrl|Selector6~6_combout )))

	.dataa(\ctrl|Tstate.T1~regout ),
	.datab(\ctrl|done~regout ),
	.datac(\run~combout ),
	.datad(\ctrl|Selector6~6_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector6~14_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector6~14 .lut_mask = 16'h2000;
defparam \ctrl|Selector6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneii_lcell_comb \ctrl|Selector7~2 (
// Equation(s):
// \ctrl|Selector7~2_combout  = (\ctrl|r0_out~0_combout  & ((\ctrl|Selector6~11_combout ) # ((\ctrl|Selector7~1_combout  & \ctrl|Selector6~14_combout )))) # (!\ctrl|r0_out~0_combout  & (\ctrl|Selector7~1_combout  & ((\ctrl|Selector6~14_combout ))))

	.dataa(\ctrl|r0_out~0_combout ),
	.datab(\ctrl|Selector7~1_combout ),
	.datac(\ctrl|Selector6~11_combout ),
	.datad(\ctrl|Selector6~14_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector7~2 .lut_mask = 16'hECA0;
defparam \ctrl|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N7
cycloneii_lcell_ff \ctrl|r0_out (
	.clk(\clock~combout ),
	.datain(\ctrl|Selector7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_out~regout ));

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \ctrl|dinout~1 (
// Equation(s):
// \ctrl|dinout~1_combout  = (!\reg7|Q [2] & (!\reg7|Q [1] & (\ctrl|dinout~0_combout  & !\reg7|Q [3])))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [1]),
	.datac(\ctrl|dinout~0_combout ),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\ctrl|dinout~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|dinout~1 .lut_mask = 16'h0010;
defparam \ctrl|dinout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N17
cycloneii_lcell_ff \ctrl|dinout (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|dinout~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|dinout~regout ));

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \mux_inst|always0~0 (
// Equation(s):
// \mux_inst|always0~0_combout  = (!\ctrl|r2_out~regout  & (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~0 .lut_mask = 16'h0001;
defparam \mux_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneii_lcell_comb \ctrl|WideOr2~0 (
// Equation(s):
// \ctrl|WideOr2~0_combout  = (\reg7|Q [3] & (((\reg7|Q [0]) # (\reg7|Q [2])))) # (!\reg7|Q [3] & (((!\reg7|Q [1] & !\reg7|Q [2])) # (!\reg7|Q [0])))

	.dataa(\reg7|Q [1]),
	.datab(\reg7|Q [3]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [2]),
	.cin(gnd),
	.combout(\ctrl|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr2~0 .lut_mask = 16'hCFD3;
defparam \ctrl|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneii_lcell_comb \ctrl|g_out~3 (
// Equation(s):
// \ctrl|g_out~3_combout  = (\ctrl|Tstate.T2~regout  & (!\ctrl|done~regout  & (\run~combout  & !\ctrl|WideOr2~0_combout )))

	.dataa(\ctrl|Tstate.T2~regout ),
	.datab(\ctrl|done~regout ),
	.datac(\run~combout ),
	.datad(\ctrl|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\ctrl|g_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_out~3 .lut_mask = 16'h0020;
defparam \ctrl|g_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N31
cycloneii_lcell_ff \ctrl|g_out (
	.clk(\clock~combout ),
	.datain(\ctrl|g_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_out~regout ));

// Location: LCFF_X29_Y28_N15
cycloneii_lcell_ff \ctrl|dout_out (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\ctrl|q_out~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|dout_out~regout ));

// Location: LCCOMB_X30_Y26_N14
cycloneii_lcell_comb \mux_inst|always0~3 (
// Equation(s):
// \mux_inst|always0~3_combout  = ((\ctrl|g_out~regout ) # (\ctrl|dout_out~regout )) # (!\mux_inst|always0~0_combout )

	.dataa(vcc),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\ctrl|dout_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~3 .lut_mask = 16'hFFF3;
defparam \mux_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \mux_inst|always0~3clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\mux_inst|always0~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_inst|always0~3clkctrl_outclk ));
// synopsys translate_off
defparam \mux_inst|always0~3clkctrl .clock_type = "global clock";
defparam \mux_inst|always0~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneii_lcell_comb \mux_inst|always0~2 (
// Equation(s):
// \mux_inst|always0~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|r1_out~regout  & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|r1_out~regout ),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~2 .lut_mask = 16'h0002;
defparam \mux_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneii_lcell_comb \ctrl|Selector15~10 (
// Equation(s):
// \ctrl|Selector15~10_combout  = (!\ctrl|Tstate~14_combout  & (\memoria_intrucao~5_combout  & ((!\memoria_intrucao~6_combout ) # (!\memoria_intrucao~4_combout ))))

	.dataa(\memoria_intrucao~4_combout ),
	.datab(\ctrl|Tstate~14_combout ),
	.datac(\memoria_intrucao~5_combout ),
	.datad(\memoria_intrucao~6_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~10 .lut_mask = 16'h1030;
defparam \ctrl|Selector15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \ctrl|Selector15~20 (
// Equation(s):
// \ctrl|Selector15~20_combout  = (\ctrl|Tstate.T1~regout ) # ((\ctrl|Tstate.T2~regout  & (\memoria_intrucao~6_combout  & \memoria_intrucao~4_combout )))

	.dataa(\ctrl|Tstate.T2~regout ),
	.datab(\ctrl|Tstate.T1~regout ),
	.datac(\memoria_intrucao~6_combout ),
	.datad(\memoria_intrucao~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~20_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~20 .lut_mask = 16'hECCC;
defparam \ctrl|Selector15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneii_lcell_comb \ctrl|Selector15~11 (
// Equation(s):
// \ctrl|Selector15~11_combout  = (\ctrl|done~regout ) # ((\ctrl|Tstate.T2~regout ) # (!\ctrl|Tstate.000~regout ))

	.dataa(vcc),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\ctrl|Tstate.000~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~11_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~11 .lut_mask = 16'hFCFF;
defparam \ctrl|Selector15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneii_lcell_comb \ctrl|Selector15~12 (
// Equation(s):
// \ctrl|Selector15~12_combout  = (\ctrl|Selector15~11_combout  & (((!\memoria_intrucao~5_combout  & \memoria_intrucao~6_combout )) # (!\run~combout )))

	.dataa(\run~combout ),
	.datab(\memoria_intrucao~5_combout ),
	.datac(\memoria_intrucao~6_combout ),
	.datad(\ctrl|Selector15~11_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~12_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~12 .lut_mask = 16'h7500;
defparam \ctrl|Selector15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \ctrl|Selector15~21 (
// Equation(s):
// \ctrl|Selector15~21_combout  = (\ctrl|Selector15~10_combout ) # ((\ctrl|Selector15~12_combout ) # ((!\ctrl|done~regout  & \ctrl|Selector15~20_combout )))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|Selector15~10_combout ),
	.datac(\ctrl|Selector15~20_combout ),
	.datad(\ctrl|Selector15~12_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~21_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~21 .lut_mask = 16'hFFDC;
defparam \ctrl|Selector15~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneii_lcell_comb \ctrl|Selector13~0 (
// Equation(s):
// \ctrl|Selector13~0_combout  = (\memoria_intrucao~3_combout  & !\memoria_intrucao~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memoria_intrucao~3_combout ),
	.datad(\memoria_intrucao~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector13~0 .lut_mask = 16'h00F0;
defparam \ctrl|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneii_lcell_comb \ctrl|Selector15~16 (
// Equation(s):
// \ctrl|Selector15~16_combout  = ((\ctrl|Tstate.000~regout  & (!\ctrl|done~regout  & \memoria_intrucao~5_combout ))) # (!\run~combout )

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate.000~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\memoria_intrucao~5_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~16_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~16 .lut_mask = 16'h5D55;
defparam \ctrl|Selector15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \ctrl|Selector13~1 (
// Equation(s):
// \ctrl|Selector13~1_combout  = (\ctrl|Selector13~0_combout  & (((!\ctrl|Selector15~15_combout  & !\ctrl|Selector15~16_combout )) # (!\ctrl|Tstate~13_combout )))

	.dataa(\ctrl|Selector15~15_combout ),
	.datab(\ctrl|Tstate~13_combout ),
	.datac(\ctrl|Selector13~0_combout ),
	.datad(\ctrl|Selector15~16_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector13~1 .lut_mask = 16'h3070;
defparam \ctrl|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \ctrl|comparacao~2 (
// Equation(s):
// \ctrl|comparacao~2_combout  = (\run~combout  & (!\ctrl|done~regout  & (\ctrl|Tstate.T1~regout  & \memoria_intrucao~7_combout )))

	.dataa(\run~combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\memoria_intrucao~7_combout ),
	.cin(gnd),
	.combout(\ctrl|comparacao~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|comparacao~2 .lut_mask = 16'h2000;
defparam \ctrl|comparacao~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N25
cycloneii_lcell_ff \ctrl|comparacao (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|comparacao~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|comparacao~regout ));

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \ctrl|g_in~2 (
// Equation(s):
// \ctrl|g_in~2_combout  = (\run~combout  & (\ctrl|Tstate.T1~regout  & !\ctrl|done~regout ))

	.dataa(\run~combout ),
	.datab(vcc),
	.datac(\ctrl|Tstate.T1~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|g_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_in~2 .lut_mask = 16'h00A0;
defparam \ctrl|g_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \ctrl|soma~0 (
// Equation(s):
// \ctrl|soma~0_combout  = (!\memoria_intrucao~6_combout  & (\ctrl|g_in~2_combout  & (!\memoria_intrucao~7_combout  & \memoria_intrucao~5_combout )))

	.dataa(\memoria_intrucao~6_combout ),
	.datab(\ctrl|g_in~2_combout ),
	.datac(\memoria_intrucao~7_combout ),
	.datad(\memoria_intrucao~5_combout ),
	.cin(gnd),
	.combout(\ctrl|soma~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|soma~0 .lut_mask = 16'h0400;
defparam \ctrl|soma~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N9
cycloneii_lcell_ff \ctrl|soma (
	.clk(\clock~combout ),
	.datain(\ctrl|soma~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|soma~regout ));

// Location: LCFF_X28_Y25_N9
cycloneii_lcell_ff \reg2|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [11]));

// Location: LCCOMB_X29_Y28_N16
cycloneii_lcell_comb \ctrl|Selector14~1 (
// Equation(s):
// \ctrl|Selector14~1_combout  = (\ctrl|Selector14~0_combout  & (((!\ctrl|Selector15~15_combout  & !\ctrl|Selector15~16_combout )) # (!\ctrl|Tstate~13_combout )))

	.dataa(\ctrl|Selector15~15_combout ),
	.datab(\ctrl|Selector15~16_combout ),
	.datac(\ctrl|Tstate~13_combout ),
	.datad(\ctrl|Selector14~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector14~1 .lut_mask = 16'h1F00;
defparam \ctrl|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneii_lcell_comb \ctrl|Selector14~2 (
// Equation(s):
// \ctrl|Selector14~2_combout  = (!\ctrl|Selector15~14_combout  & (!\ctrl|Selector15~21_combout  & (\ctrl|Selector14~1_combout  & !\ctrl|Selector15~9_combout )))

	.dataa(\ctrl|Selector15~14_combout ),
	.datab(\ctrl|Selector15~21_combout ),
	.datac(\ctrl|Selector14~1_combout ),
	.datad(\ctrl|Selector15~9_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector14~2 .lut_mask = 16'h0010;
defparam \ctrl|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N3
cycloneii_lcell_ff \ctrl|r1_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector14~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_in~regout ));

// Location: LCFF_X28_Y25_N3
cycloneii_lcell_ff \reg1|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [11]));

// Location: LCCOMB_X28_Y25_N2
cycloneii_lcell_comb \mux_inst|Selector11~2 (
// Equation(s):
// \mux_inst|Selector11~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (\reg1|data_out [11] & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [11]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneii_lcell_comb \ctrl|dout_in~2 (
// Equation(s):
// \ctrl|dout_in~2_combout  = (\ctrl|Tstate.T1~regout  & (!\ctrl|done~regout  & \ctrl|q_out~2_combout ))

	.dataa(vcc),
	.datab(\ctrl|Tstate.T1~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|q_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|dout_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|dout_in~2 .lut_mask = 16'h0C00;
defparam \ctrl|dout_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N21
cycloneii_lcell_ff \ctrl|dout_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|dout_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|dout_in~regout ));

// Location: LCFF_X27_Y26_N13
cycloneii_lcell_ff \regDOUT|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [0]));

// Location: LCCOMB_X29_Y25_N8
cycloneii_lcell_comb \regADDR|data_out[0]~feeder (
// Equation(s):
// \regADDR|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\regADDR|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regADDR|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \regADDR|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneii_lcell_comb \ctrl|addr_in~2 (
// Equation(s):
// \ctrl|addr_in~2_combout  = (\ctrl|q_out~2_combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout )))

	.dataa(vcc),
	.datab(\ctrl|Tstate.000~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|q_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|addr_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|addr_in~2 .lut_mask = 16'hF300;
defparam \ctrl|addr_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N31
cycloneii_lcell_ff \ctrl|addr_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|addr_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|addr_in~regout ));

// Location: LCFF_X29_Y25_N9
cycloneii_lcell_ff \regADDR|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regADDR|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|addr_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regADDR|data_out [0]));

// Location: LCCOMB_X29_Y28_N24
cycloneii_lcell_comb \ctrl|Selector15~17 (
// Equation(s):
// \ctrl|Selector15~17_combout  = ((\ctrl|Tstate~13_combout  & ((\ctrl|Selector15~15_combout ) # (\ctrl|Selector15~16_combout )))) # (!\ctrl|Selector7~0_combout )

	.dataa(\ctrl|Selector15~15_combout ),
	.datab(\ctrl|Selector15~16_combout ),
	.datac(\ctrl|Tstate~13_combout ),
	.datad(\ctrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~17_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~17 .lut_mask = 16'hE0FF;
defparam \ctrl|Selector15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \ctrl|Selector15~18 (
// Equation(s):
// \ctrl|Selector15~18_combout  = (!\ctrl|Selector15~14_combout  & (!\ctrl|Selector15~9_combout  & (!\ctrl|Selector15~17_combout  & !\ctrl|Selector15~21_combout )))

	.dataa(\ctrl|Selector15~14_combout ),
	.datab(\ctrl|Selector15~9_combout ),
	.datac(\ctrl|Selector15~17_combout ),
	.datad(\ctrl|Selector15~21_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~18_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~18 .lut_mask = 16'h0001;
defparam \ctrl|Selector15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N23
cycloneii_lcell_ff \ctrl|r0_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector15~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_in~regout ));

// Location: LCFF_X31_Y25_N25
cycloneii_lcell_ff \reg0|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [1]));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[1]));
// synopsys translate_off
defparam \din[1]~I .input_async_reset = "none";
defparam \din[1]~I .input_power_up = "low";
defparam \din[1]~I .input_register_mode = "none";
defparam \din[1]~I .input_sync_reset = "none";
defparam \din[1]~I .oe_async_reset = "none";
defparam \din[1]~I .oe_power_up = "low";
defparam \din[1]~I .oe_register_mode = "none";
defparam \din[1]~I .oe_sync_reset = "none";
defparam \din[1]~I .operation_mode = "input";
defparam \din[1]~I .output_async_reset = "none";
defparam \din[1]~I .output_power_up = "low";
defparam \din[1]~I .output_register_mode = "none";
defparam \din[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \mux_inst|Selector0~0 (
// Equation(s):
// \mux_inst|Selector0~0_combout  = (\ctrl|dinout~regout  & (((\din~combout [1])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & (\reg0|data_out [1])))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg0|data_out [1]),
	.datad(\din~combout [1]),
	.cin(gnd),
	.combout(\mux_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~0 .lut_mask = 16'hEA40;
defparam \mux_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N27
cycloneii_lcell_ff \reg2|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [1]));

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \ctrl|wren~0 (
// Equation(s):
// \ctrl|wren~0_combout  = (\reg7|Q [2] & !\reg7|Q [3])

	.dataa(vcc),
	.datab(\reg7|Q [2]),
	.datac(vcc),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\ctrl|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|wren~0 .lut_mask = 16'h00CC;
defparam \ctrl|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \ctrl|maior_menor~0 (
// Equation(s):
// \ctrl|maior_menor~0_combout  = (\reg7|Q [1] & (\ctrl|g_in~2_combout  & (\reg7|Q [0] & \ctrl|wren~0_combout )))

	.dataa(\reg7|Q [1]),
	.datab(\ctrl|g_in~2_combout ),
	.datac(\reg7|Q [0]),
	.datad(\ctrl|wren~0_combout ),
	.cin(gnd),
	.combout(\ctrl|maior_menor~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|maior_menor~0 .lut_mask = 16'h8000;
defparam \ctrl|maior_menor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N1
cycloneii_lcell_ff \ctrl|maior_menor (
	.clk(\clock~combout ),
	.datain(\ctrl|maior_menor~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|maior_menor~regout ));

// Location: LCCOMB_X28_Y27_N6
cycloneii_lcell_comb \addSub|Selector1~0 (
// Equation(s):
// \addSub|Selector1~0_combout  = (\addSub|Add0~6_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\addSub|Add0~6_combout ),
	.datab(\ctrl|soma~regout ),
	.datac(\ctrl|maior_menor~regout ),
	.datad(\ctrl|comparacao~regout ),
	.cin(gnd),
	.combout(\addSub|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector1~0 .lut_mask = 16'h888A;
defparam \addSub|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \addSub|always0~0 (
// Equation(s):
// \addSub|always0~0_combout  = (\ctrl|soma~regout ) # ((\ctrl|comparacao~regout ) # (\ctrl|maior_menor~regout ))

	.dataa(vcc),
	.datab(\ctrl|soma~regout ),
	.datac(\ctrl|comparacao~regout ),
	.datad(\ctrl|maior_menor~regout ),
	.cin(gnd),
	.combout(\addSub|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|always0~0 .lut_mask = 16'hFFFC;
defparam \addSub|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \addSub|always0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\addSub|always0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\addSub|always0~0clkctrl_outclk ));
// synopsys translate_off
defparam \addSub|always0~0clkctrl .clock_type = "global clock";
defparam \addSub|always0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneii_lcell_comb \addSub|data_out[1] (
// Equation(s):
// \addSub|data_out [1] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector1~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [1]))

	.dataa(vcc),
	.datab(\addSub|data_out [1]),
	.datac(\addSub|Selector1~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [1]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[1] .lut_mask = 16'hF0CC;
defparam \addSub|data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \ctrl|g_in~3 (
// Equation(s):
// \ctrl|g_in~3_combout  = (\ctrl|Tstate.T1~regout  & (!\ctrl|WideOr2~0_combout  & (\run~combout  & !\ctrl|done~regout )))

	.dataa(\ctrl|Tstate.T1~regout ),
	.datab(\ctrl|WideOr2~0_combout ),
	.datac(\run~combout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|g_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_in~3 .lut_mask = 16'h0020;
defparam \ctrl|g_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N17
cycloneii_lcell_ff \ctrl|g_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|g_in~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_in~regout ));

// Location: LCFF_X29_Y27_N27
cycloneii_lcell_ff \regG|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [1]));

// Location: LCCOMB_X30_Y25_N8
cycloneii_lcell_comb \mux_inst|Selector0~1 (
// Equation(s):
// \mux_inst|Selector0~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [1]))

	.dataa(\ctrl|g_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(vcc),
	.datad(\regG|data_out [1]),
	.cin(gnd),
	.combout(\mux_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~1 .lut_mask = 16'h8800;
defparam \mux_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N3
cycloneii_lcell_ff \reg2|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [2]));

// Location: LCFF_X27_Y25_N27
cycloneii_lcell_ff \reg1|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [2]));

// Location: LCCOMB_X27_Y25_N14
cycloneii_lcell_comb \mux_inst|Selector2~2 (
// Equation(s):
// \mux_inst|Selector2~2_combout  = (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [2])))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [2]),
	.cin(gnd),
	.combout(\mux_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~2 .lut_mask = 16'h0400;
defparam \mux_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneii_lcell_comb \addSub|data_out[2] (
// Equation(s):
// \addSub|data_out [2] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|Selector0~0_combout )) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|data_out [2])))

	.dataa(\addSub|Selector0~0_combout ),
	.datab(vcc),
	.datac(\addSub|data_out [2]),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [2]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[2] .lut_mask = 16'hAAF0;
defparam \addSub|data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N5
cycloneii_lcell_ff \regG|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [2]));

// Location: LCCOMB_X28_Y25_N16
cycloneii_lcell_comb \mux_inst|Selector2~1 (
// Equation(s):
// \mux_inst|Selector2~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [2]))

	.dataa(\ctrl|g_out~regout ),
	.datab(vcc),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\regG|data_out [2]),
	.cin(gnd),
	.combout(\mux_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~1 .lut_mask = 16'hA000;
defparam \mux_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneii_lcell_comb \mux_inst|always0~1 (
// Equation(s):
// \mux_inst|always0~1_combout  = (!\ctrl|g_out~regout  & (\ctrl|dout_out~regout  & \mux_inst|always0~0_combout ))

	.dataa(\ctrl|g_out~regout ),
	.datab(vcc),
	.datac(\ctrl|dout_out~regout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~1 .lut_mask = 16'h5000;
defparam \mux_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneii_lcell_comb \mux_inst|Selector2~3 (
// Equation(s):
// \mux_inst|Selector2~3_combout  = (\mux_inst|Selector2~2_combout ) # ((\mux_inst|Selector2~1_combout ) # ((\mem_principal|altsyncram_component|auto_generated|q_a [2] & \mux_inst|always0~1_combout )))

	.dataa(\mem_principal|altsyncram_component|auto_generated|q_a [2]),
	.datab(\mux_inst|Selector2~2_combout ),
	.datac(\mux_inst|Selector2~1_combout ),
	.datad(\mux_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~3 .lut_mask = 16'hFEFC;
defparam \mux_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneii_lcell_comb \mux_inst|Selector2~4 (
// Equation(s):
// \mux_inst|Selector2~4_combout  = (\mux_inst|Selector2~0_combout ) # ((\mux_inst|Selector2~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [2])))

	.dataa(\mux_inst|Selector2~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [2]),
	.datad(\mux_inst|Selector2~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneii_lcell_comb \mux_inst|buswires[2] (
// Equation(s):
// \mux_inst|buswires [2] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector2~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [2]))

	.dataa(\mux_inst|buswires [2]),
	.datab(\mux_inst|always0~3clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector2~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [2]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[2] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneii_lcell_comb \regADDR|data_out[2]~feeder (
// Equation(s):
// \regADDR|data_out[2]~feeder_combout  = \mux_inst|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\regADDR|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regADDR|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \regADDR|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N5
cycloneii_lcell_ff \regADDR|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regADDR|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|addr_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regADDR|data_out [2]));

// Location: LCFF_X29_Y24_N25
cycloneii_lcell_ff \reg2|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [3]));

// Location: LCCOMB_X29_Y27_N28
cycloneii_lcell_comb \ctrl|add_sub~0 (
// Equation(s):
// \ctrl|add_sub~0_combout  = (\reg7|Q [0] & (\ctrl|g_in~2_combout  & (!\reg7|Q [1] & \ctrl|wren~0_combout )))

	.dataa(\reg7|Q [0]),
	.datab(\ctrl|g_in~2_combout ),
	.datac(\reg7|Q [1]),
	.datad(\ctrl|wren~0_combout ),
	.cin(gnd),
	.combout(\ctrl|add_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|add_sub~0 .lut_mask = 16'h0800;
defparam \ctrl|add_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N29
cycloneii_lcell_ff \ctrl|add_sub (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|add_sub~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|add_sub~regout ));

// Location: LCCOMB_X28_Y27_N4
cycloneii_lcell_comb \addSub|Add0~11 (
// Equation(s):
// \addSub|Add0~11_combout  = \mux_inst|buswires [3] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [3]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~11 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneii_lcell_comb \addSub|Add0~8 (
// Equation(s):
// \addSub|Add0~8_combout  = \mux_inst|buswires [2] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [2]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~8 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneii_lcell_comb \addSub|Add0~5 (
// Equation(s):
// \addSub|Add0~5_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [1])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [1]),
	.cin(gnd),
	.combout(\addSub|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~5 .lut_mask = 16'h33CC;
defparam \addSub|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneii_lcell_comb \addSub|Add0~0 (
// Equation(s):
// \addSub|Add0~0_combout  = \mux_inst|buswires [0] $ (\ctrl|add_sub~regout )

	.dataa(\mux_inst|buswires [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~0 .lut_mask = 16'h55AA;
defparam \addSub|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneii_lcell_comb \addSub|Add0~2 (
// Equation(s):
// \addSub|Add0~2_cout  = CARRY(\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\addSub|Add0~2_cout ));
// synopsys translate_off
defparam \addSub|Add0~2 .lut_mask = 16'h00CC;
defparam \addSub|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneii_lcell_comb \addSub|Add0~12 (
// Equation(s):
// \addSub|Add0~12_combout  = ((\regA|data_out [3] $ (\addSub|Add0~11_combout  $ (!\addSub|Add0~10 )))) # (GND)
// \addSub|Add0~13  = CARRY((\regA|data_out [3] & ((\addSub|Add0~11_combout ) # (!\addSub|Add0~10 ))) # (!\regA|data_out [3] & (\addSub|Add0~11_combout  & !\addSub|Add0~10 )))

	.dataa(\regA|data_out [3]),
	.datab(\addSub|Add0~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~10 ),
	.combout(\addSub|Add0~12_combout ),
	.cout(\addSub|Add0~13 ));
// synopsys translate_off
defparam \addSub|Add0~12 .lut_mask = 16'h698E;
defparam \addSub|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneii_lcell_comb \addSub|Selector4~0 (
// Equation(s):
// \addSub|Selector4~0_combout  = (\addSub|Add0~12_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|comparacao~regout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~12_combout ),
	.cin(gnd),
	.combout(\addSub|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector4~0 .lut_mask = 16'hF100;
defparam \addSub|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneii_lcell_comb \addSub|data_out[3] (
// Equation(s):
// \addSub|data_out [3] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector4~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [3]))

	.dataa(\addSub|data_out [3]),
	.datab(vcc),
	.datac(\addSub|Selector4~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [3]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[3] .lut_mask = 16'hF0AA;
defparam \addSub|data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N7
cycloneii_lcell_ff \regG|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [3]));

// Location: LCCOMB_X29_Y24_N14
cycloneii_lcell_comb \mux_inst|Selector3~1 (
// Equation(s):
// \mux_inst|Selector3~1_combout  = (\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [3]))

	.dataa(vcc),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\regG|data_out [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~1 .lut_mask = 16'hC000;
defparam \mux_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N11
cycloneii_lcell_ff \reg2|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [4]));

// Location: LCCOMB_X29_Y27_N20
cycloneii_lcell_comb \addSub|data_out[4] (
// Equation(s):
// \addSub|data_out [4] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|Selector5~0_combout )) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|data_out [4])))

	.dataa(\addSub|Selector5~0_combout ),
	.datab(vcc),
	.datac(\addSub|data_out [4]),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [4]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[4] .lut_mask = 16'hAAF0;
defparam \addSub|data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N21
cycloneii_lcell_ff \regG|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [4]));

// Location: LCCOMB_X29_Y24_N4
cycloneii_lcell_comb \mux_inst|Selector4~1 (
// Equation(s):
// \mux_inst|Selector4~1_combout  = (\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [4]))

	.dataa(vcc),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\regG|data_out [4]),
	.cin(gnd),
	.combout(\mux_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~1 .lut_mask = 16'hC000;
defparam \mux_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[5]));
// synopsys translate_off
defparam \din[5]~I .input_async_reset = "none";
defparam \din[5]~I .input_power_up = "low";
defparam \din[5]~I .input_register_mode = "none";
defparam \din[5]~I .input_sync_reset = "none";
defparam \din[5]~I .oe_async_reset = "none";
defparam \din[5]~I .oe_power_up = "low";
defparam \din[5]~I .oe_register_mode = "none";
defparam \din[5]~I .oe_sync_reset = "none";
defparam \din[5]~I .operation_mode = "input";
defparam \din[5]~I .output_async_reset = "none";
defparam \din[5]~I .output_power_up = "low";
defparam \din[5]~I .output_register_mode = "none";
defparam \din[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \reg0|data_out[5]~feeder (
// Equation(s):
// \reg0|data_out[5]~feeder_combout  = \mux_inst|buswires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [5]),
	.cin(gnd),
	.combout(\reg0|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N19
cycloneii_lcell_ff \reg0|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [5]));

// Location: LCCOMB_X30_Y26_N6
cycloneii_lcell_comb \mux_inst|Selector5~0 (
// Equation(s):
// \mux_inst|Selector5~0_combout  = (\ctrl|dinout~regout  & (((\din~combout [5])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & ((\reg0|data_out [5]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\din~combout [5]),
	.datad(\reg0|data_out [5]),
	.cin(gnd),
	.combout(\mux_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~0 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneii_lcell_comb \reg1|data_out[5]~feeder (
// Equation(s):
// \reg1|data_out[5]~feeder_combout  = \mux_inst|buswires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [5]),
	.cin(gnd),
	.combout(\reg1|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N31
cycloneii_lcell_ff \reg1|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [5]));

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \mux_inst|Selector5~2 (
// Equation(s):
// \mux_inst|Selector5~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [5])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [5]),
	.cin(gnd),
	.combout(\mux_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~2 .lut_mask = 16'h0200;
defparam \mux_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N15
cycloneii_lcell_ff \reg2|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [6]));

// Location: LCFF_X28_Y25_N5
cycloneii_lcell_ff \reg1|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [6]));

// Location: LCCOMB_X28_Y25_N4
cycloneii_lcell_comb \mux_inst|Selector6~2 (
// Equation(s):
// \mux_inst|Selector6~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (\reg1|data_out [6] & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [6]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneii_lcell_comb \addSub|data_out[6] (
// Equation(s):
// \addSub|data_out [6] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|Selector7~0_combout )) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|data_out [6])))

	.dataa(\addSub|Selector7~0_combout ),
	.datab(vcc),
	.datac(\addSub|data_out [6]),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [6]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[6] .lut_mask = 16'hAAF0;
defparam \addSub|data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N17
cycloneii_lcell_ff \regG|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [6]));

// Location: LCCOMB_X29_Y25_N12
cycloneii_lcell_comb \mux_inst|Selector6~1 (
// Equation(s):
// \mux_inst|Selector6~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [6]))

	.dataa(\ctrl|g_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(vcc),
	.datad(\regG|data_out [6]),
	.cin(gnd),
	.combout(\mux_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~1 .lut_mask = 16'h8800;
defparam \mux_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneii_lcell_comb \mux_inst|Selector6~3 (
// Equation(s):
// \mux_inst|Selector6~3_combout  = (\mux_inst|Selector6~2_combout ) # ((\mux_inst|Selector6~1_combout ) # ((\mem_principal|altsyncram_component|auto_generated|q_a [6] & \mux_inst|always0~1_combout )))

	.dataa(\mem_principal|altsyncram_component|auto_generated|q_a [6]),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\mux_inst|Selector6~2_combout ),
	.datad(\mux_inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneii_lcell_comb \mux_inst|Selector6~4 (
// Equation(s):
// \mux_inst|Selector6~4_combout  = (\mux_inst|Selector6~0_combout ) # ((\mux_inst|Selector6~3_combout ) # ((\reg2|data_out [6] & \mux_inst|always0~2_combout )))

	.dataa(\mux_inst|Selector6~0_combout ),
	.datab(\reg2|data_out [6]),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \mux_inst|buswires[6] (
// Equation(s):
// \mux_inst|buswires [6] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector6~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [6]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [6]),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector6~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [6]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[6] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneii_lcell_comb \regADDR|data_out[6]~feeder (
// Equation(s):
// \regADDR|data_out[6]~feeder_combout  = \mux_inst|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\regADDR|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regADDR|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \regADDR|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N21
cycloneii_lcell_ff \regADDR|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regADDR|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|addr_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regADDR|data_out [6]));

// Location: LCFF_X29_Y25_N31
cycloneii_lcell_ff \regDOUT|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [1]));

// Location: LCCOMB_X29_Y24_N22
cycloneii_lcell_comb \regDOUT|data_out[2]~feeder (
// Equation(s):
// \regDOUT|data_out[2]~feeder_combout  = \mux_inst|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\regDOUT|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regDOUT|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \regDOUT|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N23
cycloneii_lcell_ff \regDOUT|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regDOUT|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [2]));

// Location: LCFF_X29_Y24_N29
cycloneii_lcell_ff \regDOUT|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [3]));

// Location: LCFF_X29_Y24_N3
cycloneii_lcell_ff \regDOUT|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [4]));

// Location: LCFF_X29_Y25_N27
cycloneii_lcell_ff \regDOUT|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [5]));

// Location: LCCOMB_X29_Y25_N24
cycloneii_lcell_comb \regDOUT|data_out[6]~feeder (
// Equation(s):
// \regDOUT|data_out[6]~feeder_combout  = \mux_inst|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\regDOUT|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regDOUT|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \regDOUT|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N25
cycloneii_lcell_ff \regDOUT|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regDOUT|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [6]));

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[7]));
// synopsys translate_off
defparam \din[7]~I .input_async_reset = "none";
defparam \din[7]~I .input_power_up = "low";
defparam \din[7]~I .input_register_mode = "none";
defparam \din[7]~I .input_sync_reset = "none";
defparam \din[7]~I .oe_async_reset = "none";
defparam \din[7]~I .oe_power_up = "low";
defparam \din[7]~I .oe_register_mode = "none";
defparam \din[7]~I .oe_sync_reset = "none";
defparam \din[7]~I .operation_mode = "input";
defparam \din[7]~I .output_async_reset = "none";
defparam \din[7]~I .output_power_up = "low";
defparam \din[7]~I .output_register_mode = "none";
defparam \din[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y24_N19
cycloneii_lcell_ff \reg0|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [7]));

// Location: LCCOMB_X27_Y24_N22
cycloneii_lcell_comb \mux_inst|Selector7~0 (
// Equation(s):
// \mux_inst|Selector7~0_combout  = (\ctrl|dinout~regout  & (((\din~combout [7])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & ((\reg0|data_out [7]))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\din~combout [7]),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg0|data_out [7]),
	.cin(gnd),
	.combout(\mux_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~0 .lut_mask = 16'hCAC0;
defparam \mux_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N17
cycloneii_lcell_ff \reg2|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [7]));

// Location: LCFF_X27_Y25_N25
cycloneii_lcell_ff \reg1|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [7]));

// Location: LCCOMB_X27_Y25_N18
cycloneii_lcell_comb \mux_inst|Selector7~2 (
// Equation(s):
// \mux_inst|Selector7~2_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & (\reg1|data_out [7] & \ctrl|r1_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\reg1|data_out [7]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N1
cycloneii_lcell_ff \reg0|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [8]));

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[8]));
// synopsys translate_off
defparam \din[8]~I .input_async_reset = "none";
defparam \din[8]~I .input_power_up = "low";
defparam \din[8]~I .input_register_mode = "none";
defparam \din[8]~I .input_sync_reset = "none";
defparam \din[8]~I .oe_async_reset = "none";
defparam \din[8]~I .oe_power_up = "low";
defparam \din[8]~I .oe_register_mode = "none";
defparam \din[8]~I .oe_sync_reset = "none";
defparam \din[8]~I .operation_mode = "input";
defparam \din[8]~I .output_async_reset = "none";
defparam \din[8]~I .output_power_up = "low";
defparam \din[8]~I .output_register_mode = "none";
defparam \din[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \mux_inst|Selector8~0 (
// Equation(s):
// \mux_inst|Selector8~0_combout  = (\ctrl|dinout~regout  & (((\din~combout [8])))) # (!\ctrl|dinout~regout  & (\ctrl|r0_out~regout  & (\reg0|data_out [8])))

	.dataa(\ctrl|dinout~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg0|data_out [8]),
	.datad(\din~combout [8]),
	.cin(gnd),
	.combout(\mux_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~0 .lut_mask = 16'hEA40;
defparam \mux_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N19
cycloneii_lcell_ff \reg2|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [8]));

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\din~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[9]));
// synopsys translate_off
defparam \din[9]~I .input_async_reset = "none";
defparam \din[9]~I .input_power_up = "low";
defparam \din[9]~I .input_register_mode = "none";
defparam \din[9]~I .input_sync_reset = "none";
defparam \din[9]~I .oe_async_reset = "none";
defparam \din[9]~I .oe_power_up = "low";
defparam \din[9]~I .oe_register_mode = "none";
defparam \din[9]~I .oe_sync_reset = "none";
defparam \din[9]~I .operation_mode = "input";
defparam \din[9]~I .output_async_reset = "none";
defparam \din[9]~I .output_power_up = "low";
defparam \din[9]~I .output_register_mode = "none";
defparam \din[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X31_Y25_N31
cycloneii_lcell_ff \reg0|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [9]));

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \mux_inst|Selector9~0 (
// Equation(s):
// \mux_inst|Selector9~0_combout  = (\ctrl|dinout~regout  & (\din~combout [9])) # (!\ctrl|dinout~regout  & (((\ctrl|r0_out~regout  & \reg0|data_out [9]))))

	.dataa(\ctrl|dinout~regout ),
	.datab(\din~combout [9]),
	.datac(\ctrl|r0_out~regout ),
	.datad(\reg0|data_out [9]),
	.cin(gnd),
	.combout(\mux_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N11
cycloneii_lcell_ff \reg2|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [9]));

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \addSub|Add0~29 (
// Equation(s):
// \addSub|Add0~29_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|add_sub~regout ),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\addSub|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~29 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \addSub|Add0~26 (
// Equation(s):
// \addSub|Add0~26_combout  = \mux_inst|buswires [8] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [8]),
	.datac(\ctrl|add_sub~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\addSub|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~26 .lut_mask = 16'h3C3C;
defparam \addSub|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneii_lcell_comb \ctrl|WideOr0~0 (
// Equation(s):
// \ctrl|WideOr0~0_combout  = (\reg7|Q [0] & ((\reg7|Q [3]) # (\reg7|Q [2] $ (!\reg7|Q [1])))) # (!\reg7|Q [0] & ((\reg7|Q [2]) # ((!\reg7|Q [3]))))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [0]),
	.datac(\reg7|Q [1]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\ctrl|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr0~0 .lut_mask = 16'hEEB7;
defparam \ctrl|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneii_lcell_comb \ctrl|a_in~2 (
// Equation(s):
// \ctrl|a_in~2_combout  = (\run~combout  & (!\ctrl|WideOr0~0_combout  & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\run~combout ),
	.datab(\ctrl|Tstate.000~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\ctrl|a_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|a_in~2 .lut_mask = 16'h00A2;
defparam \ctrl|a_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N11
cycloneii_lcell_ff \ctrl|a_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|a_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|a_in~regout ));

// Location: LCFF_X31_Y24_N31
cycloneii_lcell_ff \regA|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [7]));

// Location: LCCOMB_X28_Y27_N2
cycloneii_lcell_comb \addSub|Add0~20 (
// Equation(s):
// \addSub|Add0~20_combout  = \mux_inst|buswires [6] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [6]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~20 .lut_mask = 16'h33CC;
defparam \addSub|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneii_lcell_comb \addSub|Add0~17 (
// Equation(s):
// \addSub|Add0~17_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [5])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(\mux_inst|buswires [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addSub|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~17 .lut_mask = 16'h3C3C;
defparam \addSub|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneii_lcell_comb \addSub|Add0~14 (
// Equation(s):
// \addSub|Add0~14_combout  = \ctrl|add_sub~regout  $ (\mux_inst|buswires [4])

	.dataa(vcc),
	.datab(\ctrl|add_sub~regout ),
	.datac(vcc),
	.datad(\mux_inst|buswires [4]),
	.cin(gnd),
	.combout(\addSub|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~14 .lut_mask = 16'h33CC;
defparam \addSub|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneii_lcell_comb \addSub|Add0~24 (
// Equation(s):
// \addSub|Add0~24_combout  = ((\addSub|Add0~23_combout  $ (\regA|data_out [7] $ (!\addSub|Add0~22 )))) # (GND)
// \addSub|Add0~25  = CARRY((\addSub|Add0~23_combout  & ((\regA|data_out [7]) # (!\addSub|Add0~22 ))) # (!\addSub|Add0~23_combout  & (\regA|data_out [7] & !\addSub|Add0~22 )))

	.dataa(\addSub|Add0~23_combout ),
	.datab(\regA|data_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~22 ),
	.combout(\addSub|Add0~24_combout ),
	.cout(\addSub|Add0~25 ));
// synopsys translate_off
defparam \addSub|Add0~24 .lut_mask = 16'h698E;
defparam \addSub|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneii_lcell_comb \addSub|Add0~30 (
// Equation(s):
// \addSub|Add0~30_combout  = ((\regA|data_out [9] $ (\addSub|Add0~29_combout  $ (!\addSub|Add0~28 )))) # (GND)
// \addSub|Add0~31  = CARRY((\regA|data_out [9] & ((\addSub|Add0~29_combout ) # (!\addSub|Add0~28 ))) # (!\regA|data_out [9] & (\addSub|Add0~29_combout  & !\addSub|Add0~28 )))

	.dataa(\regA|data_out [9]),
	.datab(\addSub|Add0~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~28 ),
	.combout(\addSub|Add0~30_combout ),
	.cout(\addSub|Add0~31 ));
// synopsys translate_off
defparam \addSub|Add0~30 .lut_mask = 16'h698E;
defparam \addSub|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \addSub|Selector10~0 (
// Equation(s):
// \addSub|Selector10~0_combout  = (\addSub|Add0~30_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|maior_menor~regout ),
	.datac(\addSub|Add0~30_combout ),
	.datad(\ctrl|comparacao~regout ),
	.cin(gnd),
	.combout(\addSub|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector10~0 .lut_mask = 16'hA0B0;
defparam \addSub|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \addSub|data_out[9] (
// Equation(s):
// \addSub|data_out [9] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector10~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [9]))

	.dataa(\addSub|data_out [9]),
	.datab(vcc),
	.datac(\addSub|Selector10~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [9]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[9] .lut_mask = 16'hF0AA;
defparam \addSub|data_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N11
cycloneii_lcell_ff \regG|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [9]));

// Location: LCCOMB_X30_Y25_N22
cycloneii_lcell_comb \mux_inst|Selector9~1 (
// Equation(s):
// \mux_inst|Selector9~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [9]))

	.dataa(\ctrl|g_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(vcc),
	.datad(\regG|data_out [9]),
	.cin(gnd),
	.combout(\mux_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~1 .lut_mask = 16'h8800;
defparam \mux_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N13
cycloneii_lcell_ff \reg1|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [9]));

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \mux_inst|Selector9~2 (
// Equation(s):
// \mux_inst|Selector9~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [9])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [9]),
	.cin(gnd),
	.combout(\mux_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~2 .lut_mask = 16'h0200;
defparam \mux_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb \mux_inst|Selector9~3 (
// Equation(s):
// \mux_inst|Selector9~3_combout  = (\mux_inst|Selector9~1_combout ) # ((\mux_inst|Selector9~2_combout ) # ((\mem_principal|altsyncram_component|auto_generated|q_a [9] & \mux_inst|always0~1_combout )))

	.dataa(\mem_principal|altsyncram_component|auto_generated|q_a [9]),
	.datab(\mux_inst|Selector9~1_combout ),
	.datac(\mux_inst|always0~1_combout ),
	.datad(\mux_inst|Selector9~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \mux_inst|Selector9~4 (
// Equation(s):
// \mux_inst|Selector9~4_combout  = (\mux_inst|Selector9~0_combout ) # ((\mux_inst|Selector9~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [9])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector9~0_combout ),
	.datac(\reg2|data_out [9]),
	.datad(\mux_inst|Selector9~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneii_lcell_comb \mux_inst|buswires[9] (
// Equation(s):
// \mux_inst|buswires [9] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector9~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [9]))

	.dataa(\mux_inst|always0~3clkctrl_outclk ),
	.datab(\mux_inst|buswires [9]),
	.datac(vcc),
	.datad(\mux_inst|Selector9~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [9]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[9] .lut_mask = 16'hEE44;
defparam \mux_inst|buswires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N15
cycloneii_lcell_ff \regDOUT|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [9]));

// Location: LCCOMB_X27_Y25_N22
cycloneii_lcell_comb \reg1|data_out[10]~feeder (
// Equation(s):
// \reg1|data_out[10]~feeder_combout  = \mux_inst|buswires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [10]),
	.cin(gnd),
	.combout(\reg1|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N23
cycloneii_lcell_ff \reg1|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [10]));

// Location: LCCOMB_X27_Y25_N6
cycloneii_lcell_comb \mux_inst|Selector10~2 (
// Equation(s):
// \mux_inst|Selector10~2_combout  = (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [10])))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [10]),
	.cin(gnd),
	.combout(\mux_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~2 .lut_mask = 16'h0400;
defparam \mux_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N29
cycloneii_lcell_ff \regDOUT|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [11]));

// Location: LCFF_X27_Y26_N29
cycloneii_lcell_ff \reg2|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [12]));

// Location: LCFF_X28_Y26_N31
cycloneii_lcell_ff \reg1|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [12]));

// Location: LCCOMB_X27_Y26_N20
cycloneii_lcell_comb \mux_inst|Selector12~2 (
// Equation(s):
// \mux_inst|Selector12~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [12])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [12]),
	.cin(gnd),
	.combout(\mux_inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~2 .lut_mask = 16'h0200;
defparam \mux_inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneii_lcell_comb \addSub|Add0~38 (
// Equation(s):
// \addSub|Add0~38_combout  = \mux_inst|buswires [12] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_inst|buswires [12]),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~38 .lut_mask = 16'h0FF0;
defparam \addSub|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N21
cycloneii_lcell_ff \regA|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [10]));

// Location: LCCOMB_X28_Y26_N6
cycloneii_lcell_comb \addSub|Add0~33 (
// Equation(s):
// \addSub|Add0~33_combout  = (\addSub|Add0~32_combout  & ((\regA|data_out [10] & (\addSub|Add0~31  & VCC)) # (!\regA|data_out [10] & (!\addSub|Add0~31 )))) # (!\addSub|Add0~32_combout  & ((\regA|data_out [10] & (!\addSub|Add0~31 )) # (!\regA|data_out [10] & 
// ((\addSub|Add0~31 ) # (GND)))))
// \addSub|Add0~34  = CARRY((\addSub|Add0~32_combout  & (!\regA|data_out [10] & !\addSub|Add0~31 )) # (!\addSub|Add0~32_combout  & ((!\addSub|Add0~31 ) # (!\regA|data_out [10]))))

	.dataa(\addSub|Add0~32_combout ),
	.datab(\regA|data_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~31 ),
	.combout(\addSub|Add0~33_combout ),
	.cout(\addSub|Add0~34 ));
// synopsys translate_off
defparam \addSub|Add0~33 .lut_mask = 16'h9617;
defparam \addSub|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneii_lcell_comb \addSub|Add0~36 (
// Equation(s):
// \addSub|Add0~36_combout  = ((\addSub|Add0~35_combout  $ (\regA|data_out [11] $ (!\addSub|Add0~34 )))) # (GND)
// \addSub|Add0~37  = CARRY((\addSub|Add0~35_combout  & ((\regA|data_out [11]) # (!\addSub|Add0~34 ))) # (!\addSub|Add0~35_combout  & (\regA|data_out [11] & !\addSub|Add0~34 )))

	.dataa(\addSub|Add0~35_combout ),
	.datab(\regA|data_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~34 ),
	.combout(\addSub|Add0~36_combout ),
	.cout(\addSub|Add0~37 ));
// synopsys translate_off
defparam \addSub|Add0~36 .lut_mask = 16'h698E;
defparam \addSub|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneii_lcell_comb \addSub|Add0~39 (
// Equation(s):
// \addSub|Add0~39_combout  = (\regA|data_out [12] & ((\addSub|Add0~38_combout  & (\addSub|Add0~37  & VCC)) # (!\addSub|Add0~38_combout  & (!\addSub|Add0~37 )))) # (!\regA|data_out [12] & ((\addSub|Add0~38_combout  & (!\addSub|Add0~37 )) # 
// (!\addSub|Add0~38_combout  & ((\addSub|Add0~37 ) # (GND)))))
// \addSub|Add0~40  = CARRY((\regA|data_out [12] & (!\addSub|Add0~38_combout  & !\addSub|Add0~37 )) # (!\regA|data_out [12] & ((!\addSub|Add0~37 ) # (!\addSub|Add0~38_combout ))))

	.dataa(\regA|data_out [12]),
	.datab(\addSub|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~37 ),
	.combout(\addSub|Add0~39_combout ),
	.cout(\addSub|Add0~40 ));
// synopsys translate_off
defparam \addSub|Add0~39 .lut_mask = 16'h9617;
defparam \addSub|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneii_lcell_comb \addSub|Selector13~0 (
// Equation(s):
// \addSub|Selector13~0_combout  = (\addSub|Add0~39_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|maior_menor~regout ),
	.datac(\ctrl|comparacao~regout ),
	.datad(\addSub|Add0~39_combout ),
	.cin(gnd),
	.combout(\addSub|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector13~0 .lut_mask = 16'hAB00;
defparam \addSub|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneii_lcell_comb \addSub|data_out[12] (
// Equation(s):
// \addSub|data_out [12] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|Selector13~0_combout )) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|data_out [12])))

	.dataa(vcc),
	.datab(\addSub|Selector13~0_combout ),
	.datac(\addSub|data_out [12]),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [12]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[12] .lut_mask = 16'hCCF0;
defparam \addSub|data_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N25
cycloneii_lcell_ff \regG|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [12]));

// Location: LCCOMB_X27_Y26_N30
cycloneii_lcell_comb \mux_inst|Selector12~1 (
// Equation(s):
// \mux_inst|Selector12~1_combout  = (\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [12]))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(vcc),
	.datac(\ctrl|g_out~regout ),
	.datad(\regG|data_out [12]),
	.cin(gnd),
	.combout(\mux_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~1 .lut_mask = 16'hA000;
defparam \mux_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneii_lcell_comb \mux_inst|Selector12~3 (
// Equation(s):
// \mux_inst|Selector12~3_combout  = (\mux_inst|Selector12~2_combout ) # ((\mux_inst|Selector12~1_combout ) # ((\mem_principal|altsyncram_component|auto_generated|q_a [12] & \mux_inst|always0~1_combout )))

	.dataa(\mem_principal|altsyncram_component|auto_generated|q_a [12]),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\mux_inst|Selector12~2_combout ),
	.datad(\mux_inst|Selector12~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneii_lcell_comb \mux_inst|Selector12~4 (
// Equation(s):
// \mux_inst|Selector12~4_combout  = (\mux_inst|Selector12~0_combout ) # ((\mux_inst|Selector12~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [12])))

	.dataa(\mux_inst|Selector12~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [12]),
	.datad(\mux_inst|Selector12~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneii_lcell_comb \mux_inst|buswires[12] (
// Equation(s):
// \mux_inst|buswires [12] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector12~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [12]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [12]),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector12~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [12]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[12] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N25
cycloneii_lcell_ff \regDOUT|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [12]));

// Location: LCFF_X27_Y26_N27
cycloneii_lcell_ff \reg2|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [13]));

// Location: LCCOMB_X27_Y26_N18
cycloneii_lcell_comb \addSub|Add0~41 (
// Equation(s):
// \addSub|Add0~41_combout  = \mux_inst|buswires [13] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [13]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~41 .lut_mask = 16'h33CC;
defparam \addSub|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneii_lcell_comb \addSub|Add0~42 (
// Equation(s):
// \addSub|Add0~42_combout  = ((\regA|data_out [13] $ (\addSub|Add0~41_combout  $ (!\addSub|Add0~40 )))) # (GND)
// \addSub|Add0~43  = CARRY((\regA|data_out [13] & ((\addSub|Add0~41_combout ) # (!\addSub|Add0~40 ))) # (!\regA|data_out [13] & (\addSub|Add0~41_combout  & !\addSub|Add0~40 )))

	.dataa(\regA|data_out [13]),
	.datab(\addSub|Add0~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~40 ),
	.combout(\addSub|Add0~42_combout ),
	.cout(\addSub|Add0~43 ));
// synopsys translate_off
defparam \addSub|Add0~42 .lut_mask = 16'h698E;
defparam \addSub|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneii_lcell_comb \addSub|Selector14~0 (
// Equation(s):
// \addSub|Selector14~0_combout  = (\addSub|Add0~42_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|maior_menor~regout ),
	.datac(\ctrl|comparacao~regout ),
	.datad(\addSub|Add0~42_combout ),
	.cin(gnd),
	.combout(\addSub|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector14~0 .lut_mask = 16'hAB00;
defparam \addSub|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneii_lcell_comb \addSub|data_out[13] (
// Equation(s):
// \addSub|data_out [13] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector14~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [13]))

	.dataa(vcc),
	.datab(\addSub|data_out [13]),
	.datac(\addSub|Selector14~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [13]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[13] .lut_mask = 16'hF0CC;
defparam \addSub|data_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N19
cycloneii_lcell_ff \regG|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [13]));

// Location: LCCOMB_X27_Y26_N4
cycloneii_lcell_comb \mux_inst|Selector13~1 (
// Equation(s):
// \mux_inst|Selector13~1_combout  = (\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [13]))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(vcc),
	.datad(\regG|data_out [13]),
	.cin(gnd),
	.combout(\mux_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~1 .lut_mask = 16'h8800;
defparam \mux_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneii_lcell_comb \reg1|data_out[13]~feeder (
// Equation(s):
// \reg1|data_out[13]~feeder_combout  = \mux_inst|buswires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [13]),
	.cin(gnd),
	.combout(\reg1|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N29
cycloneii_lcell_ff \reg1|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [13]));

// Location: LCCOMB_X30_Y26_N26
cycloneii_lcell_comb \mux_inst|Selector13~2 (
// Equation(s):
// \mux_inst|Selector13~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [13])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [13]),
	.cin(gnd),
	.combout(\mux_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~2 .lut_mask = 16'h0200;
defparam \mux_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneii_lcell_comb \mux_inst|Selector13~3 (
// Equation(s):
// \mux_inst|Selector13~3_combout  = (\mux_inst|Selector13~1_combout ) # ((\mux_inst|Selector13~2_combout ) # ((\mem_principal|altsyncram_component|auto_generated|q_a [13] & \mux_inst|always0~1_combout )))

	.dataa(\mem_principal|altsyncram_component|auto_generated|q_a [13]),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\mux_inst|Selector13~1_combout ),
	.datad(\mux_inst|Selector13~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneii_lcell_comb \mux_inst|Selector13~4 (
// Equation(s):
// \mux_inst|Selector13~4_combout  = (\mux_inst|Selector13~0_combout ) # ((\mux_inst|Selector13~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [13])))

	.dataa(\mux_inst|Selector13~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [13]),
	.datad(\mux_inst|Selector13~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneii_lcell_comb \mux_inst|buswires[13] (
// Equation(s):
// \mux_inst|buswires [13] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector13~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [13]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [13]),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector13~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [13]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[13] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N15
cycloneii_lcell_ff \regDOUT|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [13]));

// Location: LCFF_X27_Y26_N1
cycloneii_lcell_ff \reg2|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [14]));

// Location: LCCOMB_X30_Y26_N10
cycloneii_lcell_comb \reg1|data_out[14]~feeder (
// Equation(s):
// \reg1|data_out[14]~feeder_combout  = \mux_inst|buswires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [14]),
	.cin(gnd),
	.combout(\reg1|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N11
cycloneii_lcell_ff \reg1|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [14]));

// Location: LCCOMB_X30_Y26_N2
cycloneii_lcell_comb \mux_inst|Selector14~2 (
// Equation(s):
// \mux_inst|Selector14~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [14])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [14]),
	.cin(gnd),
	.combout(\mux_inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~2 .lut_mask = 16'h0200;
defparam \mux_inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N29
cycloneii_lcell_ff \regA|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [14]));

// Location: LCCOMB_X28_Y26_N14
cycloneii_lcell_comb \addSub|Add0~45 (
// Equation(s):
// \addSub|Add0~45_combout  = (\addSub|Add0~44_combout  & ((\regA|data_out [14] & (\addSub|Add0~43  & VCC)) # (!\regA|data_out [14] & (!\addSub|Add0~43 )))) # (!\addSub|Add0~44_combout  & ((\regA|data_out [14] & (!\addSub|Add0~43 )) # (!\regA|data_out [14] & 
// ((\addSub|Add0~43 ) # (GND)))))
// \addSub|Add0~46  = CARRY((\addSub|Add0~44_combout  & (!\regA|data_out [14] & !\addSub|Add0~43 )) # (!\addSub|Add0~44_combout  & ((!\addSub|Add0~43 ) # (!\regA|data_out [14]))))

	.dataa(\addSub|Add0~44_combout ),
	.datab(\regA|data_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|Add0~43 ),
	.combout(\addSub|Add0~45_combout ),
	.cout(\addSub|Add0~46 ));
// synopsys translate_off
defparam \addSub|Add0~45 .lut_mask = 16'h9617;
defparam \addSub|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \addSub|Selector15~0 (
// Equation(s):
// \addSub|Selector15~0_combout  = (\addSub|Add0~45_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|soma~regout ),
	.datac(\ctrl|comparacao~regout ),
	.datad(\addSub|Add0~45_combout ),
	.cin(gnd),
	.combout(\addSub|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector15~0 .lut_mask = 16'hCD00;
defparam \addSub|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \addSub|data_out[14] (
// Equation(s):
// \addSub|data_out [14] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector15~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [14]))

	.dataa(vcc),
	.datab(\addSub|data_out [14]),
	.datac(\addSub|always0~0clkctrl_outclk ),
	.datad(\addSub|Selector15~0_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [14]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[14] .lut_mask = 16'hFC0C;
defparam \addSub|data_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N9
cycloneii_lcell_ff \regG|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [14]));

// Location: LCCOMB_X27_Y26_N12
cycloneii_lcell_comb \mux_inst|Selector14~1 (
// Equation(s):
// \mux_inst|Selector14~1_combout  = (\mux_inst|always0~0_combout  & (\ctrl|g_out~regout  & \regG|data_out [14]))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\ctrl|g_out~regout ),
	.datac(vcc),
	.datad(\regG|data_out [14]),
	.cin(gnd),
	.combout(\mux_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~1 .lut_mask = 16'h8800;
defparam \mux_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneii_lcell_comb \mux_inst|Selector14~3 (
// Equation(s):
// \mux_inst|Selector14~3_combout  = (\mux_inst|Selector14~2_combout ) # ((\mux_inst|Selector14~1_combout ) # ((\mem_principal|altsyncram_component|auto_generated|q_a [14] & \mux_inst|always0~1_combout )))

	.dataa(\mem_principal|altsyncram_component|auto_generated|q_a [14]),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\mux_inst|Selector14~2_combout ),
	.datad(\mux_inst|Selector14~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneii_lcell_comb \mux_inst|Selector14~4 (
// Equation(s):
// \mux_inst|Selector14~4_combout  = (\mux_inst|Selector14~0_combout ) # ((\mux_inst|Selector14~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [14])))

	.dataa(\mux_inst|Selector14~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [14]),
	.datad(\mux_inst|Selector14~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneii_lcell_comb \mux_inst|buswires[14] (
// Equation(s):
// \mux_inst|buswires [14] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector14~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [14]))

	.dataa(\mux_inst|buswires [14]),
	.datab(vcc),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector14~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [14]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[14] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N17
cycloneii_lcell_ff \regDOUT|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [14]));

// Location: LCFF_X28_Y25_N23
cycloneii_lcell_ff \reg2|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [15]));

// Location: LCFF_X28_Y25_N21
cycloneii_lcell_ff \reg1|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [15]));

// Location: LCCOMB_X28_Y25_N20
cycloneii_lcell_comb \mux_inst|Selector15~2 (
// Equation(s):
// \mux_inst|Selector15~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (\reg1|data_out [15] & !\ctrl|dinout~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [15]),
	.datad(\ctrl|dinout~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneii_lcell_comb \regA|data_out[15]~feeder (
// Equation(s):
// \regA|data_out[15]~feeder_combout  = \mux_inst|buswires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [15]),
	.cin(gnd),
	.combout(\regA|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N27
cycloneii_lcell_ff \regA|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [15]));

// Location: LCCOMB_X27_Y26_N24
cycloneii_lcell_comb \addSub|Add0~47 (
// Equation(s):
// \addSub|Add0~47_combout  = \mux_inst|buswires [15] $ (\ctrl|add_sub~regout )

	.dataa(vcc),
	.datab(\mux_inst|buswires [15]),
	.datac(vcc),
	.datad(\ctrl|add_sub~regout ),
	.cin(gnd),
	.combout(\addSub|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~47 .lut_mask = 16'h33CC;
defparam \addSub|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneii_lcell_comb \addSub|Add0~48 (
// Equation(s):
// \addSub|Add0~48_combout  = \regA|data_out [15] $ (\addSub|Add0~46  $ (!\addSub|Add0~47_combout ))

	.dataa(vcc),
	.datab(\regA|data_out [15]),
	.datac(vcc),
	.datad(\addSub|Add0~47_combout ),
	.cin(\addSub|Add0~46 ),
	.combout(\addSub|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Add0~48 .lut_mask = 16'h3CC3;
defparam \addSub|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneii_lcell_comb \addSub|Selector16~0 (
// Equation(s):
// \addSub|Selector16~0_combout  = (\addSub|Add0~48_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|maior_menor~regout ),
	.datac(\addSub|Add0~48_combout ),
	.datad(\ctrl|comparacao~regout ),
	.cin(gnd),
	.combout(\addSub|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector16~0 .lut_mask = 16'hA0B0;
defparam \addSub|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneii_lcell_comb \addSub|data_out[15] (
// Equation(s):
// \addSub|data_out [15] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector16~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [15]))

	.dataa(vcc),
	.datab(\addSub|data_out [15]),
	.datac(\addSub|always0~0clkctrl_outclk ),
	.datad(\addSub|Selector16~0_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [15]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[15] .lut_mask = 16'hFC0C;
defparam \addSub|data_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N29
cycloneii_lcell_ff \regG|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [15]));

// Location: LCCOMB_X28_Y25_N18
cycloneii_lcell_comb \mux_inst|Selector15~1 (
// Equation(s):
// \mux_inst|Selector15~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [15]))

	.dataa(\ctrl|g_out~regout ),
	.datab(vcc),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\regG|data_out [15]),
	.cin(gnd),
	.combout(\mux_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~1 .lut_mask = 16'hA000;
defparam \mux_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneii_lcell_comb \mux_inst|Selector15~3 (
// Equation(s):
// \mux_inst|Selector15~3_combout  = (\mux_inst|Selector15~2_combout ) # ((\mux_inst|Selector15~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mem_principal|altsyncram_component|auto_generated|q_a [15]),
	.datac(\mux_inst|Selector15~2_combout ),
	.datad(\mux_inst|Selector15~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneii_lcell_comb \mux_inst|Selector15~4 (
// Equation(s):
// \mux_inst|Selector15~4_combout  = (\mux_inst|Selector15~0_combout ) # ((\mux_inst|Selector15~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [15])))

	.dataa(\mux_inst|Selector15~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [15]),
	.datad(\mux_inst|Selector15~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneii_lcell_comb \mux_inst|buswires[15] (
// Equation(s):
// \mux_inst|buswires [15] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector15~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [15]))

	.dataa(\mux_inst|buswires [15]),
	.datab(vcc),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector15~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [15]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[15] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneii_lcell_comb \regDOUT|data_out[15]~feeder (
// Equation(s):
// \regDOUT|data_out[15]~feeder_combout  = \mux_inst|buswires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [15]),
	.cin(gnd),
	.combout(\regDOUT|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regDOUT|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \regDOUT|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N11
cycloneii_lcell_ff \regDOUT|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regDOUT|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [15]));

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \addSub|Selector11~0 (
// Equation(s):
// \addSub|Selector11~0_combout  = (\addSub|Add0~33_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|soma~regout ),
	.datab(\ctrl|maior_menor~regout ),
	.datac(\addSub|Add0~33_combout ),
	.datad(\ctrl|comparacao~regout ),
	.cin(gnd),
	.combout(\addSub|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector11~0 .lut_mask = 16'hA0B0;
defparam \addSub|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \addSub|data_out[10] (
// Equation(s):
// \addSub|data_out [10] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector11~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [10]))

	.dataa(\addSub|data_out [10]),
	.datab(vcc),
	.datac(\addSub|Selector11~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [10]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[10] .lut_mask = 16'hF0AA;
defparam \addSub|data_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N9
cycloneii_lcell_ff \regG|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [10]));

// Location: LCCOMB_X28_Y25_N24
cycloneii_lcell_comb \mux_inst|Selector10~1 (
// Equation(s):
// \mux_inst|Selector10~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [10]))

	.dataa(\ctrl|g_out~regout ),
	.datab(vcc),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\regG|data_out [10]),
	.cin(gnd),
	.combout(\mux_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~1 .lut_mask = 16'hA000;
defparam \mux_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneii_lcell_comb \mux_inst|Selector10~3 (
// Equation(s):
// \mux_inst|Selector10~3_combout  = (\mux_inst|Selector10~2_combout ) # ((\mux_inst|Selector10~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector10~2_combout ),
	.datac(\mem_principal|altsyncram_component|auto_generated|q_a [10]),
	.datad(\mux_inst|Selector10~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N5
cycloneii_lcell_ff \reg2|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [10]));

// Location: LCCOMB_X27_Y25_N10
cycloneii_lcell_comb \mux_inst|Selector10~4 (
// Equation(s):
// \mux_inst|Selector10~4_combout  = (\mux_inst|Selector10~0_combout ) # ((\mux_inst|Selector10~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [10])))

	.dataa(\mux_inst|Selector10~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\mux_inst|Selector10~3_combout ),
	.datad(\reg2|data_out [10]),
	.cin(gnd),
	.combout(\mux_inst|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~4 .lut_mask = 16'hFEFA;
defparam \mux_inst|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneii_lcell_comb \mux_inst|buswires[10] (
// Equation(s):
// \mux_inst|buswires [10] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector10~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [10]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [10]),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector10~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [10]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[10] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N13
cycloneii_lcell_ff \regDOUT|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [10]));

// Location: LCFF_X30_Y25_N17
cycloneii_lcell_ff \reg1|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [8]));

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \mux_inst|Selector8~2 (
// Equation(s):
// \mux_inst|Selector8~2_combout  = (\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & \reg1|data_out [8])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|dinout~regout ),
	.datad(\reg1|data_out [8]),
	.cin(gnd),
	.combout(\mux_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~2 .lut_mask = 16'h0200;
defparam \mux_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneii_lcell_comb \mux_inst|Selector8~1 (
// Equation(s):
// \mux_inst|Selector8~1_combout  = (\regG|data_out [8] & (\ctrl|g_out~regout  & \mux_inst|always0~0_combout ))

	.dataa(\regG|data_out [8]),
	.datab(\ctrl|g_out~regout ),
	.datac(vcc),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~1 .lut_mask = 16'h8800;
defparam \mux_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \mux_inst|Selector8~3 (
// Equation(s):
// \mux_inst|Selector8~3_combout  = (\mux_inst|Selector8~2_combout ) # ((\mux_inst|Selector8~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mem_principal|altsyncram_component|auto_generated|q_a [8]),
	.datac(\mux_inst|Selector8~2_combout ),
	.datad(\mux_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~3 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneii_lcell_comb \mux_inst|Selector8~4 (
// Equation(s):
// \mux_inst|Selector8~4_combout  = (\mux_inst|Selector8~0_combout ) # ((\mux_inst|Selector8~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [8])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector8~0_combout ),
	.datac(\reg2|data_out [8]),
	.datad(\mux_inst|Selector8~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \mux_inst|buswires[8] (
// Equation(s):
// \mux_inst|buswires [8] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector8~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [8]))

	.dataa(\mux_inst|buswires [8]),
	.datab(\mux_inst|always0~3clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector8~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [8]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[8] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \regDOUT|data_out[8]~feeder (
// Equation(s):
// \regDOUT|data_out[8]~feeder_combout  = \mux_inst|buswires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [8]),
	.cin(gnd),
	.combout(\regDOUT|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regDOUT|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \regDOUT|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N19
cycloneii_lcell_ff \regDOUT|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regDOUT|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [8]));

// Location: LCCOMB_X29_Y27_N2
cycloneii_lcell_comb \addSub|Selector8~0 (
// Equation(s):
// \addSub|Selector8~0_combout  = (\addSub|Add0~24_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|comparacao~regout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~24_combout ),
	.cin(gnd),
	.combout(\addSub|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector8~0 .lut_mask = 16'hF100;
defparam \addSub|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneii_lcell_comb \addSub|data_out[7] (
// Equation(s):
// \addSub|data_out [7] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector8~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [7]))

	.dataa(vcc),
	.datab(\addSub|data_out [7]),
	.datac(\addSub|Selector8~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [7]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[7] .lut_mask = 16'hF0CC;
defparam \addSub|data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N19
cycloneii_lcell_ff \regG|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [7]));

// Location: LCCOMB_X28_Y25_N30
cycloneii_lcell_comb \mux_inst|Selector7~1 (
// Equation(s):
// \mux_inst|Selector7~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [7]))

	.dataa(\ctrl|g_out~regout ),
	.datab(vcc),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\regG|data_out [7]),
	.cin(gnd),
	.combout(\mux_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~1 .lut_mask = 16'hA000;
defparam \mux_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneii_lcell_comb \mux_inst|Selector7~3 (
// Equation(s):
// \mux_inst|Selector7~3_combout  = (\mux_inst|Selector7~2_combout ) # ((\mux_inst|Selector7~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector7~2_combout ),
	.datac(\mem_principal|altsyncram_component|auto_generated|q_a [7]),
	.datad(\mux_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneii_lcell_comb \mux_inst|Selector7~4 (
// Equation(s):
// \mux_inst|Selector7~4_combout  = (\mux_inst|Selector7~0_combout ) # ((\mux_inst|Selector7~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [7])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector7~0_combout ),
	.datac(\reg2|data_out [7]),
	.datad(\mux_inst|Selector7~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneii_lcell_comb \mux_inst|buswires[7] (
// Equation(s):
// \mux_inst|buswires [7] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector7~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [7]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [7]),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector7~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [7]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[7] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N5
cycloneii_lcell_ff \regDOUT|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|dout_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regDOUT|data_out [7]));

// Location: LCCOMB_X29_Y24_N18
cycloneii_lcell_comb \mux_inst|Selector5~3 (
// Equation(s):
// \mux_inst|Selector5~3_combout  = (\mux_inst|Selector5~1_combout ) # ((\mux_inst|Selector5~2_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\mux_inst|Selector5~1_combout ),
	.datab(\mux_inst|Selector5~2_combout ),
	.datac(\mux_inst|always0~1_combout ),
	.datad(\mem_principal|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\mux_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~3 .lut_mask = 16'hFEEE;
defparam \mux_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneii_lcell_comb \mux_inst|Selector5~4 (
// Equation(s):
// \mux_inst|Selector5~4_combout  = (\mux_inst|Selector5~0_combout ) # ((\mux_inst|Selector5~3_combout ) # ((\reg2|data_out [5] & \mux_inst|always0~2_combout )))

	.dataa(\reg2|data_out [5]),
	.datab(\mux_inst|Selector5~0_combout ),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector5~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneii_lcell_comb \mux_inst|buswires[5] (
// Equation(s):
// \mux_inst|buswires [5] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector5~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [5]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [5]),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector5~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [5]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[5] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneii_lcell_comb \regADDR|data_out[5]~feeder (
// Equation(s):
// \regADDR|data_out[5]~feeder_combout  = \mux_inst|buswires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [5]),
	.cin(gnd),
	.combout(\regADDR|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regADDR|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \regADDR|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N7
cycloneii_lcell_ff \regADDR|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regADDR|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|addr_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regADDR|data_out [5]));

// Location: LCCOMB_X29_Y24_N26
cycloneii_lcell_comb \mux_inst|Selector4~3 (
// Equation(s):
// \mux_inst|Selector4~3_combout  = (\mux_inst|Selector4~2_combout ) # ((\mux_inst|Selector4~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\mux_inst|Selector4~2_combout ),
	.datab(\mux_inst|Selector4~1_combout ),
	.datac(\mux_inst|always0~1_combout ),
	.datad(\mem_principal|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\mux_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~3 .lut_mask = 16'hFEEE;
defparam \mux_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneii_lcell_comb \mux_inst|Selector4~4 (
// Equation(s):
// \mux_inst|Selector4~4_combout  = (\mux_inst|Selector4~0_combout ) # ((\mux_inst|Selector4~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [4])))

	.dataa(\mux_inst|Selector4~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [4]),
	.datad(\mux_inst|Selector4~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneii_lcell_comb \mux_inst|buswires[4] (
// Equation(s):
// \mux_inst|buswires [4] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector4~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [4]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [4]),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector4~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [4]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[4] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneii_lcell_comb \regADDR|data_out[4]~feeder (
// Equation(s):
// \regADDR|data_out[4]~feeder_combout  = \mux_inst|buswires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [4]),
	.cin(gnd),
	.combout(\regADDR|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regADDR|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \regADDR|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N1
cycloneii_lcell_ff \regADDR|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regADDR|data_out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|addr_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regADDR|data_out [4]));

// Location: LCCOMB_X29_Y24_N0
cycloneii_lcell_comb \mux_inst|Selector3~3 (
// Equation(s):
// \mux_inst|Selector3~3_combout  = (\mux_inst|Selector3~2_combout ) # ((\mux_inst|Selector3~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\mux_inst|Selector3~2_combout ),
	.datab(\mux_inst|Selector3~1_combout ),
	.datac(\mux_inst|always0~1_combout ),
	.datad(\mem_principal|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mux_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~3 .lut_mask = 16'hFEEE;
defparam \mux_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneii_lcell_comb \mux_inst|Selector3~4 (
// Equation(s):
// \mux_inst|Selector3~4_combout  = (\mux_inst|Selector3~0_combout ) # ((\mux_inst|Selector3~3_combout ) # ((\reg2|data_out [3] & \mux_inst|always0~2_combout )))

	.dataa(\mux_inst|Selector3~0_combout ),
	.datab(\reg2|data_out [3]),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector3~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneii_lcell_comb \mux_inst|buswires[3] (
// Equation(s):
// \mux_inst|buswires [3] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector3~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [3]))

	.dataa(\mux_inst|always0~3clkctrl_outclk ),
	.datab(\mux_inst|buswires [3]),
	.datac(vcc),
	.datad(\mux_inst|Selector3~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [3]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[3] .lut_mask = 16'hEE44;
defparam \mux_inst|buswires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneii_lcell_comb \regADDR|data_out[3]~feeder (
// Equation(s):
// \regADDR|data_out[3]~feeder_combout  = \mux_inst|buswires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [3]),
	.cin(gnd),
	.combout(\regADDR|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regADDR|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \regADDR|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N23
cycloneii_lcell_ff \regADDR|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regADDR|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|addr_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regADDR|data_out [3]));

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \mux_inst|Selector0~3 (
// Equation(s):
// \mux_inst|Selector0~3_combout  = (\mux_inst|Selector0~2_combout ) # ((\mux_inst|Selector0~1_combout ) # ((\mem_principal|altsyncram_component|auto_generated|q_a [1] & \mux_inst|always0~1_combout )))

	.dataa(\mux_inst|Selector0~2_combout ),
	.datab(\mux_inst|Selector0~1_combout ),
	.datac(\mem_principal|altsyncram_component|auto_generated|q_a [1]),
	.datad(\mux_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~3 .lut_mask = 16'hFEEE;
defparam \mux_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \mux_inst|Selector0~4 (
// Equation(s):
// \mux_inst|Selector0~4_combout  = (\mux_inst|Selector0~0_combout ) # ((\mux_inst|Selector0~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [1])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector0~0_combout ),
	.datac(\reg2|data_out [1]),
	.datad(\mux_inst|Selector0~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \mux_inst|buswires[1] (
// Equation(s):
// \mux_inst|buswires [1] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector0~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [1]))

	.dataa(\mux_inst|buswires [1]),
	.datab(\mux_inst|always0~3clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector0~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [1]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[1] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N3
cycloneii_lcell_ff \regADDR|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|addr_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regADDR|data_out [1]));

// Location: LCCOMB_X28_Y25_N26
cycloneii_lcell_comb \mux_inst|Selector11~1 (
// Equation(s):
// \mux_inst|Selector11~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [11]))

	.dataa(\ctrl|g_out~regout ),
	.datab(vcc),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\regG|data_out [11]),
	.cin(gnd),
	.combout(\mux_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~1 .lut_mask = 16'hA000;
defparam \mux_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneii_lcell_comb \mux_inst|Selector11~3 (
// Equation(s):
// \mux_inst|Selector11~3_combout  = (\mux_inst|Selector11~2_combout ) # ((\mux_inst|Selector11~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector11~2_combout ),
	.datac(\mem_principal|altsyncram_component|auto_generated|q_a [11]),
	.datad(\mux_inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneii_lcell_comb \mux_inst|Selector11~4 (
// Equation(s):
// \mux_inst|Selector11~4_combout  = (\mux_inst|Selector11~0_combout ) # ((\mux_inst|Selector11~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [11])))

	.dataa(\mux_inst|Selector11~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [11]),
	.datad(\mux_inst|Selector11~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneii_lcell_comb \mux_inst|buswires[11] (
// Equation(s):
// \mux_inst|buswires [11] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector11~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [11]))

	.dataa(\mux_inst|always0~3clkctrl_outclk ),
	.datab(\mux_inst|buswires [11]),
	.datac(vcc),
	.datad(\mux_inst|Selector11~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [11]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[11] .lut_mask = 16'hEE44;
defparam \mux_inst|buswires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N25
cycloneii_lcell_ff \regA|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [11]));

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \addSub|Selector12~0 (
// Equation(s):
// \addSub|Selector12~0_combout  = (\addSub|Add0~36_combout  & ((\ctrl|soma~regout ) # ((!\ctrl|maior_menor~regout  & !\ctrl|comparacao~regout ))))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|comparacao~regout ),
	.datac(\ctrl|soma~regout ),
	.datad(\addSub|Add0~36_combout ),
	.cin(gnd),
	.combout(\addSub|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector12~0 .lut_mask = 16'hF100;
defparam \addSub|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \addSub|data_out[11] (
// Equation(s):
// \addSub|data_out [11] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector12~0_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [11]))

	.dataa(\addSub|data_out [11]),
	.datab(vcc),
	.datac(\addSub|Selector12~0_combout ),
	.datad(\addSub|always0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\addSub|data_out [11]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[11] .lut_mask = 16'hF0AA;
defparam \addSub|data_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N13
cycloneii_lcell_ff \regG|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [11]));

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \ctrl|Selector15~7 (
// Equation(s):
// \ctrl|Selector15~7_combout  = (!\regG|data_out [11] & (!\regG|data_out [10] & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|Tstate.000~regout ),
	.datab(\regG|data_out [11]),
	.datac(\regG|data_out [10]),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~7 .lut_mask = 16'h0301;
defparam \ctrl|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \ctrl|Selector15~8 (
// Equation(s):
// \ctrl|Selector15~8_combout  = (\memoria_intrucao~4_combout  & (\memoria_intrucao~6_combout  & \ctrl|Selector15~7_combout ))

	.dataa(\memoria_intrucao~4_combout ),
	.datab(\memoria_intrucao~6_combout ),
	.datac(vcc),
	.datad(\ctrl|Selector15~7_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~8 .lut_mask = 16'h8800;
defparam \ctrl|Selector15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \ctrl|Selector15~3 (
// Equation(s):
// \ctrl|Selector15~3_combout  = (!\regG|data_out [5] & (!\regG|data_out [7] & (!\regG|data_out [4] & !\regG|data_out [6])))

	.dataa(\regG|data_out [5]),
	.datab(\regG|data_out [7]),
	.datac(\regG|data_out [4]),
	.datad(\regG|data_out [6]),
	.cin(gnd),
	.combout(\ctrl|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~3 .lut_mask = 16'h0001;
defparam \ctrl|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \ctrl|Selector15~2 (
// Equation(s):
// \ctrl|Selector15~2_combout  = (!\regG|data_out [0] & (!\regG|data_out [3] & (!\regG|data_out [2] & !\regG|data_out [1])))

	.dataa(\regG|data_out [0]),
	.datab(\regG|data_out [3]),
	.datac(\regG|data_out [2]),
	.datad(\regG|data_out [1]),
	.cin(gnd),
	.combout(\ctrl|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~2 .lut_mask = 16'h0001;
defparam \ctrl|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneii_lcell_comb \ctrl|Selector15~5 (
// Equation(s):
// \ctrl|Selector15~5_combout  = (!\regG|data_out [14] & (!\regG|data_out [15] & (!\regG|data_out [13] & !\regG|data_out [12])))

	.dataa(\regG|data_out [14]),
	.datab(\regG|data_out [15]),
	.datac(\regG|data_out [13]),
	.datad(\regG|data_out [12]),
	.cin(gnd),
	.combout(\ctrl|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~5 .lut_mask = 16'h0001;
defparam \ctrl|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneii_lcell_comb \ctrl|Selector15~6 (
// Equation(s):
// \ctrl|Selector15~6_combout  = (\ctrl|Selector15~4_combout  & (\ctrl|Selector15~3_combout  & (\ctrl|Selector15~2_combout  & \ctrl|Selector15~5_combout )))

	.dataa(\ctrl|Selector15~4_combout ),
	.datab(\ctrl|Selector15~3_combout ),
	.datac(\ctrl|Selector15~2_combout ),
	.datad(\ctrl|Selector15~5_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~6 .lut_mask = 16'h8000;
defparam \ctrl|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneii_lcell_comb \ctrl|Selector15~9 (
// Equation(s):
// \ctrl|Selector15~9_combout  = (\ctrl|Selector15~6_combout  & ((\ctrl|Selector15~8_combout ) # ((\ctrl|Tstate~13_combout  & \memoria_intrucao~5_combout ))))

	.dataa(\ctrl|Tstate~13_combout ),
	.datab(\memoria_intrucao~5_combout ),
	.datac(\ctrl|Selector15~8_combout ),
	.datad(\ctrl|Selector15~6_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector15~9 .lut_mask = 16'hF800;
defparam \ctrl|Selector15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneii_lcell_comb \ctrl|Selector13~2 (
// Equation(s):
// \ctrl|Selector13~2_combout  = (!\ctrl|Selector15~14_combout  & (!\ctrl|Selector15~21_combout  & (\ctrl|Selector13~1_combout  & !\ctrl|Selector15~9_combout )))

	.dataa(\ctrl|Selector15~14_combout ),
	.datab(\ctrl|Selector15~21_combout ),
	.datac(\ctrl|Selector13~1_combout ),
	.datad(\ctrl|Selector15~9_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector13~2 .lut_mask = 16'h0010;
defparam \ctrl|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N31
cycloneii_lcell_ff \ctrl|r2_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector13~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_in~regout ));

// Location: LCFF_X27_Y25_N9
cycloneii_lcell_ff \reg2|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [0]));

// Location: LCFF_X27_Y25_N21
cycloneii_lcell_ff \reg1|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [0]));

// Location: LCCOMB_X27_Y25_N30
cycloneii_lcell_comb \mux_inst|Selector1~2 (
// Equation(s):
// \mux_inst|Selector1~2_combout  = (!\ctrl|r0_out~regout  & (!\ctrl|dinout~regout  & (\reg1|data_out [0] & \ctrl|r1_out~regout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|dinout~regout ),
	.datac(\reg1|data_out [0]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N19
cycloneii_lcell_ff \regA|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [9]));

// Location: LCFF_X31_Y24_N17
cycloneii_lcell_ff \regA|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [8]));

// Location: LCFF_X31_Y24_N9
cycloneii_lcell_ff \regA|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [5]));

// Location: LCCOMB_X28_Y24_N18
cycloneii_lcell_comb \regA|data_out[3]~feeder (
// Equation(s):
// \regA|data_out[3]~feeder_combout  = \mux_inst|buswires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [3]),
	.cin(gnd),
	.combout(\regA|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N19
cycloneii_lcell_ff \regA|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [3]));

// Location: LCCOMB_X28_Y24_N24
cycloneii_lcell_comb \regA|data_out[2]~feeder (
// Equation(s):
// \regA|data_out[2]~feeder_combout  = \mux_inst|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\regA|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \regA|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N25
cycloneii_lcell_ff \regA|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\regA|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [2]));

// Location: LCFF_X28_Y27_N3
cycloneii_lcell_ff \regA|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regA|data_out [0]));

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \addSub|LessThan0~1 (
// Equation(s):
// \addSub|LessThan0~1_cout  = CARRY((!\mux_inst|buswires [0] & \regA|data_out [0]))

	.dataa(\mux_inst|buswires [0]),
	.datab(\regA|data_out [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\addSub|LessThan0~1_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~1 .lut_mask = 16'h0044;
defparam \addSub|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \addSub|LessThan0~3 (
// Equation(s):
// \addSub|LessThan0~3_cout  = CARRY((\regA|data_out [1] & (\mux_inst|buswires [1] & !\addSub|LessThan0~1_cout )) # (!\regA|data_out [1] & ((\mux_inst|buswires [1]) # (!\addSub|LessThan0~1_cout ))))

	.dataa(\regA|data_out [1]),
	.datab(\mux_inst|buswires [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~1_cout ),
	.combout(),
	.cout(\addSub|LessThan0~3_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~3 .lut_mask = 16'h004D;
defparam \addSub|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneii_lcell_comb \addSub|LessThan0~5 (
// Equation(s):
// \addSub|LessThan0~5_cout  = CARRY((\mux_inst|buswires [2] & (\regA|data_out [2] & !\addSub|LessThan0~3_cout )) # (!\mux_inst|buswires [2] & ((\regA|data_out [2]) # (!\addSub|LessThan0~3_cout ))))

	.dataa(\mux_inst|buswires [2]),
	.datab(\regA|data_out [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~3_cout ),
	.combout(),
	.cout(\addSub|LessThan0~5_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~5 .lut_mask = 16'h004D;
defparam \addSub|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneii_lcell_comb \addSub|LessThan0~7 (
// Equation(s):
// \addSub|LessThan0~7_cout  = CARRY((\mux_inst|buswires [3] & ((!\addSub|LessThan0~5_cout ) # (!\regA|data_out [3]))) # (!\mux_inst|buswires [3] & (!\regA|data_out [3] & !\addSub|LessThan0~5_cout )))

	.dataa(\mux_inst|buswires [3]),
	.datab(\regA|data_out [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~5_cout ),
	.combout(),
	.cout(\addSub|LessThan0~7_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~7 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \addSub|LessThan0~9 (
// Equation(s):
// \addSub|LessThan0~9_cout  = CARRY((\regA|data_out [4] & ((!\addSub|LessThan0~7_cout ) # (!\mux_inst|buswires [4]))) # (!\regA|data_out [4] & (!\mux_inst|buswires [4] & !\addSub|LessThan0~7_cout )))

	.dataa(\regA|data_out [4]),
	.datab(\mux_inst|buswires [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~7_cout ),
	.combout(),
	.cout(\addSub|LessThan0~9_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~9 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneii_lcell_comb \addSub|LessThan0~11 (
// Equation(s):
// \addSub|LessThan0~11_cout  = CARRY((\mux_inst|buswires [5] & ((!\addSub|LessThan0~9_cout ) # (!\regA|data_out [5]))) # (!\mux_inst|buswires [5] & (!\regA|data_out [5] & !\addSub|LessThan0~9_cout )))

	.dataa(\mux_inst|buswires [5]),
	.datab(\regA|data_out [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~9_cout ),
	.combout(),
	.cout(\addSub|LessThan0~11_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~11 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \addSub|LessThan0~13 (
// Equation(s):
// \addSub|LessThan0~13_cout  = CARRY((\regA|data_out [6] & ((!\addSub|LessThan0~11_cout ) # (!\mux_inst|buswires [6]))) # (!\regA|data_out [6] & (!\mux_inst|buswires [6] & !\addSub|LessThan0~11_cout )))

	.dataa(\regA|data_out [6]),
	.datab(\mux_inst|buswires [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~11_cout ),
	.combout(),
	.cout(\addSub|LessThan0~13_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~13 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneii_lcell_comb \addSub|LessThan0~15 (
// Equation(s):
// \addSub|LessThan0~15_cout  = CARRY((\mux_inst|buswires [7] & ((!\addSub|LessThan0~13_cout ) # (!\regA|data_out [7]))) # (!\mux_inst|buswires [7] & (!\regA|data_out [7] & !\addSub|LessThan0~13_cout )))

	.dataa(\mux_inst|buswires [7]),
	.datab(\regA|data_out [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~13_cout ),
	.combout(),
	.cout(\addSub|LessThan0~15_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~15 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \addSub|LessThan0~17 (
// Equation(s):
// \addSub|LessThan0~17_cout  = CARRY((\mux_inst|buswires [8] & (\regA|data_out [8] & !\addSub|LessThan0~15_cout )) # (!\mux_inst|buswires [8] & ((\regA|data_out [8]) # (!\addSub|LessThan0~15_cout ))))

	.dataa(\mux_inst|buswires [8]),
	.datab(\regA|data_out [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~15_cout ),
	.combout(),
	.cout(\addSub|LessThan0~17_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~17 .lut_mask = 16'h004D;
defparam \addSub|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \addSub|LessThan0~19 (
// Equation(s):
// \addSub|LessThan0~19_cout  = CARRY((\mux_inst|buswires [9] & ((!\addSub|LessThan0~17_cout ) # (!\regA|data_out [9]))) # (!\mux_inst|buswires [9] & (!\regA|data_out [9] & !\addSub|LessThan0~17_cout )))

	.dataa(\mux_inst|buswires [9]),
	.datab(\regA|data_out [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~17_cout ),
	.combout(),
	.cout(\addSub|LessThan0~19_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~19 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneii_lcell_comb \addSub|LessThan0~21 (
// Equation(s):
// \addSub|LessThan0~21_cout  = CARRY((\mux_inst|buswires [10] & (\regA|data_out [10] & !\addSub|LessThan0~19_cout )) # (!\mux_inst|buswires [10] & ((\regA|data_out [10]) # (!\addSub|LessThan0~19_cout ))))

	.dataa(\mux_inst|buswires [10]),
	.datab(\regA|data_out [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~19_cout ),
	.combout(),
	.cout(\addSub|LessThan0~21_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~21 .lut_mask = 16'h004D;
defparam \addSub|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneii_lcell_comb \addSub|LessThan0~23 (
// Equation(s):
// \addSub|LessThan0~23_cout  = CARRY((\mux_inst|buswires [11] & ((!\addSub|LessThan0~21_cout ) # (!\regA|data_out [11]))) # (!\mux_inst|buswires [11] & (!\regA|data_out [11] & !\addSub|LessThan0~21_cout )))

	.dataa(\mux_inst|buswires [11]),
	.datab(\regA|data_out [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~21_cout ),
	.combout(),
	.cout(\addSub|LessThan0~23_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~23 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \addSub|LessThan0~25 (
// Equation(s):
// \addSub|LessThan0~25_cout  = CARRY((\regA|data_out [12] & ((!\addSub|LessThan0~23_cout ) # (!\mux_inst|buswires [12]))) # (!\regA|data_out [12] & (!\mux_inst|buswires [12] & !\addSub|LessThan0~23_cout )))

	.dataa(\regA|data_out [12]),
	.datab(\mux_inst|buswires [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~23_cout ),
	.combout(),
	.cout(\addSub|LessThan0~25_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~25 .lut_mask = 16'h002B;
defparam \addSub|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneii_lcell_comb \addSub|LessThan0~27 (
// Equation(s):
// \addSub|LessThan0~27_cout  = CARRY((\regA|data_out [13] & (\mux_inst|buswires [13] & !\addSub|LessThan0~25_cout )) # (!\regA|data_out [13] & ((\mux_inst|buswires [13]) # (!\addSub|LessThan0~25_cout ))))

	.dataa(\regA|data_out [13]),
	.datab(\mux_inst|buswires [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~25_cout ),
	.combout(),
	.cout(\addSub|LessThan0~27_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~27 .lut_mask = 16'h004D;
defparam \addSub|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneii_lcell_comb \addSub|LessThan0~29 (
// Equation(s):
// \addSub|LessThan0~29_cout  = CARRY((\mux_inst|buswires [14] & (\regA|data_out [14] & !\addSub|LessThan0~27_cout )) # (!\mux_inst|buswires [14] & ((\regA|data_out [14]) # (!\addSub|LessThan0~27_cout ))))

	.dataa(\mux_inst|buswires [14]),
	.datab(\regA|data_out [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addSub|LessThan0~27_cout ),
	.combout(),
	.cout(\addSub|LessThan0~29_cout ));
// synopsys translate_off
defparam \addSub|LessThan0~29 .lut_mask = 16'h004D;
defparam \addSub|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneii_lcell_comb \addSub|LessThan0~30 (
// Equation(s):
// \addSub|LessThan0~30_combout  = (\mux_inst|buswires [15] & (\addSub|LessThan0~29_cout  & \regA|data_out [15])) # (!\mux_inst|buswires [15] & ((\addSub|LessThan0~29_cout ) # (\regA|data_out [15])))

	.dataa(vcc),
	.datab(\mux_inst|buswires [15]),
	.datac(vcc),
	.datad(\regA|data_out [15]),
	.cin(\addSub|LessThan0~29_cout ),
	.combout(\addSub|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|LessThan0~30 .lut_mask = 16'hF330;
defparam \addSub|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneii_lcell_comb \addSub|Selector3~11 (
// Equation(s):
// \addSub|Selector3~11_combout  = (\ctrl|maior_menor~regout  & (!\ctrl|soma~regout  & (!\ctrl|comparacao~regout  & \addSub|LessThan0~30_combout )))

	.dataa(\ctrl|maior_menor~regout ),
	.datab(\ctrl|soma~regout ),
	.datac(\ctrl|comparacao~regout ),
	.datad(\addSub|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\addSub|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~11 .lut_mask = 16'h0200;
defparam \addSub|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneii_lcell_comb \addSub|Selector3~8 (
// Equation(s):
// \addSub|Selector3~8_combout  = (\mux_inst|buswires [15] & (\regA|data_out [15] & (\regA|data_out [14] $ (!\mux_inst|buswires [14])))) # (!\mux_inst|buswires [15] & (!\regA|data_out [15] & (\regA|data_out [14] $ (!\mux_inst|buswires [14]))))

	.dataa(\mux_inst|buswires [15]),
	.datab(\regA|data_out [15]),
	.datac(\regA|data_out [14]),
	.datad(\mux_inst|buswires [14]),
	.cin(gnd),
	.combout(\addSub|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~8 .lut_mask = 16'h9009;
defparam \addSub|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneii_lcell_comb \addSub|Selector3~5 (
// Equation(s):
// \addSub|Selector3~5_combout  = (\mux_inst|buswires [8] & (\regA|data_out [8] & (\regA|data_out [9] $ (!\mux_inst|buswires [9])))) # (!\mux_inst|buswires [8] & (!\regA|data_out [8] & (\regA|data_out [9] $ (!\mux_inst|buswires [9]))))

	.dataa(\mux_inst|buswires [8]),
	.datab(\regA|data_out [9]),
	.datac(\regA|data_out [8]),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\addSub|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~5 .lut_mask = 16'h8421;
defparam \addSub|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneii_lcell_comb \addSub|Selector3~6 (
// Equation(s):
// \addSub|Selector3~6_combout  = (\mux_inst|buswires [10] & (\regA|data_out [10] & (\regA|data_out [11] $ (!\mux_inst|buswires [11])))) # (!\mux_inst|buswires [10] & (!\regA|data_out [10] & (\regA|data_out [11] $ (!\mux_inst|buswires [11]))))

	.dataa(\mux_inst|buswires [10]),
	.datab(\regA|data_out [11]),
	.datac(\mux_inst|buswires [11]),
	.datad(\regA|data_out [10]),
	.cin(gnd),
	.combout(\addSub|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~6 .lut_mask = 16'h8241;
defparam \addSub|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneii_lcell_comb \addSub|Selector3~9 (
// Equation(s):
// \addSub|Selector3~9_combout  = (\addSub|Selector3~7_combout  & (\addSub|Selector3~8_combout  & (\addSub|Selector3~5_combout  & \addSub|Selector3~6_combout )))

	.dataa(\addSub|Selector3~7_combout ),
	.datab(\addSub|Selector3~8_combout ),
	.datac(\addSub|Selector3~5_combout ),
	.datad(\addSub|Selector3~6_combout ),
	.cin(gnd),
	.combout(\addSub|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~9 .lut_mask = 16'h8000;
defparam \addSub|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneii_lcell_comb \addSub|Selector3~10 (
// Equation(s):
// \addSub|Selector3~10_combout  = (\addSub|Selector3~4_combout  & (!\ctrl|soma~regout  & (\addSub|Selector3~9_combout  & \ctrl|comparacao~regout )))

	.dataa(\addSub|Selector3~4_combout ),
	.datab(\ctrl|soma~regout ),
	.datac(\addSub|Selector3~9_combout ),
	.datad(\ctrl|comparacao~regout ),
	.cin(gnd),
	.combout(\addSub|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~10 .lut_mask = 16'h2000;
defparam \addSub|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneii_lcell_comb \addSub|Selector3~12 (
// Equation(s):
// \addSub|Selector3~12_combout  = (\addSub|Selector3~11_combout ) # ((\addSub|Selector3~10_combout ) # ((\addSub|Add0~3_combout  & \ctrl|soma~regout )))

	.dataa(\addSub|Add0~3_combout ),
	.datab(\ctrl|soma~regout ),
	.datac(\addSub|Selector3~11_combout ),
	.datad(\addSub|Selector3~10_combout ),
	.cin(gnd),
	.combout(\addSub|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \addSub|Selector3~12 .lut_mask = 16'hFFF8;
defparam \addSub|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneii_lcell_comb \addSub|data_out[0] (
// Equation(s):
// \addSub|data_out [0] = (GLOBAL(\addSub|always0~0clkctrl_outclk ) & ((\addSub|Selector3~12_combout ))) # (!GLOBAL(\addSub|always0~0clkctrl_outclk ) & (\addSub|data_out [0]))

	.dataa(\addSub|data_out [0]),
	.datab(vcc),
	.datac(\addSub|always0~0clkctrl_outclk ),
	.datad(\addSub|Selector3~12_combout ),
	.cin(gnd),
	.combout(\addSub|data_out [0]),
	.cout());
// synopsys translate_off
defparam \addSub|data_out[0] .lut_mask = 16'hFA0A;
defparam \addSub|data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N25
cycloneii_lcell_ff \regG|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\addSub|data_out [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regG|data_out [0]));

// Location: LCCOMB_X28_Y25_N28
cycloneii_lcell_comb \mux_inst|Selector1~1 (
// Equation(s):
// \mux_inst|Selector1~1_combout  = (\ctrl|g_out~regout  & (\mux_inst|always0~0_combout  & \regG|data_out [0]))

	.dataa(\ctrl|g_out~regout ),
	.datab(vcc),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\regG|data_out [0]),
	.cin(gnd),
	.combout(\mux_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~1 .lut_mask = 16'hA000;
defparam \mux_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneii_lcell_comb \mux_inst|Selector1~3 (
// Equation(s):
// \mux_inst|Selector1~3_combout  = (\mux_inst|Selector1~2_combout ) # ((\mux_inst|Selector1~1_combout ) # ((\mux_inst|always0~1_combout  & \mem_principal|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector1~2_combout ),
	.datac(\mem_principal|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mux_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~3 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneii_lcell_comb \mux_inst|Selector1~4 (
// Equation(s):
// \mux_inst|Selector1~4_combout  = (\mux_inst|Selector1~0_combout ) # ((\mux_inst|Selector1~3_combout ) # ((\mux_inst|always0~2_combout  & \reg2|data_out [0])))

	.dataa(\mux_inst|Selector1~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg2|data_out [0]),
	.datad(\mux_inst|Selector1~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneii_lcell_comb \mux_inst|buswires[0] (
// Equation(s):
// \mux_inst|buswires [0] = (GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & ((\mux_inst|Selector1~4_combout ))) # (!GLOBAL(\mux_inst|always0~3clkctrl_outclk ) & (\mux_inst|buswires [0]))

	.dataa(\mux_inst|buswires [0]),
	.datab(vcc),
	.datac(\mux_inst|always0~3clkctrl_outclk ),
	.datad(\mux_inst|Selector1~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [0]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[0] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N29
cycloneii_lcell_ff \reg0|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [0]));

// Location: LCCOMB_X27_Y24_N28
cycloneii_lcell_comb \reg0|data_out[2]~feeder (
// Equation(s):
// \reg0|data_out[2]~feeder_combout  = \mux_inst|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\reg0|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N29
cycloneii_lcell_ff \reg0|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [2]));

// Location: LCFF_X27_Y24_N27
cycloneii_lcell_ff \reg0|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [3]));

// Location: LCCOMB_X27_Y24_N12
cycloneii_lcell_comb \reg0|data_out[4]~feeder (
// Equation(s):
// \reg0|data_out[4]~feeder_combout  = \mux_inst|buswires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [4]),
	.cin(gnd),
	.combout(\reg0|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N13
cycloneii_lcell_ff \reg0|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [4]));

// Location: LCFF_X31_Y25_N15
cycloneii_lcell_ff \reg0|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [6]));

// Location: LCFF_X31_Y25_N13
cycloneii_lcell_ff \reg0|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [10]));

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \reg0|data_out[11]~feeder (
// Equation(s):
// \reg0|data_out[11]~feeder_combout  = \mux_inst|buswires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [11]),
	.cin(gnd),
	.combout(\reg0|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N23
cycloneii_lcell_ff \reg0|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [11]));

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \reg0|data_out[12]~feeder (
// Equation(s):
// \reg0|data_out[12]~feeder_combout  = \mux_inst|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [12]),
	.cin(gnd),
	.combout(\reg0|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N23
cycloneii_lcell_ff \reg0|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [12]));

// Location: LCCOMB_X30_Y26_N12
cycloneii_lcell_comb \reg0|data_out[13]~feeder (
// Equation(s):
// \reg0|data_out[13]~feeder_combout  = \mux_inst|buswires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [13]),
	.cin(gnd),
	.combout(\reg0|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N13
cycloneii_lcell_ff \reg0|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [13]));

// Location: LCCOMB_X30_Y26_N0
cycloneii_lcell_comb \reg0|data_out[14]~feeder (
// Equation(s):
// \reg0|data_out[14]~feeder_combout  = \mux_inst|buswires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [14]),
	.cin(gnd),
	.combout(\reg0|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N1
cycloneii_lcell_ff \reg0|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [14]));

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \reg0|data_out[15]~feeder (
// Equation(s):
// \reg0|data_out[15]~feeder_combout  = \mux_inst|buswires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [15]),
	.cin(gnd),
	.combout(\reg0|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N29
cycloneii_lcell_ff \reg0|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [15]));

// Location: LCFF_X30_Y25_N15
cycloneii_lcell_ff \reg1|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [1]));

// Location: LCFF_X27_Y24_N1
cycloneii_lcell_ff \reg1|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [3]));

// Location: LCFF_X30_Y25_N25
cycloneii_lcell_ff \reg1|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [4]));

// Location: LCFF_X29_Y24_N21
cycloneii_lcell_ff \reg2|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [5]));

// Location: LCCOMB_X28_Y28_N24
cycloneii_lcell_comb \ctrl|Selector12~0 (
// Equation(s):
// \ctrl|Selector12~0_combout  = (\memoria_intrucao~3_combout  & \memoria_intrucao~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memoria_intrucao~3_combout ),
	.datad(\memoria_intrucao~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector12~0 .lut_mask = 16'hF000;
defparam \ctrl|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneii_lcell_comb \ctrl|Selector12~1 (
// Equation(s):
// \ctrl|Selector12~1_combout  = (\ctrl|Selector12~0_combout  & (((!\ctrl|Selector15~15_combout  & !\ctrl|Selector15~16_combout )) # (!\ctrl|Tstate~13_combout )))

	.dataa(\ctrl|Selector15~15_combout ),
	.datab(\ctrl|Selector15~16_combout ),
	.datac(\ctrl|Tstate~13_combout ),
	.datad(\ctrl|Selector12~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector12~1 .lut_mask = 16'h1F00;
defparam \ctrl|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \ctrl|Selector12~2 (
// Equation(s):
// \ctrl|Selector12~2_combout  = (!\ctrl|Selector15~14_combout  & (!\ctrl|Selector15~21_combout  & (\ctrl|Selector12~1_combout  & !\ctrl|Selector15~9_combout )))

	.dataa(\ctrl|Selector15~14_combout ),
	.datab(\ctrl|Selector15~21_combout ),
	.datac(\ctrl|Selector12~1_combout ),
	.datad(\ctrl|Selector15~9_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector12~2 .lut_mask = 16'h0010;
defparam \ctrl|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N19
cycloneii_lcell_ff \ctrl|r3_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector12~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r3_in~regout ));

// Location: LCFF_X28_Y27_N13
cycloneii_lcell_ff \reg3|data_out[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [0]));

// Location: LCFF_X30_Y24_N13
cycloneii_lcell_ff \reg3|data_out[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [1]));

// Location: LCFF_X28_Y24_N1
cycloneii_lcell_ff \reg3|data_out[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [2]));

// Location: LCFF_X28_Y24_N11
cycloneii_lcell_ff \reg3|data_out[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [3]));

// Location: LCFF_X30_Y24_N19
cycloneii_lcell_ff \reg3|data_out[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [4]));

// Location: LCFF_X30_Y24_N1
cycloneii_lcell_ff \reg3|data_out[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [5]));

// Location: LCCOMB_X30_Y24_N10
cycloneii_lcell_comb \reg3|data_out[6]~feeder (
// Equation(s):
// \reg3|data_out[6]~feeder_combout  = \mux_inst|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\reg3|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N11
cycloneii_lcell_ff \reg3|data_out[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [6]));

// Location: LCCOMB_X28_Y24_N28
cycloneii_lcell_comb \reg3|data_out[7]~feeder (
// Equation(s):
// \reg3|data_out[7]~feeder_combout  = \mux_inst|buswires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [7]),
	.cin(gnd),
	.combout(\reg3|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N29
cycloneii_lcell_ff \reg3|data_out[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [7]));

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \reg3|data_out[8]~feeder (
// Equation(s):
// \reg3|data_out[8]~feeder_combout  = \mux_inst|buswires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [8]),
	.cin(gnd),
	.combout(\reg3|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N1
cycloneii_lcell_ff \reg3|data_out[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [8]));

// Location: LCCOMB_X30_Y24_N28
cycloneii_lcell_comb \reg3|data_out[9]~feeder (
// Equation(s):
// \reg3|data_out[9]~feeder_combout  = \mux_inst|buswires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\reg3|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N29
cycloneii_lcell_ff \reg3|data_out[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [9]));

// Location: LCFF_X30_Y24_N31
cycloneii_lcell_ff \reg3|data_out[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [10]));

// Location: LCFF_X30_Y24_N5
cycloneii_lcell_ff \reg3|data_out[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [11]));

// Location: LCFF_X28_Y24_N15
cycloneii_lcell_ff \reg3|data_out[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [12]));

// Location: LCCOMB_X28_Y24_N16
cycloneii_lcell_comb \reg3|data_out[13]~feeder (
// Equation(s):
// \reg3|data_out[13]~feeder_combout  = \mux_inst|buswires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [13]),
	.cin(gnd),
	.combout(\reg3|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N17
cycloneii_lcell_ff \reg3|data_out[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [13]));

// Location: LCCOMB_X28_Y24_N30
cycloneii_lcell_comb \reg3|data_out[14]~feeder (
// Equation(s):
// \reg3|data_out[14]~feeder_combout  = \mux_inst|buswires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [14]),
	.cin(gnd),
	.combout(\reg3|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N31
cycloneii_lcell_ff \reg3|data_out[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [14]));

// Location: LCCOMB_X28_Y24_N4
cycloneii_lcell_comb \reg3|data_out[15]~feeder (
// Equation(s):
// \reg3|data_out[15]~feeder_combout  = \mux_inst|buswires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [15]),
	.cin(gnd),
	.combout(\reg3|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N5
cycloneii_lcell_ff \reg3|data_out[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [15]));

// Location: LCCOMB_X31_Y28_N8
cycloneii_lcell_comb \reg7|Q[4]~24 (
// Equation(s):
// \reg7|Q[4]~24_combout  = (\reg7|Q [4] & (\reg7|Q[3]~23  $ (GND))) # (!\reg7|Q [4] & (!\reg7|Q[3]~23  & VCC))
// \reg7|Q[4]~25  = CARRY((\reg7|Q [4] & !\reg7|Q[3]~23 ))

	.dataa(vcc),
	.datab(\reg7|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[3]~23 ),
	.combout(\reg7|Q[4]~24_combout ),
	.cout(\reg7|Q[4]~25 ));
// synopsys translate_off
defparam \reg7|Q[4]~24 .lut_mask = 16'hC30C;
defparam \reg7|Q[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N9
cycloneii_lcell_ff \reg7|Q[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[4]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [4]));

// Location: LCCOMB_X31_Y28_N10
cycloneii_lcell_comb \reg7|Q[5]~26 (
// Equation(s):
// \reg7|Q[5]~26_combout  = (\reg7|Q [5] & (!\reg7|Q[4]~25 )) # (!\reg7|Q [5] & ((\reg7|Q[4]~25 ) # (GND)))
// \reg7|Q[5]~27  = CARRY((!\reg7|Q[4]~25 ) # (!\reg7|Q [5]))

	.dataa(\reg7|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[4]~25 ),
	.combout(\reg7|Q[5]~26_combout ),
	.cout(\reg7|Q[5]~27 ));
// synopsys translate_off
defparam \reg7|Q[5]~26 .lut_mask = 16'h5A5F;
defparam \reg7|Q[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N11
cycloneii_lcell_ff \reg7|Q[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[5]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [5]));

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \reg7|Q[6]~28 (
// Equation(s):
// \reg7|Q[6]~28_combout  = (\reg7|Q [6] & (\reg7|Q[5]~27  $ (GND))) # (!\reg7|Q [6] & (!\reg7|Q[5]~27  & VCC))
// \reg7|Q[6]~29  = CARRY((\reg7|Q [6] & !\reg7|Q[5]~27 ))

	.dataa(\reg7|Q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[5]~27 ),
	.combout(\reg7|Q[6]~28_combout ),
	.cout(\reg7|Q[6]~29 ));
// synopsys translate_off
defparam \reg7|Q[6]~28 .lut_mask = 16'hA50A;
defparam \reg7|Q[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N13
cycloneii_lcell_ff \reg7|Q[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[6]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [6]));

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \reg7|Q[7]~30 (
// Equation(s):
// \reg7|Q[7]~30_combout  = (\reg7|Q [7] & (!\reg7|Q[6]~29 )) # (!\reg7|Q [7] & ((\reg7|Q[6]~29 ) # (GND)))
// \reg7|Q[7]~31  = CARRY((!\reg7|Q[6]~29 ) # (!\reg7|Q [7]))

	.dataa(vcc),
	.datab(\reg7|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[6]~29 ),
	.combout(\reg7|Q[7]~30_combout ),
	.cout(\reg7|Q[7]~31 ));
// synopsys translate_off
defparam \reg7|Q[7]~30 .lut_mask = 16'h3C3F;
defparam \reg7|Q[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N15
cycloneii_lcell_ff \reg7|Q[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[7]~30_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [7]));

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \reg7|Q[8]~32 (
// Equation(s):
// \reg7|Q[8]~32_combout  = (\reg7|Q [8] & (\reg7|Q[7]~31  $ (GND))) # (!\reg7|Q [8] & (!\reg7|Q[7]~31  & VCC))
// \reg7|Q[8]~33  = CARRY((\reg7|Q [8] & !\reg7|Q[7]~31 ))

	.dataa(\reg7|Q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[7]~31 ),
	.combout(\reg7|Q[8]~32_combout ),
	.cout(\reg7|Q[8]~33 ));
// synopsys translate_off
defparam \reg7|Q[8]~32 .lut_mask = 16'hA50A;
defparam \reg7|Q[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N17
cycloneii_lcell_ff \reg7|Q[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[8]~32_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [8]));

// Location: LCCOMB_X31_Y28_N18
cycloneii_lcell_comb \reg7|Q[9]~34 (
// Equation(s):
// \reg7|Q[9]~34_combout  = (\reg7|Q [9] & (!\reg7|Q[8]~33 )) # (!\reg7|Q [9] & ((\reg7|Q[8]~33 ) # (GND)))
// \reg7|Q[9]~35  = CARRY((!\reg7|Q[8]~33 ) # (!\reg7|Q [9]))

	.dataa(vcc),
	.datab(\reg7|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[8]~33 ),
	.combout(\reg7|Q[9]~34_combout ),
	.cout(\reg7|Q[9]~35 ));
// synopsys translate_off
defparam \reg7|Q[9]~34 .lut_mask = 16'h3C3F;
defparam \reg7|Q[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N19
cycloneii_lcell_ff \reg7|Q[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[9]~34_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [9]));

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \reg7|Q[10]~36 (
// Equation(s):
// \reg7|Q[10]~36_combout  = (\reg7|Q [10] & (\reg7|Q[9]~35  $ (GND))) # (!\reg7|Q [10] & (!\reg7|Q[9]~35  & VCC))
// \reg7|Q[10]~37  = CARRY((\reg7|Q [10] & !\reg7|Q[9]~35 ))

	.dataa(\reg7|Q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[9]~35 ),
	.combout(\reg7|Q[10]~36_combout ),
	.cout(\reg7|Q[10]~37 ));
// synopsys translate_off
defparam \reg7|Q[10]~36 .lut_mask = 16'hA50A;
defparam \reg7|Q[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N21
cycloneii_lcell_ff \reg7|Q[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[10]~36_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [10]));

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \reg7|Q[11]~38 (
// Equation(s):
// \reg7|Q[11]~38_combout  = (\reg7|Q [11] & (!\reg7|Q[10]~37 )) # (!\reg7|Q [11] & ((\reg7|Q[10]~37 ) # (GND)))
// \reg7|Q[11]~39  = CARRY((!\reg7|Q[10]~37 ) # (!\reg7|Q [11]))

	.dataa(vcc),
	.datab(\reg7|Q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[10]~37 ),
	.combout(\reg7|Q[11]~38_combout ),
	.cout(\reg7|Q[11]~39 ));
// synopsys translate_off
defparam \reg7|Q[11]~38 .lut_mask = 16'h3C3F;
defparam \reg7|Q[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N23
cycloneii_lcell_ff \reg7|Q[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[11]~38_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [11]));

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \reg7|Q[12]~40 (
// Equation(s):
// \reg7|Q[12]~40_combout  = (\reg7|Q [12] & (\reg7|Q[11]~39  $ (GND))) # (!\reg7|Q [12] & (!\reg7|Q[11]~39  & VCC))
// \reg7|Q[12]~41  = CARRY((\reg7|Q [12] & !\reg7|Q[11]~39 ))

	.dataa(\reg7|Q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[11]~39 ),
	.combout(\reg7|Q[12]~40_combout ),
	.cout(\reg7|Q[12]~41 ));
// synopsys translate_off
defparam \reg7|Q[12]~40 .lut_mask = 16'hA50A;
defparam \reg7|Q[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N25
cycloneii_lcell_ff \reg7|Q[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[12]~40_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [12]));

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \reg7|Q[13]~42 (
// Equation(s):
// \reg7|Q[13]~42_combout  = (\reg7|Q [13] & (!\reg7|Q[12]~41 )) # (!\reg7|Q [13] & ((\reg7|Q[12]~41 ) # (GND)))
// \reg7|Q[13]~43  = CARRY((!\reg7|Q[12]~41 ) # (!\reg7|Q [13]))

	.dataa(vcc),
	.datab(\reg7|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[12]~41 ),
	.combout(\reg7|Q[13]~42_combout ),
	.cout(\reg7|Q[13]~43 ));
// synopsys translate_off
defparam \reg7|Q[13]~42 .lut_mask = 16'h3C3F;
defparam \reg7|Q[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N27
cycloneii_lcell_ff \reg7|Q[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[13]~42_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [13]));

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \reg7|Q[14]~44 (
// Equation(s):
// \reg7|Q[14]~44_combout  = (\reg7|Q [14] & (\reg7|Q[13]~43  $ (GND))) # (!\reg7|Q [14] & (!\reg7|Q[13]~43  & VCC))
// \reg7|Q[14]~45  = CARRY((\reg7|Q [14] & !\reg7|Q[13]~43 ))

	.dataa(vcc),
	.datab(\reg7|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\reg7|Q[13]~43 ),
	.combout(\reg7|Q[14]~44_combout ),
	.cout(\reg7|Q[14]~45 ));
// synopsys translate_off
defparam \reg7|Q[14]~44 .lut_mask = 16'hC30C;
defparam \reg7|Q[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N29
cycloneii_lcell_ff \reg7|Q[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[14]~44_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [14]));

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \reg7|Q[15]~46 (
// Equation(s):
// \reg7|Q[15]~46_combout  = \reg7|Q[14]~45  $ (\reg7|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reg7|Q [15]),
	.cin(\reg7|Q[14]~45 ),
	.combout(\reg7|Q[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg7|Q[15]~46 .lut_mask = 16'h0FF0;
defparam \reg7|Q[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y28_N31
cycloneii_lcell_ff \reg7|Q[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\reg7|Q[15]~46_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg7|Q [15]));

// Location: LCCOMB_X28_Y28_N20
cycloneii_lcell_comb \memoria_intrucao~0 (
// Equation(s):
// \memoria_intrucao~0_combout  = (\reg7|Q [2] & (!\reg7|Q [3] & (\reg7|Q [1] $ (!\reg7|Q [0])))) # (!\reg7|Q [2] & ((\reg7|Q [0] & ((\reg7|Q [3]))) # (!\reg7|Q [0] & (\reg7|Q [1] & !\reg7|Q [3]))))

	.dataa(\reg7|Q [2]),
	.datab(\reg7|Q [1]),
	.datac(\reg7|Q [0]),
	.datad(\reg7|Q [3]),
	.cin(gnd),
	.combout(\memoria_intrucao~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoria_intrucao~0 .lut_mask = 16'h5086;
defparam \memoria_intrucao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[0]~I (
	.datain(\mux_inst|buswires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[0]));
// synopsys translate_off
defparam \saida[0]~I .input_async_reset = "none";
defparam \saida[0]~I .input_power_up = "low";
defparam \saida[0]~I .input_register_mode = "none";
defparam \saida[0]~I .input_sync_reset = "none";
defparam \saida[0]~I .oe_async_reset = "none";
defparam \saida[0]~I .oe_power_up = "low";
defparam \saida[0]~I .oe_register_mode = "none";
defparam \saida[0]~I .oe_sync_reset = "none";
defparam \saida[0]~I .operation_mode = "output";
defparam \saida[0]~I .output_async_reset = "none";
defparam \saida[0]~I .output_power_up = "low";
defparam \saida[0]~I .output_register_mode = "none";
defparam \saida[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[1]~I (
	.datain(\mux_inst|buswires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[1]));
// synopsys translate_off
defparam \saida[1]~I .input_async_reset = "none";
defparam \saida[1]~I .input_power_up = "low";
defparam \saida[1]~I .input_register_mode = "none";
defparam \saida[1]~I .input_sync_reset = "none";
defparam \saida[1]~I .oe_async_reset = "none";
defparam \saida[1]~I .oe_power_up = "low";
defparam \saida[1]~I .oe_register_mode = "none";
defparam \saida[1]~I .oe_sync_reset = "none";
defparam \saida[1]~I .operation_mode = "output";
defparam \saida[1]~I .output_async_reset = "none";
defparam \saida[1]~I .output_power_up = "low";
defparam \saida[1]~I .output_register_mode = "none";
defparam \saida[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[2]~I (
	.datain(\mux_inst|buswires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[2]));
// synopsys translate_off
defparam \saida[2]~I .input_async_reset = "none";
defparam \saida[2]~I .input_power_up = "low";
defparam \saida[2]~I .input_register_mode = "none";
defparam \saida[2]~I .input_sync_reset = "none";
defparam \saida[2]~I .oe_async_reset = "none";
defparam \saida[2]~I .oe_power_up = "low";
defparam \saida[2]~I .oe_register_mode = "none";
defparam \saida[2]~I .oe_sync_reset = "none";
defparam \saida[2]~I .operation_mode = "output";
defparam \saida[2]~I .output_async_reset = "none";
defparam \saida[2]~I .output_power_up = "low";
defparam \saida[2]~I .output_register_mode = "none";
defparam \saida[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[3]~I (
	.datain(\mux_inst|buswires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[3]));
// synopsys translate_off
defparam \saida[3]~I .input_async_reset = "none";
defparam \saida[3]~I .input_power_up = "low";
defparam \saida[3]~I .input_register_mode = "none";
defparam \saida[3]~I .input_sync_reset = "none";
defparam \saida[3]~I .oe_async_reset = "none";
defparam \saida[3]~I .oe_power_up = "low";
defparam \saida[3]~I .oe_register_mode = "none";
defparam \saida[3]~I .oe_sync_reset = "none";
defparam \saida[3]~I .operation_mode = "output";
defparam \saida[3]~I .output_async_reset = "none";
defparam \saida[3]~I .output_power_up = "low";
defparam \saida[3]~I .output_register_mode = "none";
defparam \saida[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[4]~I (
	.datain(\mux_inst|buswires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[4]));
// synopsys translate_off
defparam \saida[4]~I .input_async_reset = "none";
defparam \saida[4]~I .input_power_up = "low";
defparam \saida[4]~I .input_register_mode = "none";
defparam \saida[4]~I .input_sync_reset = "none";
defparam \saida[4]~I .oe_async_reset = "none";
defparam \saida[4]~I .oe_power_up = "low";
defparam \saida[4]~I .oe_register_mode = "none";
defparam \saida[4]~I .oe_sync_reset = "none";
defparam \saida[4]~I .operation_mode = "output";
defparam \saida[4]~I .output_async_reset = "none";
defparam \saida[4]~I .output_power_up = "low";
defparam \saida[4]~I .output_register_mode = "none";
defparam \saida[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[5]~I (
	.datain(\mux_inst|buswires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[5]));
// synopsys translate_off
defparam \saida[5]~I .input_async_reset = "none";
defparam \saida[5]~I .input_power_up = "low";
defparam \saida[5]~I .input_register_mode = "none";
defparam \saida[5]~I .input_sync_reset = "none";
defparam \saida[5]~I .oe_async_reset = "none";
defparam \saida[5]~I .oe_power_up = "low";
defparam \saida[5]~I .oe_register_mode = "none";
defparam \saida[5]~I .oe_sync_reset = "none";
defparam \saida[5]~I .operation_mode = "output";
defparam \saida[5]~I .output_async_reset = "none";
defparam \saida[5]~I .output_power_up = "low";
defparam \saida[5]~I .output_register_mode = "none";
defparam \saida[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[6]~I (
	.datain(\mux_inst|buswires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[6]));
// synopsys translate_off
defparam \saida[6]~I .input_async_reset = "none";
defparam \saida[6]~I .input_power_up = "low";
defparam \saida[6]~I .input_register_mode = "none";
defparam \saida[6]~I .input_sync_reset = "none";
defparam \saida[6]~I .oe_async_reset = "none";
defparam \saida[6]~I .oe_power_up = "low";
defparam \saida[6]~I .oe_register_mode = "none";
defparam \saida[6]~I .oe_sync_reset = "none";
defparam \saida[6]~I .operation_mode = "output";
defparam \saida[6]~I .output_async_reset = "none";
defparam \saida[6]~I .output_power_up = "low";
defparam \saida[6]~I .output_register_mode = "none";
defparam \saida[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[7]~I (
	.datain(\mux_inst|buswires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[7]));
// synopsys translate_off
defparam \saida[7]~I .input_async_reset = "none";
defparam \saida[7]~I .input_power_up = "low";
defparam \saida[7]~I .input_register_mode = "none";
defparam \saida[7]~I .input_sync_reset = "none";
defparam \saida[7]~I .oe_async_reset = "none";
defparam \saida[7]~I .oe_power_up = "low";
defparam \saida[7]~I .oe_register_mode = "none";
defparam \saida[7]~I .oe_sync_reset = "none";
defparam \saida[7]~I .operation_mode = "output";
defparam \saida[7]~I .output_async_reset = "none";
defparam \saida[7]~I .output_power_up = "low";
defparam \saida[7]~I .output_register_mode = "none";
defparam \saida[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[8]~I (
	.datain(\mux_inst|buswires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[8]));
// synopsys translate_off
defparam \saida[8]~I .input_async_reset = "none";
defparam \saida[8]~I .input_power_up = "low";
defparam \saida[8]~I .input_register_mode = "none";
defparam \saida[8]~I .input_sync_reset = "none";
defparam \saida[8]~I .oe_async_reset = "none";
defparam \saida[8]~I .oe_power_up = "low";
defparam \saida[8]~I .oe_register_mode = "none";
defparam \saida[8]~I .oe_sync_reset = "none";
defparam \saida[8]~I .operation_mode = "output";
defparam \saida[8]~I .output_async_reset = "none";
defparam \saida[8]~I .output_power_up = "low";
defparam \saida[8]~I .output_register_mode = "none";
defparam \saida[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[9]~I (
	.datain(\mux_inst|buswires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[9]));
// synopsys translate_off
defparam \saida[9]~I .input_async_reset = "none";
defparam \saida[9]~I .input_power_up = "low";
defparam \saida[9]~I .input_register_mode = "none";
defparam \saida[9]~I .input_sync_reset = "none";
defparam \saida[9]~I .oe_async_reset = "none";
defparam \saida[9]~I .oe_power_up = "low";
defparam \saida[9]~I .oe_register_mode = "none";
defparam \saida[9]~I .oe_sync_reset = "none";
defparam \saida[9]~I .operation_mode = "output";
defparam \saida[9]~I .output_async_reset = "none";
defparam \saida[9]~I .output_power_up = "low";
defparam \saida[9]~I .output_register_mode = "none";
defparam \saida[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[10]~I (
	.datain(\mux_inst|buswires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[10]));
// synopsys translate_off
defparam \saida[10]~I .input_async_reset = "none";
defparam \saida[10]~I .input_power_up = "low";
defparam \saida[10]~I .input_register_mode = "none";
defparam \saida[10]~I .input_sync_reset = "none";
defparam \saida[10]~I .oe_async_reset = "none";
defparam \saida[10]~I .oe_power_up = "low";
defparam \saida[10]~I .oe_register_mode = "none";
defparam \saida[10]~I .oe_sync_reset = "none";
defparam \saida[10]~I .operation_mode = "output";
defparam \saida[10]~I .output_async_reset = "none";
defparam \saida[10]~I .output_power_up = "low";
defparam \saida[10]~I .output_register_mode = "none";
defparam \saida[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[11]~I (
	.datain(\mux_inst|buswires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[11]));
// synopsys translate_off
defparam \saida[11]~I .input_async_reset = "none";
defparam \saida[11]~I .input_power_up = "low";
defparam \saida[11]~I .input_register_mode = "none";
defparam \saida[11]~I .input_sync_reset = "none";
defparam \saida[11]~I .oe_async_reset = "none";
defparam \saida[11]~I .oe_power_up = "low";
defparam \saida[11]~I .oe_register_mode = "none";
defparam \saida[11]~I .oe_sync_reset = "none";
defparam \saida[11]~I .operation_mode = "output";
defparam \saida[11]~I .output_async_reset = "none";
defparam \saida[11]~I .output_power_up = "low";
defparam \saida[11]~I .output_register_mode = "none";
defparam \saida[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[12]~I (
	.datain(\mux_inst|buswires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[12]));
// synopsys translate_off
defparam \saida[12]~I .input_async_reset = "none";
defparam \saida[12]~I .input_power_up = "low";
defparam \saida[12]~I .input_register_mode = "none";
defparam \saida[12]~I .input_sync_reset = "none";
defparam \saida[12]~I .oe_async_reset = "none";
defparam \saida[12]~I .oe_power_up = "low";
defparam \saida[12]~I .oe_register_mode = "none";
defparam \saida[12]~I .oe_sync_reset = "none";
defparam \saida[12]~I .operation_mode = "output";
defparam \saida[12]~I .output_async_reset = "none";
defparam \saida[12]~I .output_power_up = "low";
defparam \saida[12]~I .output_register_mode = "none";
defparam \saida[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[13]~I (
	.datain(\mux_inst|buswires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[13]));
// synopsys translate_off
defparam \saida[13]~I .input_async_reset = "none";
defparam \saida[13]~I .input_power_up = "low";
defparam \saida[13]~I .input_register_mode = "none";
defparam \saida[13]~I .input_sync_reset = "none";
defparam \saida[13]~I .oe_async_reset = "none";
defparam \saida[13]~I .oe_power_up = "low";
defparam \saida[13]~I .oe_register_mode = "none";
defparam \saida[13]~I .oe_sync_reset = "none";
defparam \saida[13]~I .operation_mode = "output";
defparam \saida[13]~I .output_async_reset = "none";
defparam \saida[13]~I .output_power_up = "low";
defparam \saida[13]~I .output_register_mode = "none";
defparam \saida[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[14]~I (
	.datain(\mux_inst|buswires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[14]));
// synopsys translate_off
defparam \saida[14]~I .input_async_reset = "none";
defparam \saida[14]~I .input_power_up = "low";
defparam \saida[14]~I .input_register_mode = "none";
defparam \saida[14]~I .input_sync_reset = "none";
defparam \saida[14]~I .oe_async_reset = "none";
defparam \saida[14]~I .oe_power_up = "low";
defparam \saida[14]~I .oe_register_mode = "none";
defparam \saida[14]~I .oe_sync_reset = "none";
defparam \saida[14]~I .operation_mode = "output";
defparam \saida[14]~I .output_async_reset = "none";
defparam \saida[14]~I .output_power_up = "low";
defparam \saida[14]~I .output_register_mode = "none";
defparam \saida[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[15]~I (
	.datain(\mux_inst|buswires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[15]));
// synopsys translate_off
defparam \saida[15]~I .input_async_reset = "none";
defparam \saida[15]~I .input_power_up = "low";
defparam \saida[15]~I .input_register_mode = "none";
defparam \saida[15]~I .input_sync_reset = "none";
defparam \saida[15]~I .oe_async_reset = "none";
defparam \saida[15]~I .oe_power_up = "low";
defparam \saida[15]~I .oe_register_mode = "none";
defparam \saida[15]~I .oe_sync_reset = "none";
defparam \saida[15]~I .operation_mode = "output";
defparam \saida[15]~I .output_async_reset = "none";
defparam \saida[15]~I .output_power_up = "low";
defparam \saida[15]~I .output_register_mode = "none";
defparam \saida[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[0]~I (
	.datain(\reg0|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[0]));
// synopsys translate_off
defparam \r0t[0]~I .input_async_reset = "none";
defparam \r0t[0]~I .input_power_up = "low";
defparam \r0t[0]~I .input_register_mode = "none";
defparam \r0t[0]~I .input_sync_reset = "none";
defparam \r0t[0]~I .oe_async_reset = "none";
defparam \r0t[0]~I .oe_power_up = "low";
defparam \r0t[0]~I .oe_register_mode = "none";
defparam \r0t[0]~I .oe_sync_reset = "none";
defparam \r0t[0]~I .operation_mode = "output";
defparam \r0t[0]~I .output_async_reset = "none";
defparam \r0t[0]~I .output_power_up = "low";
defparam \r0t[0]~I .output_register_mode = "none";
defparam \r0t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[1]~I (
	.datain(\reg0|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[1]));
// synopsys translate_off
defparam \r0t[1]~I .input_async_reset = "none";
defparam \r0t[1]~I .input_power_up = "low";
defparam \r0t[1]~I .input_register_mode = "none";
defparam \r0t[1]~I .input_sync_reset = "none";
defparam \r0t[1]~I .oe_async_reset = "none";
defparam \r0t[1]~I .oe_power_up = "low";
defparam \r0t[1]~I .oe_register_mode = "none";
defparam \r0t[1]~I .oe_sync_reset = "none";
defparam \r0t[1]~I .operation_mode = "output";
defparam \r0t[1]~I .output_async_reset = "none";
defparam \r0t[1]~I .output_power_up = "low";
defparam \r0t[1]~I .output_register_mode = "none";
defparam \r0t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[2]~I (
	.datain(\reg0|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[2]));
// synopsys translate_off
defparam \r0t[2]~I .input_async_reset = "none";
defparam \r0t[2]~I .input_power_up = "low";
defparam \r0t[2]~I .input_register_mode = "none";
defparam \r0t[2]~I .input_sync_reset = "none";
defparam \r0t[2]~I .oe_async_reset = "none";
defparam \r0t[2]~I .oe_power_up = "low";
defparam \r0t[2]~I .oe_register_mode = "none";
defparam \r0t[2]~I .oe_sync_reset = "none";
defparam \r0t[2]~I .operation_mode = "output";
defparam \r0t[2]~I .output_async_reset = "none";
defparam \r0t[2]~I .output_power_up = "low";
defparam \r0t[2]~I .output_register_mode = "none";
defparam \r0t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[3]~I (
	.datain(\reg0|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[3]));
// synopsys translate_off
defparam \r0t[3]~I .input_async_reset = "none";
defparam \r0t[3]~I .input_power_up = "low";
defparam \r0t[3]~I .input_register_mode = "none";
defparam \r0t[3]~I .input_sync_reset = "none";
defparam \r0t[3]~I .oe_async_reset = "none";
defparam \r0t[3]~I .oe_power_up = "low";
defparam \r0t[3]~I .oe_register_mode = "none";
defparam \r0t[3]~I .oe_sync_reset = "none";
defparam \r0t[3]~I .operation_mode = "output";
defparam \r0t[3]~I .output_async_reset = "none";
defparam \r0t[3]~I .output_power_up = "low";
defparam \r0t[3]~I .output_register_mode = "none";
defparam \r0t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[4]~I (
	.datain(\reg0|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[4]));
// synopsys translate_off
defparam \r0t[4]~I .input_async_reset = "none";
defparam \r0t[4]~I .input_power_up = "low";
defparam \r0t[4]~I .input_register_mode = "none";
defparam \r0t[4]~I .input_sync_reset = "none";
defparam \r0t[4]~I .oe_async_reset = "none";
defparam \r0t[4]~I .oe_power_up = "low";
defparam \r0t[4]~I .oe_register_mode = "none";
defparam \r0t[4]~I .oe_sync_reset = "none";
defparam \r0t[4]~I .operation_mode = "output";
defparam \r0t[4]~I .output_async_reset = "none";
defparam \r0t[4]~I .output_power_up = "low";
defparam \r0t[4]~I .output_register_mode = "none";
defparam \r0t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[5]~I (
	.datain(\reg0|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[5]));
// synopsys translate_off
defparam \r0t[5]~I .input_async_reset = "none";
defparam \r0t[5]~I .input_power_up = "low";
defparam \r0t[5]~I .input_register_mode = "none";
defparam \r0t[5]~I .input_sync_reset = "none";
defparam \r0t[5]~I .oe_async_reset = "none";
defparam \r0t[5]~I .oe_power_up = "low";
defparam \r0t[5]~I .oe_register_mode = "none";
defparam \r0t[5]~I .oe_sync_reset = "none";
defparam \r0t[5]~I .operation_mode = "output";
defparam \r0t[5]~I .output_async_reset = "none";
defparam \r0t[5]~I .output_power_up = "low";
defparam \r0t[5]~I .output_register_mode = "none";
defparam \r0t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[6]~I (
	.datain(\reg0|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[6]));
// synopsys translate_off
defparam \r0t[6]~I .input_async_reset = "none";
defparam \r0t[6]~I .input_power_up = "low";
defparam \r0t[6]~I .input_register_mode = "none";
defparam \r0t[6]~I .input_sync_reset = "none";
defparam \r0t[6]~I .oe_async_reset = "none";
defparam \r0t[6]~I .oe_power_up = "low";
defparam \r0t[6]~I .oe_register_mode = "none";
defparam \r0t[6]~I .oe_sync_reset = "none";
defparam \r0t[6]~I .operation_mode = "output";
defparam \r0t[6]~I .output_async_reset = "none";
defparam \r0t[6]~I .output_power_up = "low";
defparam \r0t[6]~I .output_register_mode = "none";
defparam \r0t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[7]~I (
	.datain(\reg0|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[7]));
// synopsys translate_off
defparam \r0t[7]~I .input_async_reset = "none";
defparam \r0t[7]~I .input_power_up = "low";
defparam \r0t[7]~I .input_register_mode = "none";
defparam \r0t[7]~I .input_sync_reset = "none";
defparam \r0t[7]~I .oe_async_reset = "none";
defparam \r0t[7]~I .oe_power_up = "low";
defparam \r0t[7]~I .oe_register_mode = "none";
defparam \r0t[7]~I .oe_sync_reset = "none";
defparam \r0t[7]~I .operation_mode = "output";
defparam \r0t[7]~I .output_async_reset = "none";
defparam \r0t[7]~I .output_power_up = "low";
defparam \r0t[7]~I .output_register_mode = "none";
defparam \r0t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[8]~I (
	.datain(\reg0|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[8]));
// synopsys translate_off
defparam \r0t[8]~I .input_async_reset = "none";
defparam \r0t[8]~I .input_power_up = "low";
defparam \r0t[8]~I .input_register_mode = "none";
defparam \r0t[8]~I .input_sync_reset = "none";
defparam \r0t[8]~I .oe_async_reset = "none";
defparam \r0t[8]~I .oe_power_up = "low";
defparam \r0t[8]~I .oe_register_mode = "none";
defparam \r0t[8]~I .oe_sync_reset = "none";
defparam \r0t[8]~I .operation_mode = "output";
defparam \r0t[8]~I .output_async_reset = "none";
defparam \r0t[8]~I .output_power_up = "low";
defparam \r0t[8]~I .output_register_mode = "none";
defparam \r0t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[9]~I (
	.datain(\reg0|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[9]));
// synopsys translate_off
defparam \r0t[9]~I .input_async_reset = "none";
defparam \r0t[9]~I .input_power_up = "low";
defparam \r0t[9]~I .input_register_mode = "none";
defparam \r0t[9]~I .input_sync_reset = "none";
defparam \r0t[9]~I .oe_async_reset = "none";
defparam \r0t[9]~I .oe_power_up = "low";
defparam \r0t[9]~I .oe_register_mode = "none";
defparam \r0t[9]~I .oe_sync_reset = "none";
defparam \r0t[9]~I .operation_mode = "output";
defparam \r0t[9]~I .output_async_reset = "none";
defparam \r0t[9]~I .output_power_up = "low";
defparam \r0t[9]~I .output_register_mode = "none";
defparam \r0t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[10]~I (
	.datain(\reg0|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[10]));
// synopsys translate_off
defparam \r0t[10]~I .input_async_reset = "none";
defparam \r0t[10]~I .input_power_up = "low";
defparam \r0t[10]~I .input_register_mode = "none";
defparam \r0t[10]~I .input_sync_reset = "none";
defparam \r0t[10]~I .oe_async_reset = "none";
defparam \r0t[10]~I .oe_power_up = "low";
defparam \r0t[10]~I .oe_register_mode = "none";
defparam \r0t[10]~I .oe_sync_reset = "none";
defparam \r0t[10]~I .operation_mode = "output";
defparam \r0t[10]~I .output_async_reset = "none";
defparam \r0t[10]~I .output_power_up = "low";
defparam \r0t[10]~I .output_register_mode = "none";
defparam \r0t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[11]~I (
	.datain(\reg0|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[11]));
// synopsys translate_off
defparam \r0t[11]~I .input_async_reset = "none";
defparam \r0t[11]~I .input_power_up = "low";
defparam \r0t[11]~I .input_register_mode = "none";
defparam \r0t[11]~I .input_sync_reset = "none";
defparam \r0t[11]~I .oe_async_reset = "none";
defparam \r0t[11]~I .oe_power_up = "low";
defparam \r0t[11]~I .oe_register_mode = "none";
defparam \r0t[11]~I .oe_sync_reset = "none";
defparam \r0t[11]~I .operation_mode = "output";
defparam \r0t[11]~I .output_async_reset = "none";
defparam \r0t[11]~I .output_power_up = "low";
defparam \r0t[11]~I .output_register_mode = "none";
defparam \r0t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[12]~I (
	.datain(\reg0|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[12]));
// synopsys translate_off
defparam \r0t[12]~I .input_async_reset = "none";
defparam \r0t[12]~I .input_power_up = "low";
defparam \r0t[12]~I .input_register_mode = "none";
defparam \r0t[12]~I .input_sync_reset = "none";
defparam \r0t[12]~I .oe_async_reset = "none";
defparam \r0t[12]~I .oe_power_up = "low";
defparam \r0t[12]~I .oe_register_mode = "none";
defparam \r0t[12]~I .oe_sync_reset = "none";
defparam \r0t[12]~I .operation_mode = "output";
defparam \r0t[12]~I .output_async_reset = "none";
defparam \r0t[12]~I .output_power_up = "low";
defparam \r0t[12]~I .output_register_mode = "none";
defparam \r0t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[13]~I (
	.datain(\reg0|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[13]));
// synopsys translate_off
defparam \r0t[13]~I .input_async_reset = "none";
defparam \r0t[13]~I .input_power_up = "low";
defparam \r0t[13]~I .input_register_mode = "none";
defparam \r0t[13]~I .input_sync_reset = "none";
defparam \r0t[13]~I .oe_async_reset = "none";
defparam \r0t[13]~I .oe_power_up = "low";
defparam \r0t[13]~I .oe_register_mode = "none";
defparam \r0t[13]~I .oe_sync_reset = "none";
defparam \r0t[13]~I .operation_mode = "output";
defparam \r0t[13]~I .output_async_reset = "none";
defparam \r0t[13]~I .output_power_up = "low";
defparam \r0t[13]~I .output_register_mode = "none";
defparam \r0t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[14]~I (
	.datain(\reg0|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[14]));
// synopsys translate_off
defparam \r0t[14]~I .input_async_reset = "none";
defparam \r0t[14]~I .input_power_up = "low";
defparam \r0t[14]~I .input_register_mode = "none";
defparam \r0t[14]~I .input_sync_reset = "none";
defparam \r0t[14]~I .oe_async_reset = "none";
defparam \r0t[14]~I .oe_power_up = "low";
defparam \r0t[14]~I .oe_register_mode = "none";
defparam \r0t[14]~I .oe_sync_reset = "none";
defparam \r0t[14]~I .operation_mode = "output";
defparam \r0t[14]~I .output_async_reset = "none";
defparam \r0t[14]~I .output_power_up = "low";
defparam \r0t[14]~I .output_register_mode = "none";
defparam \r0t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0t[15]~I (
	.datain(\reg0|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0t[15]));
// synopsys translate_off
defparam \r0t[15]~I .input_async_reset = "none";
defparam \r0t[15]~I .input_power_up = "low";
defparam \r0t[15]~I .input_register_mode = "none";
defparam \r0t[15]~I .input_sync_reset = "none";
defparam \r0t[15]~I .oe_async_reset = "none";
defparam \r0t[15]~I .oe_power_up = "low";
defparam \r0t[15]~I .oe_register_mode = "none";
defparam \r0t[15]~I .oe_sync_reset = "none";
defparam \r0t[15]~I .operation_mode = "output";
defparam \r0t[15]~I .output_async_reset = "none";
defparam \r0t[15]~I .output_power_up = "low";
defparam \r0t[15]~I .output_register_mode = "none";
defparam \r0t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[0]~I (
	.datain(\reg1|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[0]));
// synopsys translate_off
defparam \r1t[0]~I .input_async_reset = "none";
defparam \r1t[0]~I .input_power_up = "low";
defparam \r1t[0]~I .input_register_mode = "none";
defparam \r1t[0]~I .input_sync_reset = "none";
defparam \r1t[0]~I .oe_async_reset = "none";
defparam \r1t[0]~I .oe_power_up = "low";
defparam \r1t[0]~I .oe_register_mode = "none";
defparam \r1t[0]~I .oe_sync_reset = "none";
defparam \r1t[0]~I .operation_mode = "output";
defparam \r1t[0]~I .output_async_reset = "none";
defparam \r1t[0]~I .output_power_up = "low";
defparam \r1t[0]~I .output_register_mode = "none";
defparam \r1t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[1]~I (
	.datain(\reg1|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[1]));
// synopsys translate_off
defparam \r1t[1]~I .input_async_reset = "none";
defparam \r1t[1]~I .input_power_up = "low";
defparam \r1t[1]~I .input_register_mode = "none";
defparam \r1t[1]~I .input_sync_reset = "none";
defparam \r1t[1]~I .oe_async_reset = "none";
defparam \r1t[1]~I .oe_power_up = "low";
defparam \r1t[1]~I .oe_register_mode = "none";
defparam \r1t[1]~I .oe_sync_reset = "none";
defparam \r1t[1]~I .operation_mode = "output";
defparam \r1t[1]~I .output_async_reset = "none";
defparam \r1t[1]~I .output_power_up = "low";
defparam \r1t[1]~I .output_register_mode = "none";
defparam \r1t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[2]~I (
	.datain(\reg1|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[2]));
// synopsys translate_off
defparam \r1t[2]~I .input_async_reset = "none";
defparam \r1t[2]~I .input_power_up = "low";
defparam \r1t[2]~I .input_register_mode = "none";
defparam \r1t[2]~I .input_sync_reset = "none";
defparam \r1t[2]~I .oe_async_reset = "none";
defparam \r1t[2]~I .oe_power_up = "low";
defparam \r1t[2]~I .oe_register_mode = "none";
defparam \r1t[2]~I .oe_sync_reset = "none";
defparam \r1t[2]~I .operation_mode = "output";
defparam \r1t[2]~I .output_async_reset = "none";
defparam \r1t[2]~I .output_power_up = "low";
defparam \r1t[2]~I .output_register_mode = "none";
defparam \r1t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[3]~I (
	.datain(\reg1|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[3]));
// synopsys translate_off
defparam \r1t[3]~I .input_async_reset = "none";
defparam \r1t[3]~I .input_power_up = "low";
defparam \r1t[3]~I .input_register_mode = "none";
defparam \r1t[3]~I .input_sync_reset = "none";
defparam \r1t[3]~I .oe_async_reset = "none";
defparam \r1t[3]~I .oe_power_up = "low";
defparam \r1t[3]~I .oe_register_mode = "none";
defparam \r1t[3]~I .oe_sync_reset = "none";
defparam \r1t[3]~I .operation_mode = "output";
defparam \r1t[3]~I .output_async_reset = "none";
defparam \r1t[3]~I .output_power_up = "low";
defparam \r1t[3]~I .output_register_mode = "none";
defparam \r1t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[4]~I (
	.datain(\reg1|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[4]));
// synopsys translate_off
defparam \r1t[4]~I .input_async_reset = "none";
defparam \r1t[4]~I .input_power_up = "low";
defparam \r1t[4]~I .input_register_mode = "none";
defparam \r1t[4]~I .input_sync_reset = "none";
defparam \r1t[4]~I .oe_async_reset = "none";
defparam \r1t[4]~I .oe_power_up = "low";
defparam \r1t[4]~I .oe_register_mode = "none";
defparam \r1t[4]~I .oe_sync_reset = "none";
defparam \r1t[4]~I .operation_mode = "output";
defparam \r1t[4]~I .output_async_reset = "none";
defparam \r1t[4]~I .output_power_up = "low";
defparam \r1t[4]~I .output_register_mode = "none";
defparam \r1t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[5]~I (
	.datain(\reg1|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[5]));
// synopsys translate_off
defparam \r1t[5]~I .input_async_reset = "none";
defparam \r1t[5]~I .input_power_up = "low";
defparam \r1t[5]~I .input_register_mode = "none";
defparam \r1t[5]~I .input_sync_reset = "none";
defparam \r1t[5]~I .oe_async_reset = "none";
defparam \r1t[5]~I .oe_power_up = "low";
defparam \r1t[5]~I .oe_register_mode = "none";
defparam \r1t[5]~I .oe_sync_reset = "none";
defparam \r1t[5]~I .operation_mode = "output";
defparam \r1t[5]~I .output_async_reset = "none";
defparam \r1t[5]~I .output_power_up = "low";
defparam \r1t[5]~I .output_register_mode = "none";
defparam \r1t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[6]~I (
	.datain(\reg1|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[6]));
// synopsys translate_off
defparam \r1t[6]~I .input_async_reset = "none";
defparam \r1t[6]~I .input_power_up = "low";
defparam \r1t[6]~I .input_register_mode = "none";
defparam \r1t[6]~I .input_sync_reset = "none";
defparam \r1t[6]~I .oe_async_reset = "none";
defparam \r1t[6]~I .oe_power_up = "low";
defparam \r1t[6]~I .oe_register_mode = "none";
defparam \r1t[6]~I .oe_sync_reset = "none";
defparam \r1t[6]~I .operation_mode = "output";
defparam \r1t[6]~I .output_async_reset = "none";
defparam \r1t[6]~I .output_power_up = "low";
defparam \r1t[6]~I .output_register_mode = "none";
defparam \r1t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[7]~I (
	.datain(\reg1|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[7]));
// synopsys translate_off
defparam \r1t[7]~I .input_async_reset = "none";
defparam \r1t[7]~I .input_power_up = "low";
defparam \r1t[7]~I .input_register_mode = "none";
defparam \r1t[7]~I .input_sync_reset = "none";
defparam \r1t[7]~I .oe_async_reset = "none";
defparam \r1t[7]~I .oe_power_up = "low";
defparam \r1t[7]~I .oe_register_mode = "none";
defparam \r1t[7]~I .oe_sync_reset = "none";
defparam \r1t[7]~I .operation_mode = "output";
defparam \r1t[7]~I .output_async_reset = "none";
defparam \r1t[7]~I .output_power_up = "low";
defparam \r1t[7]~I .output_register_mode = "none";
defparam \r1t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[8]~I (
	.datain(\reg1|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[8]));
// synopsys translate_off
defparam \r1t[8]~I .input_async_reset = "none";
defparam \r1t[8]~I .input_power_up = "low";
defparam \r1t[8]~I .input_register_mode = "none";
defparam \r1t[8]~I .input_sync_reset = "none";
defparam \r1t[8]~I .oe_async_reset = "none";
defparam \r1t[8]~I .oe_power_up = "low";
defparam \r1t[8]~I .oe_register_mode = "none";
defparam \r1t[8]~I .oe_sync_reset = "none";
defparam \r1t[8]~I .operation_mode = "output";
defparam \r1t[8]~I .output_async_reset = "none";
defparam \r1t[8]~I .output_power_up = "low";
defparam \r1t[8]~I .output_register_mode = "none";
defparam \r1t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[9]~I (
	.datain(\reg1|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[9]));
// synopsys translate_off
defparam \r1t[9]~I .input_async_reset = "none";
defparam \r1t[9]~I .input_power_up = "low";
defparam \r1t[9]~I .input_register_mode = "none";
defparam \r1t[9]~I .input_sync_reset = "none";
defparam \r1t[9]~I .oe_async_reset = "none";
defparam \r1t[9]~I .oe_power_up = "low";
defparam \r1t[9]~I .oe_register_mode = "none";
defparam \r1t[9]~I .oe_sync_reset = "none";
defparam \r1t[9]~I .operation_mode = "output";
defparam \r1t[9]~I .output_async_reset = "none";
defparam \r1t[9]~I .output_power_up = "low";
defparam \r1t[9]~I .output_register_mode = "none";
defparam \r1t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[10]~I (
	.datain(\reg1|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[10]));
// synopsys translate_off
defparam \r1t[10]~I .input_async_reset = "none";
defparam \r1t[10]~I .input_power_up = "low";
defparam \r1t[10]~I .input_register_mode = "none";
defparam \r1t[10]~I .input_sync_reset = "none";
defparam \r1t[10]~I .oe_async_reset = "none";
defparam \r1t[10]~I .oe_power_up = "low";
defparam \r1t[10]~I .oe_register_mode = "none";
defparam \r1t[10]~I .oe_sync_reset = "none";
defparam \r1t[10]~I .operation_mode = "output";
defparam \r1t[10]~I .output_async_reset = "none";
defparam \r1t[10]~I .output_power_up = "low";
defparam \r1t[10]~I .output_register_mode = "none";
defparam \r1t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[11]~I (
	.datain(\reg1|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[11]));
// synopsys translate_off
defparam \r1t[11]~I .input_async_reset = "none";
defparam \r1t[11]~I .input_power_up = "low";
defparam \r1t[11]~I .input_register_mode = "none";
defparam \r1t[11]~I .input_sync_reset = "none";
defparam \r1t[11]~I .oe_async_reset = "none";
defparam \r1t[11]~I .oe_power_up = "low";
defparam \r1t[11]~I .oe_register_mode = "none";
defparam \r1t[11]~I .oe_sync_reset = "none";
defparam \r1t[11]~I .operation_mode = "output";
defparam \r1t[11]~I .output_async_reset = "none";
defparam \r1t[11]~I .output_power_up = "low";
defparam \r1t[11]~I .output_register_mode = "none";
defparam \r1t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[12]~I (
	.datain(\reg1|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[12]));
// synopsys translate_off
defparam \r1t[12]~I .input_async_reset = "none";
defparam \r1t[12]~I .input_power_up = "low";
defparam \r1t[12]~I .input_register_mode = "none";
defparam \r1t[12]~I .input_sync_reset = "none";
defparam \r1t[12]~I .oe_async_reset = "none";
defparam \r1t[12]~I .oe_power_up = "low";
defparam \r1t[12]~I .oe_register_mode = "none";
defparam \r1t[12]~I .oe_sync_reset = "none";
defparam \r1t[12]~I .operation_mode = "output";
defparam \r1t[12]~I .output_async_reset = "none";
defparam \r1t[12]~I .output_power_up = "low";
defparam \r1t[12]~I .output_register_mode = "none";
defparam \r1t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[13]~I (
	.datain(\reg1|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[13]));
// synopsys translate_off
defparam \r1t[13]~I .input_async_reset = "none";
defparam \r1t[13]~I .input_power_up = "low";
defparam \r1t[13]~I .input_register_mode = "none";
defparam \r1t[13]~I .input_sync_reset = "none";
defparam \r1t[13]~I .oe_async_reset = "none";
defparam \r1t[13]~I .oe_power_up = "low";
defparam \r1t[13]~I .oe_register_mode = "none";
defparam \r1t[13]~I .oe_sync_reset = "none";
defparam \r1t[13]~I .operation_mode = "output";
defparam \r1t[13]~I .output_async_reset = "none";
defparam \r1t[13]~I .output_power_up = "low";
defparam \r1t[13]~I .output_register_mode = "none";
defparam \r1t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[14]~I (
	.datain(\reg1|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[14]));
// synopsys translate_off
defparam \r1t[14]~I .input_async_reset = "none";
defparam \r1t[14]~I .input_power_up = "low";
defparam \r1t[14]~I .input_register_mode = "none";
defparam \r1t[14]~I .input_sync_reset = "none";
defparam \r1t[14]~I .oe_async_reset = "none";
defparam \r1t[14]~I .oe_power_up = "low";
defparam \r1t[14]~I .oe_register_mode = "none";
defparam \r1t[14]~I .oe_sync_reset = "none";
defparam \r1t[14]~I .operation_mode = "output";
defparam \r1t[14]~I .output_async_reset = "none";
defparam \r1t[14]~I .output_power_up = "low";
defparam \r1t[14]~I .output_register_mode = "none";
defparam \r1t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1t[15]~I (
	.datain(\reg1|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1t[15]));
// synopsys translate_off
defparam \r1t[15]~I .input_async_reset = "none";
defparam \r1t[15]~I .input_power_up = "low";
defparam \r1t[15]~I .input_register_mode = "none";
defparam \r1t[15]~I .input_sync_reset = "none";
defparam \r1t[15]~I .oe_async_reset = "none";
defparam \r1t[15]~I .oe_power_up = "low";
defparam \r1t[15]~I .oe_register_mode = "none";
defparam \r1t[15]~I .oe_sync_reset = "none";
defparam \r1t[15]~I .operation_mode = "output";
defparam \r1t[15]~I .output_async_reset = "none";
defparam \r1t[15]~I .output_power_up = "low";
defparam \r1t[15]~I .output_register_mode = "none";
defparam \r1t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[0]~I (
	.datain(\reg2|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[0]));
// synopsys translate_off
defparam \r2t[0]~I .input_async_reset = "none";
defparam \r2t[0]~I .input_power_up = "low";
defparam \r2t[0]~I .input_register_mode = "none";
defparam \r2t[0]~I .input_sync_reset = "none";
defparam \r2t[0]~I .oe_async_reset = "none";
defparam \r2t[0]~I .oe_power_up = "low";
defparam \r2t[0]~I .oe_register_mode = "none";
defparam \r2t[0]~I .oe_sync_reset = "none";
defparam \r2t[0]~I .operation_mode = "output";
defparam \r2t[0]~I .output_async_reset = "none";
defparam \r2t[0]~I .output_power_up = "low";
defparam \r2t[0]~I .output_register_mode = "none";
defparam \r2t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[1]~I (
	.datain(\reg2|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[1]));
// synopsys translate_off
defparam \r2t[1]~I .input_async_reset = "none";
defparam \r2t[1]~I .input_power_up = "low";
defparam \r2t[1]~I .input_register_mode = "none";
defparam \r2t[1]~I .input_sync_reset = "none";
defparam \r2t[1]~I .oe_async_reset = "none";
defparam \r2t[1]~I .oe_power_up = "low";
defparam \r2t[1]~I .oe_register_mode = "none";
defparam \r2t[1]~I .oe_sync_reset = "none";
defparam \r2t[1]~I .operation_mode = "output";
defparam \r2t[1]~I .output_async_reset = "none";
defparam \r2t[1]~I .output_power_up = "low";
defparam \r2t[1]~I .output_register_mode = "none";
defparam \r2t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[2]~I (
	.datain(\reg2|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[2]));
// synopsys translate_off
defparam \r2t[2]~I .input_async_reset = "none";
defparam \r2t[2]~I .input_power_up = "low";
defparam \r2t[2]~I .input_register_mode = "none";
defparam \r2t[2]~I .input_sync_reset = "none";
defparam \r2t[2]~I .oe_async_reset = "none";
defparam \r2t[2]~I .oe_power_up = "low";
defparam \r2t[2]~I .oe_register_mode = "none";
defparam \r2t[2]~I .oe_sync_reset = "none";
defparam \r2t[2]~I .operation_mode = "output";
defparam \r2t[2]~I .output_async_reset = "none";
defparam \r2t[2]~I .output_power_up = "low";
defparam \r2t[2]~I .output_register_mode = "none";
defparam \r2t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[3]~I (
	.datain(\reg2|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[3]));
// synopsys translate_off
defparam \r2t[3]~I .input_async_reset = "none";
defparam \r2t[3]~I .input_power_up = "low";
defparam \r2t[3]~I .input_register_mode = "none";
defparam \r2t[3]~I .input_sync_reset = "none";
defparam \r2t[3]~I .oe_async_reset = "none";
defparam \r2t[3]~I .oe_power_up = "low";
defparam \r2t[3]~I .oe_register_mode = "none";
defparam \r2t[3]~I .oe_sync_reset = "none";
defparam \r2t[3]~I .operation_mode = "output";
defparam \r2t[3]~I .output_async_reset = "none";
defparam \r2t[3]~I .output_power_up = "low";
defparam \r2t[3]~I .output_register_mode = "none";
defparam \r2t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[4]~I (
	.datain(\reg2|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[4]));
// synopsys translate_off
defparam \r2t[4]~I .input_async_reset = "none";
defparam \r2t[4]~I .input_power_up = "low";
defparam \r2t[4]~I .input_register_mode = "none";
defparam \r2t[4]~I .input_sync_reset = "none";
defparam \r2t[4]~I .oe_async_reset = "none";
defparam \r2t[4]~I .oe_power_up = "low";
defparam \r2t[4]~I .oe_register_mode = "none";
defparam \r2t[4]~I .oe_sync_reset = "none";
defparam \r2t[4]~I .operation_mode = "output";
defparam \r2t[4]~I .output_async_reset = "none";
defparam \r2t[4]~I .output_power_up = "low";
defparam \r2t[4]~I .output_register_mode = "none";
defparam \r2t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[5]~I (
	.datain(\reg2|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[5]));
// synopsys translate_off
defparam \r2t[5]~I .input_async_reset = "none";
defparam \r2t[5]~I .input_power_up = "low";
defparam \r2t[5]~I .input_register_mode = "none";
defparam \r2t[5]~I .input_sync_reset = "none";
defparam \r2t[5]~I .oe_async_reset = "none";
defparam \r2t[5]~I .oe_power_up = "low";
defparam \r2t[5]~I .oe_register_mode = "none";
defparam \r2t[5]~I .oe_sync_reset = "none";
defparam \r2t[5]~I .operation_mode = "output";
defparam \r2t[5]~I .output_async_reset = "none";
defparam \r2t[5]~I .output_power_up = "low";
defparam \r2t[5]~I .output_register_mode = "none";
defparam \r2t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[6]~I (
	.datain(\reg2|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[6]));
// synopsys translate_off
defparam \r2t[6]~I .input_async_reset = "none";
defparam \r2t[6]~I .input_power_up = "low";
defparam \r2t[6]~I .input_register_mode = "none";
defparam \r2t[6]~I .input_sync_reset = "none";
defparam \r2t[6]~I .oe_async_reset = "none";
defparam \r2t[6]~I .oe_power_up = "low";
defparam \r2t[6]~I .oe_register_mode = "none";
defparam \r2t[6]~I .oe_sync_reset = "none";
defparam \r2t[6]~I .operation_mode = "output";
defparam \r2t[6]~I .output_async_reset = "none";
defparam \r2t[6]~I .output_power_up = "low";
defparam \r2t[6]~I .output_register_mode = "none";
defparam \r2t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[7]~I (
	.datain(\reg2|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[7]));
// synopsys translate_off
defparam \r2t[7]~I .input_async_reset = "none";
defparam \r2t[7]~I .input_power_up = "low";
defparam \r2t[7]~I .input_register_mode = "none";
defparam \r2t[7]~I .input_sync_reset = "none";
defparam \r2t[7]~I .oe_async_reset = "none";
defparam \r2t[7]~I .oe_power_up = "low";
defparam \r2t[7]~I .oe_register_mode = "none";
defparam \r2t[7]~I .oe_sync_reset = "none";
defparam \r2t[7]~I .operation_mode = "output";
defparam \r2t[7]~I .output_async_reset = "none";
defparam \r2t[7]~I .output_power_up = "low";
defparam \r2t[7]~I .output_register_mode = "none";
defparam \r2t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[8]~I (
	.datain(\reg2|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[8]));
// synopsys translate_off
defparam \r2t[8]~I .input_async_reset = "none";
defparam \r2t[8]~I .input_power_up = "low";
defparam \r2t[8]~I .input_register_mode = "none";
defparam \r2t[8]~I .input_sync_reset = "none";
defparam \r2t[8]~I .oe_async_reset = "none";
defparam \r2t[8]~I .oe_power_up = "low";
defparam \r2t[8]~I .oe_register_mode = "none";
defparam \r2t[8]~I .oe_sync_reset = "none";
defparam \r2t[8]~I .operation_mode = "output";
defparam \r2t[8]~I .output_async_reset = "none";
defparam \r2t[8]~I .output_power_up = "low";
defparam \r2t[8]~I .output_register_mode = "none";
defparam \r2t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[9]~I (
	.datain(\reg2|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[9]));
// synopsys translate_off
defparam \r2t[9]~I .input_async_reset = "none";
defparam \r2t[9]~I .input_power_up = "low";
defparam \r2t[9]~I .input_register_mode = "none";
defparam \r2t[9]~I .input_sync_reset = "none";
defparam \r2t[9]~I .oe_async_reset = "none";
defparam \r2t[9]~I .oe_power_up = "low";
defparam \r2t[9]~I .oe_register_mode = "none";
defparam \r2t[9]~I .oe_sync_reset = "none";
defparam \r2t[9]~I .operation_mode = "output";
defparam \r2t[9]~I .output_async_reset = "none";
defparam \r2t[9]~I .output_power_up = "low";
defparam \r2t[9]~I .output_register_mode = "none";
defparam \r2t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[10]~I (
	.datain(\reg2|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[10]));
// synopsys translate_off
defparam \r2t[10]~I .input_async_reset = "none";
defparam \r2t[10]~I .input_power_up = "low";
defparam \r2t[10]~I .input_register_mode = "none";
defparam \r2t[10]~I .input_sync_reset = "none";
defparam \r2t[10]~I .oe_async_reset = "none";
defparam \r2t[10]~I .oe_power_up = "low";
defparam \r2t[10]~I .oe_register_mode = "none";
defparam \r2t[10]~I .oe_sync_reset = "none";
defparam \r2t[10]~I .operation_mode = "output";
defparam \r2t[10]~I .output_async_reset = "none";
defparam \r2t[10]~I .output_power_up = "low";
defparam \r2t[10]~I .output_register_mode = "none";
defparam \r2t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[11]~I (
	.datain(\reg2|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[11]));
// synopsys translate_off
defparam \r2t[11]~I .input_async_reset = "none";
defparam \r2t[11]~I .input_power_up = "low";
defparam \r2t[11]~I .input_register_mode = "none";
defparam \r2t[11]~I .input_sync_reset = "none";
defparam \r2t[11]~I .oe_async_reset = "none";
defparam \r2t[11]~I .oe_power_up = "low";
defparam \r2t[11]~I .oe_register_mode = "none";
defparam \r2t[11]~I .oe_sync_reset = "none";
defparam \r2t[11]~I .operation_mode = "output";
defparam \r2t[11]~I .output_async_reset = "none";
defparam \r2t[11]~I .output_power_up = "low";
defparam \r2t[11]~I .output_register_mode = "none";
defparam \r2t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[12]~I (
	.datain(\reg2|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[12]));
// synopsys translate_off
defparam \r2t[12]~I .input_async_reset = "none";
defparam \r2t[12]~I .input_power_up = "low";
defparam \r2t[12]~I .input_register_mode = "none";
defparam \r2t[12]~I .input_sync_reset = "none";
defparam \r2t[12]~I .oe_async_reset = "none";
defparam \r2t[12]~I .oe_power_up = "low";
defparam \r2t[12]~I .oe_register_mode = "none";
defparam \r2t[12]~I .oe_sync_reset = "none";
defparam \r2t[12]~I .operation_mode = "output";
defparam \r2t[12]~I .output_async_reset = "none";
defparam \r2t[12]~I .output_power_up = "low";
defparam \r2t[12]~I .output_register_mode = "none";
defparam \r2t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[13]~I (
	.datain(\reg2|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[13]));
// synopsys translate_off
defparam \r2t[13]~I .input_async_reset = "none";
defparam \r2t[13]~I .input_power_up = "low";
defparam \r2t[13]~I .input_register_mode = "none";
defparam \r2t[13]~I .input_sync_reset = "none";
defparam \r2t[13]~I .oe_async_reset = "none";
defparam \r2t[13]~I .oe_power_up = "low";
defparam \r2t[13]~I .oe_register_mode = "none";
defparam \r2t[13]~I .oe_sync_reset = "none";
defparam \r2t[13]~I .operation_mode = "output";
defparam \r2t[13]~I .output_async_reset = "none";
defparam \r2t[13]~I .output_power_up = "low";
defparam \r2t[13]~I .output_register_mode = "none";
defparam \r2t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[14]~I (
	.datain(\reg2|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[14]));
// synopsys translate_off
defparam \r2t[14]~I .input_async_reset = "none";
defparam \r2t[14]~I .input_power_up = "low";
defparam \r2t[14]~I .input_register_mode = "none";
defparam \r2t[14]~I .input_sync_reset = "none";
defparam \r2t[14]~I .oe_async_reset = "none";
defparam \r2t[14]~I .oe_power_up = "low";
defparam \r2t[14]~I .oe_register_mode = "none";
defparam \r2t[14]~I .oe_sync_reset = "none";
defparam \r2t[14]~I .operation_mode = "output";
defparam \r2t[14]~I .output_async_reset = "none";
defparam \r2t[14]~I .output_power_up = "low";
defparam \r2t[14]~I .output_register_mode = "none";
defparam \r2t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2t[15]~I (
	.datain(\reg2|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2t[15]));
// synopsys translate_off
defparam \r2t[15]~I .input_async_reset = "none";
defparam \r2t[15]~I .input_power_up = "low";
defparam \r2t[15]~I .input_register_mode = "none";
defparam \r2t[15]~I .input_sync_reset = "none";
defparam \r2t[15]~I .oe_async_reset = "none";
defparam \r2t[15]~I .oe_power_up = "low";
defparam \r2t[15]~I .oe_register_mode = "none";
defparam \r2t[15]~I .oe_sync_reset = "none";
defparam \r2t[15]~I .operation_mode = "output";
defparam \r2t[15]~I .output_async_reset = "none";
defparam \r2t[15]~I .output_power_up = "low";
defparam \r2t[15]~I .output_register_mode = "none";
defparam \r2t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[0]~I (
	.datain(\reg3|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[0]));
// synopsys translate_off
defparam \r3t[0]~I .input_async_reset = "none";
defparam \r3t[0]~I .input_power_up = "low";
defparam \r3t[0]~I .input_register_mode = "none";
defparam \r3t[0]~I .input_sync_reset = "none";
defparam \r3t[0]~I .oe_async_reset = "none";
defparam \r3t[0]~I .oe_power_up = "low";
defparam \r3t[0]~I .oe_register_mode = "none";
defparam \r3t[0]~I .oe_sync_reset = "none";
defparam \r3t[0]~I .operation_mode = "output";
defparam \r3t[0]~I .output_async_reset = "none";
defparam \r3t[0]~I .output_power_up = "low";
defparam \r3t[0]~I .output_register_mode = "none";
defparam \r3t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[1]~I (
	.datain(\reg3|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[1]));
// synopsys translate_off
defparam \r3t[1]~I .input_async_reset = "none";
defparam \r3t[1]~I .input_power_up = "low";
defparam \r3t[1]~I .input_register_mode = "none";
defparam \r3t[1]~I .input_sync_reset = "none";
defparam \r3t[1]~I .oe_async_reset = "none";
defparam \r3t[1]~I .oe_power_up = "low";
defparam \r3t[1]~I .oe_register_mode = "none";
defparam \r3t[1]~I .oe_sync_reset = "none";
defparam \r3t[1]~I .operation_mode = "output";
defparam \r3t[1]~I .output_async_reset = "none";
defparam \r3t[1]~I .output_power_up = "low";
defparam \r3t[1]~I .output_register_mode = "none";
defparam \r3t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[2]~I (
	.datain(\reg3|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[2]));
// synopsys translate_off
defparam \r3t[2]~I .input_async_reset = "none";
defparam \r3t[2]~I .input_power_up = "low";
defparam \r3t[2]~I .input_register_mode = "none";
defparam \r3t[2]~I .input_sync_reset = "none";
defparam \r3t[2]~I .oe_async_reset = "none";
defparam \r3t[2]~I .oe_power_up = "low";
defparam \r3t[2]~I .oe_register_mode = "none";
defparam \r3t[2]~I .oe_sync_reset = "none";
defparam \r3t[2]~I .operation_mode = "output";
defparam \r3t[2]~I .output_async_reset = "none";
defparam \r3t[2]~I .output_power_up = "low";
defparam \r3t[2]~I .output_register_mode = "none";
defparam \r3t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[3]~I (
	.datain(\reg3|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[3]));
// synopsys translate_off
defparam \r3t[3]~I .input_async_reset = "none";
defparam \r3t[3]~I .input_power_up = "low";
defparam \r3t[3]~I .input_register_mode = "none";
defparam \r3t[3]~I .input_sync_reset = "none";
defparam \r3t[3]~I .oe_async_reset = "none";
defparam \r3t[3]~I .oe_power_up = "low";
defparam \r3t[3]~I .oe_register_mode = "none";
defparam \r3t[3]~I .oe_sync_reset = "none";
defparam \r3t[3]~I .operation_mode = "output";
defparam \r3t[3]~I .output_async_reset = "none";
defparam \r3t[3]~I .output_power_up = "low";
defparam \r3t[3]~I .output_register_mode = "none";
defparam \r3t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[4]~I (
	.datain(\reg3|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[4]));
// synopsys translate_off
defparam \r3t[4]~I .input_async_reset = "none";
defparam \r3t[4]~I .input_power_up = "low";
defparam \r3t[4]~I .input_register_mode = "none";
defparam \r3t[4]~I .input_sync_reset = "none";
defparam \r3t[4]~I .oe_async_reset = "none";
defparam \r3t[4]~I .oe_power_up = "low";
defparam \r3t[4]~I .oe_register_mode = "none";
defparam \r3t[4]~I .oe_sync_reset = "none";
defparam \r3t[4]~I .operation_mode = "output";
defparam \r3t[4]~I .output_async_reset = "none";
defparam \r3t[4]~I .output_power_up = "low";
defparam \r3t[4]~I .output_register_mode = "none";
defparam \r3t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[5]~I (
	.datain(\reg3|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[5]));
// synopsys translate_off
defparam \r3t[5]~I .input_async_reset = "none";
defparam \r3t[5]~I .input_power_up = "low";
defparam \r3t[5]~I .input_register_mode = "none";
defparam \r3t[5]~I .input_sync_reset = "none";
defparam \r3t[5]~I .oe_async_reset = "none";
defparam \r3t[5]~I .oe_power_up = "low";
defparam \r3t[5]~I .oe_register_mode = "none";
defparam \r3t[5]~I .oe_sync_reset = "none";
defparam \r3t[5]~I .operation_mode = "output";
defparam \r3t[5]~I .output_async_reset = "none";
defparam \r3t[5]~I .output_power_up = "low";
defparam \r3t[5]~I .output_register_mode = "none";
defparam \r3t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[6]~I (
	.datain(\reg3|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[6]));
// synopsys translate_off
defparam \r3t[6]~I .input_async_reset = "none";
defparam \r3t[6]~I .input_power_up = "low";
defparam \r3t[6]~I .input_register_mode = "none";
defparam \r3t[6]~I .input_sync_reset = "none";
defparam \r3t[6]~I .oe_async_reset = "none";
defparam \r3t[6]~I .oe_power_up = "low";
defparam \r3t[6]~I .oe_register_mode = "none";
defparam \r3t[6]~I .oe_sync_reset = "none";
defparam \r3t[6]~I .operation_mode = "output";
defparam \r3t[6]~I .output_async_reset = "none";
defparam \r3t[6]~I .output_power_up = "low";
defparam \r3t[6]~I .output_register_mode = "none";
defparam \r3t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[7]~I (
	.datain(\reg3|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[7]));
// synopsys translate_off
defparam \r3t[7]~I .input_async_reset = "none";
defparam \r3t[7]~I .input_power_up = "low";
defparam \r3t[7]~I .input_register_mode = "none";
defparam \r3t[7]~I .input_sync_reset = "none";
defparam \r3t[7]~I .oe_async_reset = "none";
defparam \r3t[7]~I .oe_power_up = "low";
defparam \r3t[7]~I .oe_register_mode = "none";
defparam \r3t[7]~I .oe_sync_reset = "none";
defparam \r3t[7]~I .operation_mode = "output";
defparam \r3t[7]~I .output_async_reset = "none";
defparam \r3t[7]~I .output_power_up = "low";
defparam \r3t[7]~I .output_register_mode = "none";
defparam \r3t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[8]~I (
	.datain(\reg3|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[8]));
// synopsys translate_off
defparam \r3t[8]~I .input_async_reset = "none";
defparam \r3t[8]~I .input_power_up = "low";
defparam \r3t[8]~I .input_register_mode = "none";
defparam \r3t[8]~I .input_sync_reset = "none";
defparam \r3t[8]~I .oe_async_reset = "none";
defparam \r3t[8]~I .oe_power_up = "low";
defparam \r3t[8]~I .oe_register_mode = "none";
defparam \r3t[8]~I .oe_sync_reset = "none";
defparam \r3t[8]~I .operation_mode = "output";
defparam \r3t[8]~I .output_async_reset = "none";
defparam \r3t[8]~I .output_power_up = "low";
defparam \r3t[8]~I .output_register_mode = "none";
defparam \r3t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[9]~I (
	.datain(\reg3|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[9]));
// synopsys translate_off
defparam \r3t[9]~I .input_async_reset = "none";
defparam \r3t[9]~I .input_power_up = "low";
defparam \r3t[9]~I .input_register_mode = "none";
defparam \r3t[9]~I .input_sync_reset = "none";
defparam \r3t[9]~I .oe_async_reset = "none";
defparam \r3t[9]~I .oe_power_up = "low";
defparam \r3t[9]~I .oe_register_mode = "none";
defparam \r3t[9]~I .oe_sync_reset = "none";
defparam \r3t[9]~I .operation_mode = "output";
defparam \r3t[9]~I .output_async_reset = "none";
defparam \r3t[9]~I .output_power_up = "low";
defparam \r3t[9]~I .output_register_mode = "none";
defparam \r3t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[10]~I (
	.datain(\reg3|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[10]));
// synopsys translate_off
defparam \r3t[10]~I .input_async_reset = "none";
defparam \r3t[10]~I .input_power_up = "low";
defparam \r3t[10]~I .input_register_mode = "none";
defparam \r3t[10]~I .input_sync_reset = "none";
defparam \r3t[10]~I .oe_async_reset = "none";
defparam \r3t[10]~I .oe_power_up = "low";
defparam \r3t[10]~I .oe_register_mode = "none";
defparam \r3t[10]~I .oe_sync_reset = "none";
defparam \r3t[10]~I .operation_mode = "output";
defparam \r3t[10]~I .output_async_reset = "none";
defparam \r3t[10]~I .output_power_up = "low";
defparam \r3t[10]~I .output_register_mode = "none";
defparam \r3t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[11]~I (
	.datain(\reg3|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[11]));
// synopsys translate_off
defparam \r3t[11]~I .input_async_reset = "none";
defparam \r3t[11]~I .input_power_up = "low";
defparam \r3t[11]~I .input_register_mode = "none";
defparam \r3t[11]~I .input_sync_reset = "none";
defparam \r3t[11]~I .oe_async_reset = "none";
defparam \r3t[11]~I .oe_power_up = "low";
defparam \r3t[11]~I .oe_register_mode = "none";
defparam \r3t[11]~I .oe_sync_reset = "none";
defparam \r3t[11]~I .operation_mode = "output";
defparam \r3t[11]~I .output_async_reset = "none";
defparam \r3t[11]~I .output_power_up = "low";
defparam \r3t[11]~I .output_register_mode = "none";
defparam \r3t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[12]~I (
	.datain(\reg3|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[12]));
// synopsys translate_off
defparam \r3t[12]~I .input_async_reset = "none";
defparam \r3t[12]~I .input_power_up = "low";
defparam \r3t[12]~I .input_register_mode = "none";
defparam \r3t[12]~I .input_sync_reset = "none";
defparam \r3t[12]~I .oe_async_reset = "none";
defparam \r3t[12]~I .oe_power_up = "low";
defparam \r3t[12]~I .oe_register_mode = "none";
defparam \r3t[12]~I .oe_sync_reset = "none";
defparam \r3t[12]~I .operation_mode = "output";
defparam \r3t[12]~I .output_async_reset = "none";
defparam \r3t[12]~I .output_power_up = "low";
defparam \r3t[12]~I .output_register_mode = "none";
defparam \r3t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[13]~I (
	.datain(\reg3|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[13]));
// synopsys translate_off
defparam \r3t[13]~I .input_async_reset = "none";
defparam \r3t[13]~I .input_power_up = "low";
defparam \r3t[13]~I .input_register_mode = "none";
defparam \r3t[13]~I .input_sync_reset = "none";
defparam \r3t[13]~I .oe_async_reset = "none";
defparam \r3t[13]~I .oe_power_up = "low";
defparam \r3t[13]~I .oe_register_mode = "none";
defparam \r3t[13]~I .oe_sync_reset = "none";
defparam \r3t[13]~I .operation_mode = "output";
defparam \r3t[13]~I .output_async_reset = "none";
defparam \r3t[13]~I .output_power_up = "low";
defparam \r3t[13]~I .output_register_mode = "none";
defparam \r3t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[14]~I (
	.datain(\reg3|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[14]));
// synopsys translate_off
defparam \r3t[14]~I .input_async_reset = "none";
defparam \r3t[14]~I .input_power_up = "low";
defparam \r3t[14]~I .input_register_mode = "none";
defparam \r3t[14]~I .input_sync_reset = "none";
defparam \r3t[14]~I .oe_async_reset = "none";
defparam \r3t[14]~I .oe_power_up = "low";
defparam \r3t[14]~I .oe_register_mode = "none";
defparam \r3t[14]~I .oe_sync_reset = "none";
defparam \r3t[14]~I .operation_mode = "output";
defparam \r3t[14]~I .output_async_reset = "none";
defparam \r3t[14]~I .output_power_up = "low";
defparam \r3t[14]~I .output_register_mode = "none";
defparam \r3t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3t[15]~I (
	.datain(\reg3|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3t[15]));
// synopsys translate_off
defparam \r3t[15]~I .input_async_reset = "none";
defparam \r3t[15]~I .input_power_up = "low";
defparam \r3t[15]~I .input_register_mode = "none";
defparam \r3t[15]~I .input_sync_reset = "none";
defparam \r3t[15]~I .oe_async_reset = "none";
defparam \r3t[15]~I .oe_power_up = "low";
defparam \r3t[15]~I .oe_register_mode = "none";
defparam \r3t[15]~I .oe_sync_reset = "none";
defparam \r3t[15]~I .operation_mode = "output";
defparam \r3t[15]~I .output_async_reset = "none";
defparam \r3t[15]~I .output_power_up = "low";
defparam \r3t[15]~I .output_register_mode = "none";
defparam \r3t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[0]~I (
	.datain(\reg7|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[0]));
// synopsys translate_off
defparam \r7t[0]~I .input_async_reset = "none";
defparam \r7t[0]~I .input_power_up = "low";
defparam \r7t[0]~I .input_register_mode = "none";
defparam \r7t[0]~I .input_sync_reset = "none";
defparam \r7t[0]~I .oe_async_reset = "none";
defparam \r7t[0]~I .oe_power_up = "low";
defparam \r7t[0]~I .oe_register_mode = "none";
defparam \r7t[0]~I .oe_sync_reset = "none";
defparam \r7t[0]~I .operation_mode = "output";
defparam \r7t[0]~I .output_async_reset = "none";
defparam \r7t[0]~I .output_power_up = "low";
defparam \r7t[0]~I .output_register_mode = "none";
defparam \r7t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[1]~I (
	.datain(\reg7|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[1]));
// synopsys translate_off
defparam \r7t[1]~I .input_async_reset = "none";
defparam \r7t[1]~I .input_power_up = "low";
defparam \r7t[1]~I .input_register_mode = "none";
defparam \r7t[1]~I .input_sync_reset = "none";
defparam \r7t[1]~I .oe_async_reset = "none";
defparam \r7t[1]~I .oe_power_up = "low";
defparam \r7t[1]~I .oe_register_mode = "none";
defparam \r7t[1]~I .oe_sync_reset = "none";
defparam \r7t[1]~I .operation_mode = "output";
defparam \r7t[1]~I .output_async_reset = "none";
defparam \r7t[1]~I .output_power_up = "low";
defparam \r7t[1]~I .output_register_mode = "none";
defparam \r7t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[2]~I (
	.datain(\reg7|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[2]));
// synopsys translate_off
defparam \r7t[2]~I .input_async_reset = "none";
defparam \r7t[2]~I .input_power_up = "low";
defparam \r7t[2]~I .input_register_mode = "none";
defparam \r7t[2]~I .input_sync_reset = "none";
defparam \r7t[2]~I .oe_async_reset = "none";
defparam \r7t[2]~I .oe_power_up = "low";
defparam \r7t[2]~I .oe_register_mode = "none";
defparam \r7t[2]~I .oe_sync_reset = "none";
defparam \r7t[2]~I .operation_mode = "output";
defparam \r7t[2]~I .output_async_reset = "none";
defparam \r7t[2]~I .output_power_up = "low";
defparam \r7t[2]~I .output_register_mode = "none";
defparam \r7t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[3]~I (
	.datain(\reg7|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[3]));
// synopsys translate_off
defparam \r7t[3]~I .input_async_reset = "none";
defparam \r7t[3]~I .input_power_up = "low";
defparam \r7t[3]~I .input_register_mode = "none";
defparam \r7t[3]~I .input_sync_reset = "none";
defparam \r7t[3]~I .oe_async_reset = "none";
defparam \r7t[3]~I .oe_power_up = "low";
defparam \r7t[3]~I .oe_register_mode = "none";
defparam \r7t[3]~I .oe_sync_reset = "none";
defparam \r7t[3]~I .operation_mode = "output";
defparam \r7t[3]~I .output_async_reset = "none";
defparam \r7t[3]~I .output_power_up = "low";
defparam \r7t[3]~I .output_register_mode = "none";
defparam \r7t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[4]~I (
	.datain(\reg7|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[4]));
// synopsys translate_off
defparam \r7t[4]~I .input_async_reset = "none";
defparam \r7t[4]~I .input_power_up = "low";
defparam \r7t[4]~I .input_register_mode = "none";
defparam \r7t[4]~I .input_sync_reset = "none";
defparam \r7t[4]~I .oe_async_reset = "none";
defparam \r7t[4]~I .oe_power_up = "low";
defparam \r7t[4]~I .oe_register_mode = "none";
defparam \r7t[4]~I .oe_sync_reset = "none";
defparam \r7t[4]~I .operation_mode = "output";
defparam \r7t[4]~I .output_async_reset = "none";
defparam \r7t[4]~I .output_power_up = "low";
defparam \r7t[4]~I .output_register_mode = "none";
defparam \r7t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[5]~I (
	.datain(\reg7|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[5]));
// synopsys translate_off
defparam \r7t[5]~I .input_async_reset = "none";
defparam \r7t[5]~I .input_power_up = "low";
defparam \r7t[5]~I .input_register_mode = "none";
defparam \r7t[5]~I .input_sync_reset = "none";
defparam \r7t[5]~I .oe_async_reset = "none";
defparam \r7t[5]~I .oe_power_up = "low";
defparam \r7t[5]~I .oe_register_mode = "none";
defparam \r7t[5]~I .oe_sync_reset = "none";
defparam \r7t[5]~I .operation_mode = "output";
defparam \r7t[5]~I .output_async_reset = "none";
defparam \r7t[5]~I .output_power_up = "low";
defparam \r7t[5]~I .output_register_mode = "none";
defparam \r7t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[6]~I (
	.datain(\reg7|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[6]));
// synopsys translate_off
defparam \r7t[6]~I .input_async_reset = "none";
defparam \r7t[6]~I .input_power_up = "low";
defparam \r7t[6]~I .input_register_mode = "none";
defparam \r7t[6]~I .input_sync_reset = "none";
defparam \r7t[6]~I .oe_async_reset = "none";
defparam \r7t[6]~I .oe_power_up = "low";
defparam \r7t[6]~I .oe_register_mode = "none";
defparam \r7t[6]~I .oe_sync_reset = "none";
defparam \r7t[6]~I .operation_mode = "output";
defparam \r7t[6]~I .output_async_reset = "none";
defparam \r7t[6]~I .output_power_up = "low";
defparam \r7t[6]~I .output_register_mode = "none";
defparam \r7t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[7]~I (
	.datain(\reg7|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[7]));
// synopsys translate_off
defparam \r7t[7]~I .input_async_reset = "none";
defparam \r7t[7]~I .input_power_up = "low";
defparam \r7t[7]~I .input_register_mode = "none";
defparam \r7t[7]~I .input_sync_reset = "none";
defparam \r7t[7]~I .oe_async_reset = "none";
defparam \r7t[7]~I .oe_power_up = "low";
defparam \r7t[7]~I .oe_register_mode = "none";
defparam \r7t[7]~I .oe_sync_reset = "none";
defparam \r7t[7]~I .operation_mode = "output";
defparam \r7t[7]~I .output_async_reset = "none";
defparam \r7t[7]~I .output_power_up = "low";
defparam \r7t[7]~I .output_register_mode = "none";
defparam \r7t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[8]~I (
	.datain(\reg7|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[8]));
// synopsys translate_off
defparam \r7t[8]~I .input_async_reset = "none";
defparam \r7t[8]~I .input_power_up = "low";
defparam \r7t[8]~I .input_register_mode = "none";
defparam \r7t[8]~I .input_sync_reset = "none";
defparam \r7t[8]~I .oe_async_reset = "none";
defparam \r7t[8]~I .oe_power_up = "low";
defparam \r7t[8]~I .oe_register_mode = "none";
defparam \r7t[8]~I .oe_sync_reset = "none";
defparam \r7t[8]~I .operation_mode = "output";
defparam \r7t[8]~I .output_async_reset = "none";
defparam \r7t[8]~I .output_power_up = "low";
defparam \r7t[8]~I .output_register_mode = "none";
defparam \r7t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[9]~I (
	.datain(\reg7|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[9]));
// synopsys translate_off
defparam \r7t[9]~I .input_async_reset = "none";
defparam \r7t[9]~I .input_power_up = "low";
defparam \r7t[9]~I .input_register_mode = "none";
defparam \r7t[9]~I .input_sync_reset = "none";
defparam \r7t[9]~I .oe_async_reset = "none";
defparam \r7t[9]~I .oe_power_up = "low";
defparam \r7t[9]~I .oe_register_mode = "none";
defparam \r7t[9]~I .oe_sync_reset = "none";
defparam \r7t[9]~I .operation_mode = "output";
defparam \r7t[9]~I .output_async_reset = "none";
defparam \r7t[9]~I .output_power_up = "low";
defparam \r7t[9]~I .output_register_mode = "none";
defparam \r7t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[10]~I (
	.datain(\reg7|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[10]));
// synopsys translate_off
defparam \r7t[10]~I .input_async_reset = "none";
defparam \r7t[10]~I .input_power_up = "low";
defparam \r7t[10]~I .input_register_mode = "none";
defparam \r7t[10]~I .input_sync_reset = "none";
defparam \r7t[10]~I .oe_async_reset = "none";
defparam \r7t[10]~I .oe_power_up = "low";
defparam \r7t[10]~I .oe_register_mode = "none";
defparam \r7t[10]~I .oe_sync_reset = "none";
defparam \r7t[10]~I .operation_mode = "output";
defparam \r7t[10]~I .output_async_reset = "none";
defparam \r7t[10]~I .output_power_up = "low";
defparam \r7t[10]~I .output_register_mode = "none";
defparam \r7t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[11]~I (
	.datain(\reg7|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[11]));
// synopsys translate_off
defparam \r7t[11]~I .input_async_reset = "none";
defparam \r7t[11]~I .input_power_up = "low";
defparam \r7t[11]~I .input_register_mode = "none";
defparam \r7t[11]~I .input_sync_reset = "none";
defparam \r7t[11]~I .oe_async_reset = "none";
defparam \r7t[11]~I .oe_power_up = "low";
defparam \r7t[11]~I .oe_register_mode = "none";
defparam \r7t[11]~I .oe_sync_reset = "none";
defparam \r7t[11]~I .operation_mode = "output";
defparam \r7t[11]~I .output_async_reset = "none";
defparam \r7t[11]~I .output_power_up = "low";
defparam \r7t[11]~I .output_register_mode = "none";
defparam \r7t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[12]~I (
	.datain(\reg7|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[12]));
// synopsys translate_off
defparam \r7t[12]~I .input_async_reset = "none";
defparam \r7t[12]~I .input_power_up = "low";
defparam \r7t[12]~I .input_register_mode = "none";
defparam \r7t[12]~I .input_sync_reset = "none";
defparam \r7t[12]~I .oe_async_reset = "none";
defparam \r7t[12]~I .oe_power_up = "low";
defparam \r7t[12]~I .oe_register_mode = "none";
defparam \r7t[12]~I .oe_sync_reset = "none";
defparam \r7t[12]~I .operation_mode = "output";
defparam \r7t[12]~I .output_async_reset = "none";
defparam \r7t[12]~I .output_power_up = "low";
defparam \r7t[12]~I .output_register_mode = "none";
defparam \r7t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[13]~I (
	.datain(\reg7|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[13]));
// synopsys translate_off
defparam \r7t[13]~I .input_async_reset = "none";
defparam \r7t[13]~I .input_power_up = "low";
defparam \r7t[13]~I .input_register_mode = "none";
defparam \r7t[13]~I .input_sync_reset = "none";
defparam \r7t[13]~I .oe_async_reset = "none";
defparam \r7t[13]~I .oe_power_up = "low";
defparam \r7t[13]~I .oe_register_mode = "none";
defparam \r7t[13]~I .oe_sync_reset = "none";
defparam \r7t[13]~I .operation_mode = "output";
defparam \r7t[13]~I .output_async_reset = "none";
defparam \r7t[13]~I .output_power_up = "low";
defparam \r7t[13]~I .output_register_mode = "none";
defparam \r7t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[14]~I (
	.datain(\reg7|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[14]));
// synopsys translate_off
defparam \r7t[14]~I .input_async_reset = "none";
defparam \r7t[14]~I .input_power_up = "low";
defparam \r7t[14]~I .input_register_mode = "none";
defparam \r7t[14]~I .input_sync_reset = "none";
defparam \r7t[14]~I .oe_async_reset = "none";
defparam \r7t[14]~I .oe_power_up = "low";
defparam \r7t[14]~I .oe_register_mode = "none";
defparam \r7t[14]~I .oe_sync_reset = "none";
defparam \r7t[14]~I .operation_mode = "output";
defparam \r7t[14]~I .output_async_reset = "none";
defparam \r7t[14]~I .output_power_up = "low";
defparam \r7t[14]~I .output_register_mode = "none";
defparam \r7t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r7t[15]~I (
	.datain(\reg7|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r7t[15]));
// synopsys translate_off
defparam \r7t[15]~I .input_async_reset = "none";
defparam \r7t[15]~I .input_power_up = "low";
defparam \r7t[15]~I .input_register_mode = "none";
defparam \r7t[15]~I .input_sync_reset = "none";
defparam \r7t[15]~I .oe_async_reset = "none";
defparam \r7t[15]~I .oe_power_up = "low";
defparam \r7t[15]~I .oe_register_mode = "none";
defparam \r7t[15]~I .oe_sync_reset = "none";
defparam \r7t[15]~I .operation_mode = "output";
defparam \r7t[15]~I .output_async_reset = "none";
defparam \r7t[15]~I .output_power_up = "low";
defparam \r7t[15]~I .output_register_mode = "none";
defparam \r7t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[0]~I (
	.datain(\memoria_intrucao~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[0]));
// synopsys translate_off
defparam \irt[0]~I .input_async_reset = "none";
defparam \irt[0]~I .input_power_up = "low";
defparam \irt[0]~I .input_register_mode = "none";
defparam \irt[0]~I .input_sync_reset = "none";
defparam \irt[0]~I .oe_async_reset = "none";
defparam \irt[0]~I .oe_power_up = "low";
defparam \irt[0]~I .oe_register_mode = "none";
defparam \irt[0]~I .oe_sync_reset = "none";
defparam \irt[0]~I .operation_mode = "output";
defparam \irt[0]~I .output_async_reset = "none";
defparam \irt[0]~I .output_power_up = "low";
defparam \irt[0]~I .output_register_mode = "none";
defparam \irt[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[1]~I (
	.datain(\memoria_intrucao~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[1]));
// synopsys translate_off
defparam \irt[1]~I .input_async_reset = "none";
defparam \irt[1]~I .input_power_up = "low";
defparam \irt[1]~I .input_register_mode = "none";
defparam \irt[1]~I .input_sync_reset = "none";
defparam \irt[1]~I .oe_async_reset = "none";
defparam \irt[1]~I .oe_power_up = "low";
defparam \irt[1]~I .oe_register_mode = "none";
defparam \irt[1]~I .oe_sync_reset = "none";
defparam \irt[1]~I .operation_mode = "output";
defparam \irt[1]~I .output_async_reset = "none";
defparam \irt[1]~I .output_power_up = "low";
defparam \irt[1]~I .output_register_mode = "none";
defparam \irt[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[2]));
// synopsys translate_off
defparam \irt[2]~I .input_async_reset = "none";
defparam \irt[2]~I .input_power_up = "low";
defparam \irt[2]~I .input_register_mode = "none";
defparam \irt[2]~I .input_sync_reset = "none";
defparam \irt[2]~I .oe_async_reset = "none";
defparam \irt[2]~I .oe_power_up = "low";
defparam \irt[2]~I .oe_register_mode = "none";
defparam \irt[2]~I .oe_sync_reset = "none";
defparam \irt[2]~I .operation_mode = "output";
defparam \irt[2]~I .output_async_reset = "none";
defparam \irt[2]~I .output_power_up = "low";
defparam \irt[2]~I .output_register_mode = "none";
defparam \irt[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[3]~I (
	.datain(\memoria_intrucao~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[3]));
// synopsys translate_off
defparam \irt[3]~I .input_async_reset = "none";
defparam \irt[3]~I .input_power_up = "low";
defparam \irt[3]~I .input_register_mode = "none";
defparam \irt[3]~I .input_sync_reset = "none";
defparam \irt[3]~I .oe_async_reset = "none";
defparam \irt[3]~I .oe_power_up = "low";
defparam \irt[3]~I .oe_register_mode = "none";
defparam \irt[3]~I .oe_sync_reset = "none";
defparam \irt[3]~I .operation_mode = "output";
defparam \irt[3]~I .output_async_reset = "none";
defparam \irt[3]~I .output_power_up = "low";
defparam \irt[3]~I .output_register_mode = "none";
defparam \irt[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[4]~I (
	.datain(\memoria_intrucao~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[4]));
// synopsys translate_off
defparam \irt[4]~I .input_async_reset = "none";
defparam \irt[4]~I .input_power_up = "low";
defparam \irt[4]~I .input_register_mode = "none";
defparam \irt[4]~I .input_sync_reset = "none";
defparam \irt[4]~I .oe_async_reset = "none";
defparam \irt[4]~I .oe_power_up = "low";
defparam \irt[4]~I .oe_register_mode = "none";
defparam \irt[4]~I .oe_sync_reset = "none";
defparam \irt[4]~I .operation_mode = "output";
defparam \irt[4]~I .output_async_reset = "none";
defparam \irt[4]~I .output_power_up = "low";
defparam \irt[4]~I .output_register_mode = "none";
defparam \irt[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[5]));
// synopsys translate_off
defparam \irt[5]~I .input_async_reset = "none";
defparam \irt[5]~I .input_power_up = "low";
defparam \irt[5]~I .input_register_mode = "none";
defparam \irt[5]~I .input_sync_reset = "none";
defparam \irt[5]~I .oe_async_reset = "none";
defparam \irt[5]~I .oe_power_up = "low";
defparam \irt[5]~I .oe_register_mode = "none";
defparam \irt[5]~I .oe_sync_reset = "none";
defparam \irt[5]~I .operation_mode = "output";
defparam \irt[5]~I .output_async_reset = "none";
defparam \irt[5]~I .output_power_up = "low";
defparam \irt[5]~I .output_register_mode = "none";
defparam \irt[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[6]~I (
	.datain(!\memoria_intrucao~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[6]));
// synopsys translate_off
defparam \irt[6]~I .input_async_reset = "none";
defparam \irt[6]~I .input_power_up = "low";
defparam \irt[6]~I .input_register_mode = "none";
defparam \irt[6]~I .input_sync_reset = "none";
defparam \irt[6]~I .oe_async_reset = "none";
defparam \irt[6]~I .oe_power_up = "low";
defparam \irt[6]~I .oe_register_mode = "none";
defparam \irt[6]~I .oe_sync_reset = "none";
defparam \irt[6]~I .operation_mode = "output";
defparam \irt[6]~I .output_async_reset = "none";
defparam \irt[6]~I .output_power_up = "low";
defparam \irt[6]~I .output_register_mode = "none";
defparam \irt[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[7]~I (
	.datain(\memoria_intrucao~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[7]));
// synopsys translate_off
defparam \irt[7]~I .input_async_reset = "none";
defparam \irt[7]~I .input_power_up = "low";
defparam \irt[7]~I .input_register_mode = "none";
defparam \irt[7]~I .input_sync_reset = "none";
defparam \irt[7]~I .oe_async_reset = "none";
defparam \irt[7]~I .oe_power_up = "low";
defparam \irt[7]~I .oe_register_mode = "none";
defparam \irt[7]~I .oe_sync_reset = "none";
defparam \irt[7]~I .operation_mode = "output";
defparam \irt[7]~I .output_async_reset = "none";
defparam \irt[7]~I .output_power_up = "low";
defparam \irt[7]~I .output_register_mode = "none";
defparam \irt[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[8]~I (
	.datain(\memoria_intrucao~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[8]));
// synopsys translate_off
defparam \irt[8]~I .input_async_reset = "none";
defparam \irt[8]~I .input_power_up = "low";
defparam \irt[8]~I .input_register_mode = "none";
defparam \irt[8]~I .input_sync_reset = "none";
defparam \irt[8]~I .oe_async_reset = "none";
defparam \irt[8]~I .oe_power_up = "low";
defparam \irt[8]~I .oe_register_mode = "none";
defparam \irt[8]~I .oe_sync_reset = "none";
defparam \irt[8]~I .operation_mode = "output";
defparam \irt[8]~I .output_async_reset = "none";
defparam \irt[8]~I .output_power_up = "low";
defparam \irt[8]~I .output_register_mode = "none";
defparam \irt[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \irt[9]~I (
	.datain(\memoria_intrucao~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(irt[9]));
// synopsys translate_off
defparam \irt[9]~I .input_async_reset = "none";
defparam \irt[9]~I .input_power_up = "low";
defparam \irt[9]~I .input_register_mode = "none";
defparam \irt[9]~I .input_sync_reset = "none";
defparam \irt[9]~I .oe_async_reset = "none";
defparam \irt[9]~I .oe_power_up = "low";
defparam \irt[9]~I .oe_register_mode = "none";
defparam \irt[9]~I .oe_sync_reset = "none";
defparam \irt[9]~I .operation_mode = "output";
defparam \irt[9]~I .output_async_reset = "none";
defparam \irt[9]~I .output_power_up = "low";
defparam \irt[9]~I .output_register_mode = "none";
defparam \irt[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[0]));
// synopsys translate_off
defparam \sp[0]~I .input_async_reset = "none";
defparam \sp[0]~I .input_power_up = "low";
defparam \sp[0]~I .input_register_mode = "none";
defparam \sp[0]~I .input_sync_reset = "none";
defparam \sp[0]~I .oe_async_reset = "none";
defparam \sp[0]~I .oe_power_up = "low";
defparam \sp[0]~I .oe_register_mode = "none";
defparam \sp[0]~I .oe_sync_reset = "none";
defparam \sp[0]~I .operation_mode = "output";
defparam \sp[0]~I .output_async_reset = "none";
defparam \sp[0]~I .output_power_up = "low";
defparam \sp[0]~I .output_register_mode = "none";
defparam \sp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[1]));
// synopsys translate_off
defparam \sp[1]~I .input_async_reset = "none";
defparam \sp[1]~I .input_power_up = "low";
defparam \sp[1]~I .input_register_mode = "none";
defparam \sp[1]~I .input_sync_reset = "none";
defparam \sp[1]~I .oe_async_reset = "none";
defparam \sp[1]~I .oe_power_up = "low";
defparam \sp[1]~I .oe_register_mode = "none";
defparam \sp[1]~I .oe_sync_reset = "none";
defparam \sp[1]~I .operation_mode = "output";
defparam \sp[1]~I .output_async_reset = "none";
defparam \sp[1]~I .output_power_up = "low";
defparam \sp[1]~I .output_register_mode = "none";
defparam \sp[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[2]));
// synopsys translate_off
defparam \sp[2]~I .input_async_reset = "none";
defparam \sp[2]~I .input_power_up = "low";
defparam \sp[2]~I .input_register_mode = "none";
defparam \sp[2]~I .input_sync_reset = "none";
defparam \sp[2]~I .oe_async_reset = "none";
defparam \sp[2]~I .oe_power_up = "low";
defparam \sp[2]~I .oe_register_mode = "none";
defparam \sp[2]~I .oe_sync_reset = "none";
defparam \sp[2]~I .operation_mode = "output";
defparam \sp[2]~I .output_async_reset = "none";
defparam \sp[2]~I .output_power_up = "low";
defparam \sp[2]~I .output_register_mode = "none";
defparam \sp[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[3]));
// synopsys translate_off
defparam \sp[3]~I .input_async_reset = "none";
defparam \sp[3]~I .input_power_up = "low";
defparam \sp[3]~I .input_register_mode = "none";
defparam \sp[3]~I .input_sync_reset = "none";
defparam \sp[3]~I .oe_async_reset = "none";
defparam \sp[3]~I .oe_power_up = "low";
defparam \sp[3]~I .oe_register_mode = "none";
defparam \sp[3]~I .oe_sync_reset = "none";
defparam \sp[3]~I .operation_mode = "output";
defparam \sp[3]~I .output_async_reset = "none";
defparam \sp[3]~I .output_power_up = "low";
defparam \sp[3]~I .output_register_mode = "none";
defparam \sp[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[4]));
// synopsys translate_off
defparam \sp[4]~I .input_async_reset = "none";
defparam \sp[4]~I .input_power_up = "low";
defparam \sp[4]~I .input_register_mode = "none";
defparam \sp[4]~I .input_sync_reset = "none";
defparam \sp[4]~I .oe_async_reset = "none";
defparam \sp[4]~I .oe_power_up = "low";
defparam \sp[4]~I .oe_register_mode = "none";
defparam \sp[4]~I .oe_sync_reset = "none";
defparam \sp[4]~I .operation_mode = "output";
defparam \sp[4]~I .output_async_reset = "none";
defparam \sp[4]~I .output_power_up = "low";
defparam \sp[4]~I .output_register_mode = "none";
defparam \sp[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[5]));
// synopsys translate_off
defparam \sp[5]~I .input_async_reset = "none";
defparam \sp[5]~I .input_power_up = "low";
defparam \sp[5]~I .input_register_mode = "none";
defparam \sp[5]~I .input_sync_reset = "none";
defparam \sp[5]~I .oe_async_reset = "none";
defparam \sp[5]~I .oe_power_up = "low";
defparam \sp[5]~I .oe_register_mode = "none";
defparam \sp[5]~I .oe_sync_reset = "none";
defparam \sp[5]~I .operation_mode = "output";
defparam \sp[5]~I .output_async_reset = "none";
defparam \sp[5]~I .output_power_up = "low";
defparam \sp[5]~I .output_register_mode = "none";
defparam \sp[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[6]));
// synopsys translate_off
defparam \sp[6]~I .input_async_reset = "none";
defparam \sp[6]~I .input_power_up = "low";
defparam \sp[6]~I .input_register_mode = "none";
defparam \sp[6]~I .input_sync_reset = "none";
defparam \sp[6]~I .oe_async_reset = "none";
defparam \sp[6]~I .oe_power_up = "low";
defparam \sp[6]~I .oe_register_mode = "none";
defparam \sp[6]~I .oe_sync_reset = "none";
defparam \sp[6]~I .operation_mode = "output";
defparam \sp[6]~I .output_async_reset = "none";
defparam \sp[6]~I .output_power_up = "low";
defparam \sp[6]~I .output_register_mode = "none";
defparam \sp[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[7]));
// synopsys translate_off
defparam \sp[7]~I .input_async_reset = "none";
defparam \sp[7]~I .input_power_up = "low";
defparam \sp[7]~I .input_register_mode = "none";
defparam \sp[7]~I .input_sync_reset = "none";
defparam \sp[7]~I .oe_async_reset = "none";
defparam \sp[7]~I .oe_power_up = "low";
defparam \sp[7]~I .oe_register_mode = "none";
defparam \sp[7]~I .oe_sync_reset = "none";
defparam \sp[7]~I .operation_mode = "output";
defparam \sp[7]~I .output_async_reset = "none";
defparam \sp[7]~I .output_power_up = "low";
defparam \sp[7]~I .output_register_mode = "none";
defparam \sp[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[8]));
// synopsys translate_off
defparam \sp[8]~I .input_async_reset = "none";
defparam \sp[8]~I .input_power_up = "low";
defparam \sp[8]~I .input_register_mode = "none";
defparam \sp[8]~I .input_sync_reset = "none";
defparam \sp[8]~I .oe_async_reset = "none";
defparam \sp[8]~I .oe_power_up = "low";
defparam \sp[8]~I .oe_register_mode = "none";
defparam \sp[8]~I .oe_sync_reset = "none";
defparam \sp[8]~I .operation_mode = "output";
defparam \sp[8]~I .output_async_reset = "none";
defparam \sp[8]~I .output_power_up = "low";
defparam \sp[8]~I .output_register_mode = "none";
defparam \sp[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[9]));
// synopsys translate_off
defparam \sp[9]~I .input_async_reset = "none";
defparam \sp[9]~I .input_power_up = "low";
defparam \sp[9]~I .input_register_mode = "none";
defparam \sp[9]~I .input_sync_reset = "none";
defparam \sp[9]~I .oe_async_reset = "none";
defparam \sp[9]~I .oe_power_up = "low";
defparam \sp[9]~I .oe_register_mode = "none";
defparam \sp[9]~I .oe_sync_reset = "none";
defparam \sp[9]~I .operation_mode = "output";
defparam \sp[9]~I .output_async_reset = "none";
defparam \sp[9]~I .output_power_up = "low";
defparam \sp[9]~I .output_register_mode = "none";
defparam \sp[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[10]));
// synopsys translate_off
defparam \sp[10]~I .input_async_reset = "none";
defparam \sp[10]~I .input_power_up = "low";
defparam \sp[10]~I .input_register_mode = "none";
defparam \sp[10]~I .input_sync_reset = "none";
defparam \sp[10]~I .oe_async_reset = "none";
defparam \sp[10]~I .oe_power_up = "low";
defparam \sp[10]~I .oe_register_mode = "none";
defparam \sp[10]~I .oe_sync_reset = "none";
defparam \sp[10]~I .operation_mode = "output";
defparam \sp[10]~I .output_async_reset = "none";
defparam \sp[10]~I .output_power_up = "low";
defparam \sp[10]~I .output_register_mode = "none";
defparam \sp[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[11]));
// synopsys translate_off
defparam \sp[11]~I .input_async_reset = "none";
defparam \sp[11]~I .input_power_up = "low";
defparam \sp[11]~I .input_register_mode = "none";
defparam \sp[11]~I .input_sync_reset = "none";
defparam \sp[11]~I .oe_async_reset = "none";
defparam \sp[11]~I .oe_power_up = "low";
defparam \sp[11]~I .oe_register_mode = "none";
defparam \sp[11]~I .oe_sync_reset = "none";
defparam \sp[11]~I .operation_mode = "output";
defparam \sp[11]~I .output_async_reset = "none";
defparam \sp[11]~I .output_power_up = "low";
defparam \sp[11]~I .output_register_mode = "none";
defparam \sp[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[12]));
// synopsys translate_off
defparam \sp[12]~I .input_async_reset = "none";
defparam \sp[12]~I .input_power_up = "low";
defparam \sp[12]~I .input_register_mode = "none";
defparam \sp[12]~I .input_sync_reset = "none";
defparam \sp[12]~I .oe_async_reset = "none";
defparam \sp[12]~I .oe_power_up = "low";
defparam \sp[12]~I .oe_register_mode = "none";
defparam \sp[12]~I .oe_sync_reset = "none";
defparam \sp[12]~I .operation_mode = "output";
defparam \sp[12]~I .output_async_reset = "none";
defparam \sp[12]~I .output_power_up = "low";
defparam \sp[12]~I .output_register_mode = "none";
defparam \sp[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[13]));
// synopsys translate_off
defparam \sp[13]~I .input_async_reset = "none";
defparam \sp[13]~I .input_power_up = "low";
defparam \sp[13]~I .input_register_mode = "none";
defparam \sp[13]~I .input_sync_reset = "none";
defparam \sp[13]~I .oe_async_reset = "none";
defparam \sp[13]~I .oe_power_up = "low";
defparam \sp[13]~I .oe_register_mode = "none";
defparam \sp[13]~I .oe_sync_reset = "none";
defparam \sp[13]~I .operation_mode = "output";
defparam \sp[13]~I .output_async_reset = "none";
defparam \sp[13]~I .output_power_up = "low";
defparam \sp[13]~I .output_register_mode = "none";
defparam \sp[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[14]));
// synopsys translate_off
defparam \sp[14]~I .input_async_reset = "none";
defparam \sp[14]~I .input_power_up = "low";
defparam \sp[14]~I .input_register_mode = "none";
defparam \sp[14]~I .input_sync_reset = "none";
defparam \sp[14]~I .oe_async_reset = "none";
defparam \sp[14]~I .oe_power_up = "low";
defparam \sp[14]~I .oe_register_mode = "none";
defparam \sp[14]~I .oe_sync_reset = "none";
defparam \sp[14]~I .operation_mode = "output";
defparam \sp[14]~I .output_async_reset = "none";
defparam \sp[14]~I .output_power_up = "low";
defparam \sp[14]~I .output_register_mode = "none";
defparam \sp[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sp[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[15]));
// synopsys translate_off
defparam \sp[15]~I .input_async_reset = "none";
defparam \sp[15]~I .input_power_up = "low";
defparam \sp[15]~I .input_register_mode = "none";
defparam \sp[15]~I .input_sync_reset = "none";
defparam \sp[15]~I .oe_async_reset = "none";
defparam \sp[15]~I .oe_power_up = "low";
defparam \sp[15]~I .oe_register_mode = "none";
defparam \sp[15]~I .oe_sync_reset = "none";
defparam \sp[15]~I .operation_mode = "output";
defparam \sp[15]~I .output_async_reset = "none";
defparam \sp[15]~I .output_power_up = "low";
defparam \sp[15]~I .output_register_mode = "none";
defparam \sp[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
