Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_rx.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_rx --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_rx.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\dma_rx --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: dma_rx: "Transforming system: dma_rx"
Info: dma_rx: "Naming system components in system: dma_rx"
Info: dma_rx: "Processing generation queue"
Info: dma_rx: "Generating: dma_rx"
Info: dma_rx: "Generating: dma_rx_altera_msgdma_181_sblzwoi"
Info: dma_rx: "Generating: dispatcher"
Info: dma_rx: "Generating: write_master"
Info: dma_rx: Done "dma_rx" with 4 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
