[INFO]: Run Directory: /openlane/designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Merging /openlane/designs/iiitb_siso/src/sky130_vsdinv.lef
[INFO]: Running Synthesis (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/floorplan/3-initial_fp.log)...
[WARNING]: Current core area is too small for a power grid. The power grid will be minimized.
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 40.94, CORE_HEIGHT to 40.8.
[INFO]: Running IO Placement...
[INFO]: Running Tap/Decap Insertion (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/floorplan/6-pdn.log)...
[INFO]: Performing Random Global Placement (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/placement/7-global.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/placement/8-resizer.log)...
[INFO]: Writing Verilog...
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/placement/10-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/placement/11-detailed.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/cts/12-cts.log)...
[INFO]: Writing Verilog...
[INFO]: Routing...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/routing/14-resizer.log)...
[INFO]: Writing Verilog...
[INFO]: Removing Buffers from Ports (If Applicable) (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/placement/16-remove_buffers.log)...
[INFO]: Running Detailed Placement (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/routing/17-diode_legalization.log)...
[INFO]: Running Global Routing...
[INFO]: Starting FastRoute Antenna Repair Iterations...
[INFO]: Running Fill Insertion (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/routing/19-fill.log)...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Routing (log: designs/iiitb_siso/runs/RUN_2022.09.20_09.07.06/logs/routing/21-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Writing Verilog...
