
SouthSide_0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017790  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000022fc  08017a60  08017a60  00018a60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019d5c  08019d5c  0001ad5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08019d64  08019d64  0001ad64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000008  08019d6c  08019d6c  0001ad6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f0  24000000  08019d74  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000ab88  240001f0  08019f64  0001b1f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2400ad78  08019f64  0001bd78  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001b1f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00053df8  00000000  00000000  0001b21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008b5d  00000000  00000000  0006f016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002ac0  00000000  00000000  00077b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000214b  00000000  00000000  0007a638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e4c6  00000000  00000000  0007c783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00037b5d  00000000  00000000  000bac49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0018d899  00000000  00000000  000f27a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0028003f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000cce4  00000000  00000000  00280084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000ab  00000000  00000000  0028cd68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001f0 	.word	0x240001f0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08017a48 	.word	0x08017a48

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001f4 	.word	0x240001f4
 800030c:	08017a48 	.word	0x08017a48

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>:
public:
	  AudioBuffer();
	  AudioBuffer(uint32_t numSamples, uint32_t numChannels);
	 ~AudioBuffer();

	  inline uint32_t		getNumSamples()		const noexcept  	{ return mNumSamples; }
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>:
	  inline uint32_t		getNumChannels()	const noexcept		{ return mNumChannels; }
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	4618      	mov	r0, r3
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>:
	  void					importAudio(float* ptr) noexcept;
	  void					exportAudio(float* ptr) noexcept;

	  void					normalizeAudioBuffer() noexcept;

	  inline const float*	getReadPointer  (int channelNumber) const noexcept  { return mAudioBuffer[channelNumber]; }
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	683a      	ldr	r2, [r7, #0]
 8000776:	3202      	adds	r2, #2
 8000778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800077c:	4618      	mov	r0, r3
 800077e:	370c      	adds	r7, #12
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>:
	  inline float* 	    getWritePointer (int channelNumber) const noexcept  { return mAudioBuffer[channelNumber]; }
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	3202      	adds	r2, #2
 8000798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800079c:	4618      	mov	r0, r3
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr

080007a8 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80007b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80007b6:	eef0 7ae7 	vabs.f32	s15, s15
 80007ba:	eeb0 0a67 	vmov.f32	s0, s15
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr

080007c8 <_ZL8CN_Delayv>:
	threadHalted,
};

// Delay loop
static void CN_Delay()
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
	uint32_t cnt;
	for (uint32_t i = 0; i < 1000000; ++i)
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	e00e      	b.n	80007f2 <_ZL8CN_Delayv+0x2a>
	{
		for (uint32_t j = 0; j < 10; ++j)
 80007d4:	2300      	movs	r3, #0
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	e005      	b.n	80007e6 <_ZL8CN_Delayv+0x1e>
		{
			++cnt;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	3301      	adds	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3301      	adds	r3, #1
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2b09      	cmp	r3, #9
 80007ea:	d9f6      	bls.n	80007da <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	3301      	adds	r3, #1
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
 80007f4:	4a04      	ldr	r2, [pc, #16]	@ (8000808 <_ZL8CN_Delayv+0x40>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d9ec      	bls.n	80007d4 <_ZL8CN_Delayv+0xc>
		}
	}
}
 80007fa:	bf00      	nop
 80007fc:	bf00      	nop
 80007fe:	3714      	adds	r7, #20
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	000f423f 	.word	0x000f423f

0800080c <_ZL14CN_ReportFault11eErrorCodes>:

#ifdef FELLHORN_SOUTH_SIDE

__attribute__((unused))
static void CN_ReportFault(eErrorCodes faultCode)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8000814:	f010 f928 	bl	8010a68 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	60fb      	str	r3, [r7, #12]
	for (;;)
	{
		if (code & 0x00000001)
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	2b00      	cmp	r3, #0
 8000824:	d005      	beq.n	8000832 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800082c:	481a      	ldr	r0, [pc, #104]	@ (8000898 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 800082e:	f008 fe6d 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	f003 0302 	and.w	r3, r3, #2
 8000838:	2b00      	cmp	r3, #0
 800083a:	d005      	beq.n	8000848 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000842:	4815      	ldr	r0, [pc, #84]	@ (8000898 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8000844:	f008 fe62 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	2b00      	cmp	r3, #0
 8000850:	d005      	beq.n	800085e <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000858:	4810      	ldr	r0, [pc, #64]	@ (800089c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 800085a:	f008 fe57 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	f003 0308 	and.w	r3, r3, #8
 8000864:	2b00      	cmp	r3, #0
 8000866:	d005      	beq.n	8000874 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800086e:	480b      	ldr	r0, [pc, #44]	@ (800089c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8000870:	f008 fe4c 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8000874:	f7ff ffa8 	bl	80007c8 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8000880:	f008 fe44 	bl	800950c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800088a:	4804      	ldr	r0, [pc, #16]	@ (800089c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 800088c:	f008 fe3e 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8000890:	f7ff ff9a 	bl	80007c8 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8000894:	e7c2      	b.n	800081c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8000896:	bf00      	nop
 8000898:	58020400 	.word	0x58020400
 800089c:	58021400 	.word	0x58021400

080008a0 <_ZN12CasualNoises11AudioBufferC1Ev>:
//			   so a bufferSize of 1024 will result in a 256 samples/channel float buffer for
//				processing by the AudioProcessor during AudioProcessor::processBlock
//
//  CasualNoises    26/07/2023  First implementation
//==============================================================================
AudioBuffer::AudioBuffer()
 80008a0:	b590      	push	{r4, r7, lr}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
: mNumSamples ( NUM_SAMPLES ),
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008ae:	601a      	str	r2, [r3, #0]
  mNumChannels ( NUM_CHANNELS )
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2202      	movs	r2, #2
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	3308      	adds	r3, #8
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	605a      	str	r2, [r3, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	60fb      	str	r3, [r7, #12]
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 80008c4:	2300      	movs	r3, #0
 80008c6:	72fb      	strb	r3, [r7, #11]
 80008c8:	e013      	b.n	80008f2 <_ZN12CasualNoises11AudioBufferC1Ev+0x52>
		 mAudioBuffer[i] = (float*)pvPortMalloc(mNumSamples * sizeof(float));
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	009b      	lsls	r3, r3, #2
 80008d0:	7afc      	ldrb	r4, [r7, #11]
 80008d2:	4618      	mov	r0, r3
 80008d4:	f011 fc4a 	bl	801216c <pvPortMalloc>
 80008d8:	4603      	mov	r3, r0
 80008da:	68fa      	ldr	r2, [r7, #12]
 80008dc:	1ca1      	adds	r1, r4, #2
 80008de:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		 if (mAudioBuffer[i] == nullptr) CN_ReportFault(eErrorCodes::audioBufferError);
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d102      	bne.n	80008ec <_ZN12CasualNoises11AudioBufferC1Ev+0x4c>
 80008e6:	2005      	movs	r0, #5
 80008e8:	f7ff ff90 	bl	800080c <_ZL14CN_ReportFault11eErrorCodes>
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 80008ec:	7afb      	ldrb	r3, [r7, #11]
 80008ee:	3301      	adds	r3, #1
 80008f0:	72fb      	strb	r3, [r7, #11]
 80008f2:	7afa      	ldrb	r2, [r7, #11]
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d3e6      	bcc.n	80008ca <_ZN12CasualNoises11AudioBufferC1Ev+0x2a>
	 clearAudioBuffer();
 80008fc:	68f8      	ldr	r0, [r7, #12]
 80008fe:	f000 f869 	bl	80009d4 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>
}
 8000902:	bf00      	nop
{
	createBuffer();
}
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	4618      	mov	r0, r3
 8000908:	3714      	adds	r7, #20
 800090a:	46bd      	mov	sp, r7
 800090c:	bd90      	pop	{r4, r7, pc}
 800090e:	bf00      	nop

08000910 <_ZN12CasualNoises11AudioBufferC1Emm>:

AudioBuffer::AudioBuffer(uint32_t numSamples, uint32_t numChannels)
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b087      	sub	sp, #28
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	607a      	str	r2, [r7, #4]
: mNumSamples ( numSamples ),
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	601a      	str	r2, [r3, #0]
  mNumChannels ( numChannels )
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	687a      	ldr	r2, [r7, #4]
 8000926:	605a      	str	r2, [r3, #4]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	3308      	adds	r3, #8
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	617b      	str	r3, [r7, #20]
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 8000936:	2300      	movs	r3, #0
 8000938:	74fb      	strb	r3, [r7, #19]
 800093a:	e013      	b.n	8000964 <_ZN12CasualNoises11AudioBufferC1Emm+0x54>
		 mAudioBuffer[i] = (float*)pvPortMalloc(mNumSamples * sizeof(float));
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	7cfc      	ldrb	r4, [r7, #19]
 8000944:	4618      	mov	r0, r3
 8000946:	f011 fc11 	bl	801216c <pvPortMalloc>
 800094a:	4603      	mov	r3, r0
 800094c:	697a      	ldr	r2, [r7, #20]
 800094e:	1ca1      	adds	r1, r4, #2
 8000950:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		 if (mAudioBuffer[i] == nullptr) CN_ReportFault(eErrorCodes::audioBufferError);
 8000954:	2b00      	cmp	r3, #0
 8000956:	d102      	bne.n	800095e <_ZN12CasualNoises11AudioBufferC1Emm+0x4e>
 8000958:	2005      	movs	r0, #5
 800095a:	f7ff ff57 	bl	800080c <_ZL14CN_ReportFault11eErrorCodes>
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 800095e:	7cfb      	ldrb	r3, [r7, #19]
 8000960:	3301      	adds	r3, #1
 8000962:	74fb      	strb	r3, [r7, #19]
 8000964:	7cfa      	ldrb	r2, [r7, #19]
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	429a      	cmp	r2, r3
 800096c:	d3e6      	bcc.n	800093c <_ZN12CasualNoises11AudioBufferC1Emm+0x2c>
	 clearAudioBuffer();
 800096e:	6978      	ldr	r0, [r7, #20]
 8000970:	f000 f830 	bl	80009d4 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>
}
 8000974:	bf00      	nop
{
	createBuffer();
}
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	4618      	mov	r0, r3
 800097a:	371c      	adds	r7, #28
 800097c:	46bd      	mov	sp, r7
 800097e:	bd90      	pop	{r4, r7, pc}

08000980 <_ZN12CasualNoises11AudioBufferD1Ev>:

AudioBuffer::~AudioBuffer()
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
{
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 8000988:	2300      	movs	r3, #0
 800098a:	73fb      	strb	r3, [r7, #15]
 800098c:	e017      	b.n	80009be <_ZN12CasualNoises11AudioBufferD1Ev+0x3e>
	 {
		 if (mAudioBuffer[i] != nullptr)
 800098e:	7bfa      	ldrb	r2, [r7, #15]
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	3202      	adds	r2, #2
 8000994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d00d      	beq.n	80009b8 <_ZN12CasualNoises11AudioBufferD1Ev+0x38>
		 {
			 vPortFree((void *)mAudioBuffer[i]);
 800099c:	7bfa      	ldrb	r2, [r7, #15]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	3202      	adds	r2, #2
 80009a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f011 fcae 	bl	8012308 <vPortFree>
			 mAudioBuffer[i] = nullptr;
 80009ac:	7bfa      	ldrb	r2, [r7, #15]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	3202      	adds	r2, #2
 80009b2:	2100      	movs	r1, #0
 80009b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	 for (uint8_t i = 0; i < mNumChannels; ++i)
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
 80009ba:	3301      	adds	r3, #1
 80009bc:	73fb      	strb	r3, [r7, #15]
 80009be:	7bfa      	ldrb	r2, [r7, #15]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d3e2      	bcc.n	800098e <_ZN12CasualNoises11AudioBufferD1Ev+0xe>
		 }
	 }
}
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4618      	mov	r0, r3
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop

080009d4 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv>:
// Clear the audio output buffer (does not clear the raw audio buffers)
//
//  CasualNoises    26/07/2023  First implementation
//==============================================================================
void AudioBuffer::clearAudioBuffer()
 {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
	int32_t noOfSamples = getNumSamples();
 80009dc:	6878      	ldr	r0, [r7, #4]
 80009de:	f7ff feab 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 80009e2:	4603      	mov	r3, r0
 80009e4:	60bb      	str	r3, [r7, #8]

	for (uint32_t i = 0; i < getNumChannels(); ++i)
 80009e6:	2300      	movs	r3, #0
 80009e8:	617b      	str	r3, [r7, #20]
 80009ea:	e018      	b.n	8000a1e <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x4a>
	{
		float* wptr = getWritePointer(i);
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	4619      	mov	r1, r3
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff fec9 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80009f6:	6138      	str	r0, [r7, #16]
		for (int32_t j = noOfSamples - 1; j >= 0; --j)
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	e008      	b.n	8000a12 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x3e>
		{
			*wptr++ = 0.0f;
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	1d1a      	adds	r2, r3, #4
 8000a04:	613a      	str	r2, [r7, #16]
 8000a06:	f04f 0200 	mov.w	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
		for (int32_t j = noOfSamples - 1; j >= 0; --j)
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	3b01      	subs	r3, #1
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	daf3      	bge.n	8000a00 <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x2c>
	for (uint32_t i = 0; i < getNumChannels(); ++i)
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	617b      	str	r3, [r7, #20]
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff fe96 	bl	8000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 8000a24:	4602      	mov	r2, r0
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	bf34      	ite	cc
 8000a2c:	2301      	movcc	r3, #1
 8000a2e:	2300      	movcs	r3, #0
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d1da      	bne.n	80009ec <_ZN12CasualNoises11AudioBuffer16clearAudioBufferEv+0x18>
		}
	}

 }
 8000a36:	bf00      	nop
 8000a38:	bf00      	nop
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <_ZN12CasualNoises11AudioBuffer11importAudioEPf>:
// Samples in the array are pairs of right/left audio samples
//
//  CasualNoises    13/07/2025  First implementation
//==============================================================================
void AudioBuffer::importAudio(float* ptr)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
	assert(getNumChannels() == 2);
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff fe80 	bl	8000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d005      	beq.n	8000a62 <_ZN12CasualNoises11AudioBuffer11importAudioEPf+0x22>
 8000a56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <_ZN12CasualNoises11AudioBuffer11importAudioEPf+0x80>)
 8000a58:	4a1a      	ldr	r2, [pc, #104]	@ (8000ac4 <_ZN12CasualNoises11AudioBuffer11importAudioEPf+0x84>)
 8000a5a:	218a      	movs	r1, #138	@ 0x8a
 8000a5c:	481a      	ldr	r0, [pc, #104]	@ (8000ac8 <_ZN12CasualNoises11AudioBuffer11importAudioEPf+0x88>)
 8000a5e:	f014 f977 	bl	8014d50 <__assert_func>

	int32_t noOfSamples = getNumSamples();
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff fe68 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	60bb      	str	r3, [r7, #8]

	float* wptr1 = getWritePointer(0);
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	6878      	ldr	r0, [r7, #4]
 8000a70:	f7ff fe8a 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 8000a74:	6178      	str	r0, [r7, #20]
	float* wptr2 = getWritePointer(1);
 8000a76:	2101      	movs	r1, #1
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f7ff fe85 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 8000a7e:	6138      	str	r0, [r7, #16]
	for (int32_t j = noOfSamples - 1; j >= 0; --j)
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	3b01      	subs	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	e012      	b.n	8000aae <_ZN12CasualNoises11AudioBuffer11importAudioEPf+0x6e>
	{
		*wptr1++ = *ptr++;
 8000a88:	683a      	ldr	r2, [r7, #0]
 8000a8a:	1d13      	adds	r3, r2, #4
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	1d19      	adds	r1, r3, #4
 8000a92:	6179      	str	r1, [r7, #20]
 8000a94:	6812      	ldr	r2, [r2, #0]
 8000a96:	601a      	str	r2, [r3, #0]
		*wptr2++ = *ptr++;
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	1d13      	adds	r3, r2, #4
 8000a9c:	603b      	str	r3, [r7, #0]
 8000a9e:	693b      	ldr	r3, [r7, #16]
 8000aa0:	1d19      	adds	r1, r3, #4
 8000aa2:	6139      	str	r1, [r7, #16]
 8000aa4:	6812      	ldr	r2, [r2, #0]
 8000aa6:	601a      	str	r2, [r3, #0]
	for (int32_t j = noOfSamples - 1; j >= 0; --j)
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	dae9      	bge.n	8000a88 <_ZN12CasualNoises11AudioBuffer11importAudioEPf+0x48>
	}

}
 8000ab4:	bf00      	nop
 8000ab6:	bf00      	nop
 8000ab8:	3718      	adds	r7, #24
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	08017c94 	.word	0x08017c94
 8000ac4:	08017d7c 	.word	0x08017d7c
 8000ac8:	08017cf4 	.word	0x08017cf4

08000acc <_ZN12CasualNoises11AudioBuffer11exportAudioEPf>:
// Samples in the array are pairs of right/left audio samples
//
//  CasualNoises    13/07/2025  First implementation
//==============================================================================
void AudioBuffer::exportAudio(float* ptr)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
	assert(getNumChannels() == 2);
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f7ff fe3a 	bl	8000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d005      	beq.n	8000aee <_ZN12CasualNoises11AudioBuffer11exportAudioEPf+0x22>
 8000ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <_ZN12CasualNoises11AudioBuffer11exportAudioEPf+0x80>)
 8000ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8000b50 <_ZN12CasualNoises11AudioBuffer11exportAudioEPf+0x84>)
 8000ae6:	21a3      	movs	r1, #163	@ 0xa3
 8000ae8:	481a      	ldr	r0, [pc, #104]	@ (8000b54 <_ZN12CasualNoises11AudioBuffer11exportAudioEPf+0x88>)
 8000aea:	f014 f931 	bl	8014d50 <__assert_func>

	int32_t noOfSamples = getNumSamples();
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff fe22 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 8000af4:	4603      	mov	r3, r0
 8000af6:	60bb      	str	r3, [r7, #8]

	const float* rptr1 = getReadPointer(0);
 8000af8:	2100      	movs	r1, #0
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f7ff fe34 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8000b00:	6178      	str	r0, [r7, #20]
	const float* rptr2 = getReadPointer(1);
 8000b02:	2101      	movs	r1, #1
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f7ff fe2f 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8000b0a:	6138      	str	r0, [r7, #16]
	for (int32_t j = noOfSamples - 1; j >= 0; --j)
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	e012      	b.n	8000b3a <_ZN12CasualNoises11AudioBuffer11exportAudioEPf+0x6e>
	{
		*ptr++ = *rptr1++;
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	1d13      	adds	r3, r2, #4
 8000b18:	617b      	str	r3, [r7, #20]
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	1d19      	adds	r1, r3, #4
 8000b1e:	6039      	str	r1, [r7, #0]
 8000b20:	6812      	ldr	r2, [r2, #0]
 8000b22:	601a      	str	r2, [r3, #0]
		*ptr++ = *rptr2++;
 8000b24:	693a      	ldr	r2, [r7, #16]
 8000b26:	1d13      	adds	r3, r2, #4
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	1d19      	adds	r1, r3, #4
 8000b2e:	6039      	str	r1, [r7, #0]
 8000b30:	6812      	ldr	r2, [r2, #0]
 8000b32:	601a      	str	r2, [r3, #0]
	for (int32_t j = noOfSamples - 1; j >= 0; --j)
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	dae9      	bge.n	8000b14 <_ZN12CasualNoises11AudioBuffer11exportAudioEPf+0x48>
	}

}
 8000b40:	bf00      	nop
 8000b42:	bf00      	nop
 8000b44:	3718      	adds	r7, #24
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	08017c94 	.word	0x08017c94
 8000b50:	08017db0 	.word	0x08017db0
 8000b54:	08017cf4 	.word	0x08017cf4

08000b58 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>:
}

/** Re-maps a value from a source range to a target range. */
// NOTE: try to avoid cn_map, it takes a lot of cpu time!!!
template <typename Type>
Type cn_map (Type sourceValue, Type sourceRangeMin, Type sourceRangeMax, Type targetRangeMin, Type targetRangeMax)
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	ed87 0a05 	vstr	s0, [r7, #20]
 8000b62:	edc7 0a04 	vstr	s1, [r7, #16]
 8000b66:	ed87 1a03 	vstr	s2, [r7, #12]
 8000b6a:	edc7 1a02 	vstr	s3, [r7, #8]
 8000b6e:	ed87 2a01 	vstr	s4, [r7, #4]
{
    assert (! approximatelyEqual (sourceRangeMax, sourceRangeMin)); // mapping from a range of zero will produce NaN!
 8000b72:	edd7 0a04 	vldr	s1, [r7, #16]
 8000b76:	ed97 0a03 	vldr	s0, [r7, #12]
 8000b7a:	f000 f831 	bl	8000be0 <_ZN12CasualNoises18approximatelyEqualIfEEbT_S1_>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	f083 0301 	eor.w	r3, r3, #1
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d105      	bne.n	8000b96 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x3e>
 8000b8a:	4b12      	ldr	r3, [pc, #72]	@ (8000bd4 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x7c>)
 8000b8c:	4a12      	ldr	r2, [pc, #72]	@ (8000bd8 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x80>)
 8000b8e:	2125      	movs	r1, #37	@ 0x25
 8000b90:	4812      	ldr	r0, [pc, #72]	@ (8000bdc <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_+0x84>)
 8000b92:	f014 f8dd 	bl	8014d50 <__assert_func>
    return targetRangeMin + ((targetRangeMax - targetRangeMin) * (sourceValue - sourceRangeMin)) / (sourceRangeMax - sourceRangeMin);
 8000b96:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ba2:	edd7 6a05 	vldr	s13, [r7, #20]
 8000ba6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000baa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000bae:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000bb2:	ed97 7a03 	vldr	s14, [r7, #12]
 8000bb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000bc2:	edd7 7a02 	vldr	s15, [r7, #8]
 8000bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000bca:	eeb0 0a67 	vmov.f32	s0, s15
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	08017de4 	.word	0x08017de4
 8000bd8:	08017e1c 	.word	0x08017e1c
 8000bdc:	08017e68 	.word	0x08017e68

08000be0 <_ZN12CasualNoises18approximatelyEqualIfEEbT_S1_>:
constexpr bool approximatelyEqual (Type a, Type b)
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000bea:	edc7 0a00 	vstr	s1, [r7]
    const auto diff = std::abs (a - b);
 8000bee:	ed97 7a01 	vldr	s14, [r7, #4]
 8000bf2:	edd7 7a00 	vldr	s15, [r7]
 8000bf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8000bfe:	f7ff fdd3 	bl	80007a8 <_ZSt3absf>
 8000c02:	ed87 0a03 	vstr	s0, [r7, #12]
    return diff < 0.0000000001;
 8000c06:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c0e:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8000c30 <_ZN12CasualNoises18approximatelyEqualIfEEbT_S1_+0x50>
 8000c12:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c1a:	bf4c      	ite	mi
 8000c1c:	2301      	movmi	r3, #1
 8000c1e:	2300      	movpl	r3, #0
 8000c20:	b2db      	uxtb	r3, r3
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	f3af 8000 	nop.w
 8000c30:	d9d7bdbb 	.word	0xd9d7bdbb
 8000c34:	3ddb7cdf 	.word	0x3ddb7cdf

08000c38 <_ZN12CasualNoises4foldEff>:
//		1.0 >= level >= ...
//
//  CasualNoises    01/03/2025  First implementation
//==============================================================================
float fold(float x, float level)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000c42:	edc7 0a00 	vstr	s1, [r7]
	x *= level;
 8000c46:	ed97 7a01 	vldr	s14, [r7, #4]
 8000c4a:	edd7 7a00 	vldr	s15, [r7]
 8000c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c52:	edc7 7a01 	vstr	s15, [r7, #4]
	while ((x > 1.0f) || (x < -1.0f))
 8000c56:	e025      	b.n	8000ca4 <_ZN12CasualNoises4foldEff+0x6c>
	{
		if (x > 1.0f)
 8000c58:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000c60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c68:	dd0e      	ble.n	8000c88 <_ZN12CasualNoises4foldEff+0x50>
			x -= 2 * (x - 1.0f);
 8000c6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000c72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000c7a:	ed97 7a01 	vldr	s14, [r7, #4]
 8000c7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c82:	edc7 7a01 	vstr	s15, [r7, #4]
 8000c86:	e00d      	b.n	8000ca4 <_ZN12CasualNoises4foldEff+0x6c>
		else
			x -= 2 * (x + 1.0f);
 8000c88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000c90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c94:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000c98:	ed97 7a01 	vldr	s14, [r7, #4]
 8000c9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ca0:	edc7 7a01 	vstr	s15, [r7, #4]
	while ((x > 1.0f) || (x < -1.0f))
 8000ca4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ca8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000cac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cb4:	dcd0      	bgt.n	8000c58 <_ZN12CasualNoises4foldEff+0x20>
 8000cb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cba:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000cbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cc6:	d4c7      	bmi.n	8000c58 <_ZN12CasualNoises4foldEff+0x20>
	}
	return x;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	ee07 3a90 	vmov	s15, r3
 }
 8000cce:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000ce6:	ed97 0a01 	vldr	s0, [r7, #4]
 8000cea:	f013 fbf5 	bl	80144d8 <sinf>
 8000cee:	eef0 7a40 	vmov.f32	s15, s0
 8000cf2:	eeb0 0a67 	vmov.f32	s0, s15
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <_ZN12CasualNoises13W25Qxx_Driver13isDriverReadyEv>:
	uint32_t& operator[] (uint32_t index) override;

	HAL_StatusTypeDef	eraseAllDevices() override;
	HAL_StatusTypeDef 	flushSectorCache() override;

	bool				isDriverReady() override		{ return mDriverReady; }
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	7a1b      	ldrb	r3, [r3, #8]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <_ZN12CasualNoises13W25Qxx_Driver16getTotalCapacityEv>:
	uint32_t			getTotalCapacity() override		{ return mDeviceCapacity * mInitDataPtr->noOfDevices; }
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	695b      	ldr	r3, [r3, #20]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	6852      	ldr	r2, [r2, #4]
 8000d24:	8812      	ldrh	r2, [r2, #0]
 8000d26:	fb02 f303 	mul.w	r3, r2, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr

08000d36 <_ZN12CasualNoises13W25Qxx_Driver18outOfRangeDetectedEv>:

	bool				outOfRangeDetected() override	{ return mOutOfRangeDetected; }
 8000d36:	b480      	push	{r7}
 8000d38:	b083      	sub	sp, #12
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d44:	4618      	mov	r0, r3
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <_ZN12CasualNoises13W25Qxx_Driver14getNoOfDevicesEv>:

	uint32_t			getNoOfDevices() override		{ return mInitDataPtr->noOfDevices; }
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	881b      	ldrh	r3, [r3, #0]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <_ZN12CasualNoises13W25Qxx_Driver17getDeviceCapacityEv>:
	uint32_t			getDeviceCapacity()	override	{ return mDeviceCapacity; }
 8000d6a:	b480      	push	{r7}
 8000d6c:	b083      	sub	sp, #12
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	695b      	ldr	r3, [r3, #20]
 8000d76:	4618      	mov	r0, r3
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <_ZN12CasualNoises10NVM_DriverC1Ev>:
} sNVM_DriverInitData;

/*
 * The NVM_Driver class
 */
class NVM_Driver
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	4a04      	ldr	r2, [pc, #16]	@ (8000da0 <_ZN12CasualNoises10NVM_DriverC1Ev+0x1c>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4618      	mov	r0, r3
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	08017f04 	.word	0x08017f04

08000da4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>:
//==============================================================================
//          W25Qxx_Driver()
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
W25Qxx_Driver::W25Qxx_Driver(const sNVM_DriverInitData* initDataPtr)
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08e      	sub	sp, #56	@ 0x38
 8000da8:	af08      	add	r7, sp, #32
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
: mInitDataPtr(initDataPtr)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff ffe7 	bl	8000d84 <_ZN12CasualNoises10NVM_DriverC1Ev>
 8000db6:	4a94      	ldr	r2, [pc, #592]	@ (8001008 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x264>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	683a      	ldr	r2, [r7, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	721a      	strb	r2, [r3, #8]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	615a      	str	r2, [r3, #20]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dda:	61da      	str	r2, [r3, #28]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2200      	movs	r2, #0
 8000de0:	f883 2020 	strb.w	r2, [r3, #32]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2200      	movs	r2, #0
 8000df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dfa:	645a      	str	r2, [r3, #68]	@ 0x44
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2200      	movs	r2, #0
 8000e00:	649a      	str	r2, [r3, #72]	@ 0x48
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e08:	64da      	str	r2, [r3, #76]	@ 0x4c
{

	// Disable all devices
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	82fb      	strh	r3, [r7, #22]
 8000e0e:	e013      	b.n	8000e38 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x94>
	{
		HAL_GPIO_WritePin(mInitDataPtr->deviceSelectPorts[i], mInitDataPtr->deviceSelectPins[i], GPIO_PIN_SET);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685a      	ldr	r2, [r3, #4]
 8000e14:	8afb      	ldrh	r3, [r7, #22]
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	6858      	ldr	r0, [r3, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685a      	ldr	r2, [r3, #4]
 8000e20:	8afb      	ldrh	r3, [r7, #22]
 8000e22:	3310      	adds	r3, #16
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	4413      	add	r3, r2
 8000e28:	889b      	ldrh	r3, [r3, #4]
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f008 fb6d 	bl	800950c <HAL_GPIO_WritePin>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000e32:	8afb      	ldrh	r3, [r7, #22]
 8000e34:	3301      	adds	r3, #1
 8000e36:	82fb      	strh	r3, [r7, #22]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	8afa      	ldrh	r2, [r7, #22]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d3e5      	bcc.n	8000e10 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x6c>
	}

	// Enable SPI and initialise the flash devices
	__HAL_SPI_ENABLE(mInitDataPtr->hspix_ptr);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f042 0201 	orr.w	r2, r2, #1
 8000e5a:	601a      	str	r2, [r3, #0]
	HAL_StatusTypeDef res;
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	82bb      	strh	r3, [r7, #20]
 8000e60:	e09d      	b.n	8000f9e <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1fa>
	{
		res = sendDeviceCommand(i, eFlashCommandCodes::ReleasePowerDown, 5);
 8000e62:	8ab9      	ldrh	r1, [r7, #20]
 8000e64:	2300      	movs	r3, #0
 8000e66:	9306      	str	r3, [sp, #24]
 8000e68:	2300      	movs	r3, #0
 8000e6a:	9305      	str	r3, [sp, #20]
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	9304      	str	r3, [sp, #16]
 8000e70:	2300      	movs	r3, #0
 8000e72:	9303      	str	r3, [sp, #12]
 8000e74:	2300      	movs	r3, #0
 8000e76:	9302      	str	r3, [sp, #8]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	9301      	str	r3, [sp, #4]
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2305      	movs	r3, #5
 8000e82:	22ab      	movs	r2, #171	@ 0xab
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f000 f9d6 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000e8e:	7bfb      	ldrb	r3, [r7, #15]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	f040 80a3 	bne.w	8000fdc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x238>
		res = sendDeviceCommand(i, eFlashCommandCodes::EnableReset, 1);
 8000e96:	8ab9      	ldrh	r1, [r7, #20]
 8000e98:	2300      	movs	r3, #0
 8000e9a:	9306      	str	r3, [sp, #24]
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	9305      	str	r3, [sp, #20]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	9304      	str	r3, [sp, #16]
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	9303      	str	r3, [sp, #12]
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	9302      	str	r3, [sp, #8]
 8000eac:	2300      	movs	r3, #0
 8000eae:	9301      	str	r3, [sp, #4]
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	2266      	movs	r2, #102	@ 0x66
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f000 f9bc 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	f040 808b 	bne.w	8000fe0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x23c>
		res = sendDeviceCommand(i, eFlashCommandCodes::Reset, 1);
 8000eca:	8ab9      	ldrh	r1, [r7, #20]
 8000ecc:	2300      	movs	r3, #0
 8000ece:	9306      	str	r3, [sp, #24]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	9305      	str	r3, [sp, #20]
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	9304      	str	r3, [sp, #16]
 8000ed8:	2300      	movs	r3, #0
 8000eda:	9303      	str	r3, [sp, #12]
 8000edc:	2300      	movs	r3, #0
 8000ede:	9302      	str	r3, [sp, #8]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	9301      	str	r3, [sp, #4]
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	2301      	movs	r3, #1
 8000eea:	2299      	movs	r2, #153	@ 0x99
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f000 f9a2 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d173      	bne.n	8000fe4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x240>
		vTaskDelay(pdMS_TO_TICKS(1));
 8000efc:	2001      	movs	r0, #1
 8000efe:	f00f fd0d 	bl	801091c <vTaskDelay>
		res = sendDeviceCommand(i, eFlashCommandCodes::ManufactuereDeviceId, 6);
 8000f02:	8ab9      	ldrh	r1, [r7, #20]
 8000f04:	2300      	movs	r3, #0
 8000f06:	9306      	str	r3, [sp, #24]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	9305      	str	r3, [sp, #20]
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	9304      	str	r3, [sp, #16]
 8000f10:	2300      	movs	r3, #0
 8000f12:	9303      	str	r3, [sp, #12]
 8000f14:	2300      	movs	r3, #0
 8000f16:	9302      	str	r3, [sp, #8]
 8000f18:	2300      	movs	r3, #0
 8000f1a:	9301      	str	r3, [sp, #4]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	9300      	str	r3, [sp, #0]
 8000f20:	2306      	movs	r3, #6
 8000f22:	2290      	movs	r2, #144	@ 0x90
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f986 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	73fb      	strb	r3, [r7, #15]
		if ((res != HAL_OK) ||
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d159      	bne.n	8000fe8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	7b5b      	ldrb	r3, [r3, #13]
		if ((res != HAL_OK) ||
 8000f38:	2bef      	cmp	r3, #239	@ 0xef
 8000f3a:	d103      	bne.n	8000f44 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1a0>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	7b9b      	ldrb	r3, [r3, #14]
 8000f40:	2b15      	cmp	r3, #21
 8000f42:	d007      	beq.n	8000f54 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1b0>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	7b5b      	ldrb	r3, [r3, #13]
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 8000f48:	2bef      	cmp	r3, #239	@ 0xef
 8000f4a:	d14d      	bne.n	8000fe8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	7b9b      	ldrb	r3, [r3, #14]
 8000f50:	2b17      	cmp	r3, #23
 8000f52:	d149      	bne.n	8000fe8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
			goto error;
		uint32_t capacity = 8 * 1024 * 1024;
 8000f54:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000f58:	613b      	str	r3, [r7, #16]
		if (mInBuffer[5] == 0x17)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	7b9b      	ldrb	r3, [r3, #14]
 8000f5e:	2b17      	cmp	r3, #23
 8000f60:	d102      	bne.n	8000f68 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1c4>
			capacity = 16 * 1024 * 1024;
 8000f62:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f66:	613b      	str	r3, [r7, #16]
		if ((i > 0) && (capacity != mDeviceCapacity))
 8000f68:	8abb      	ldrh	r3, [r7, #20]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d004      	beq.n	8000f78 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1d4>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	695b      	ldr	r3, [r3, #20]
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d139      	bne.n	8000fec <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x248>
			goto error;
		mDeviceCapacity = capacity;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	615a      	str	r2, [r3, #20]
		if (res != HAL_OK) goto error;
 8000f7e:	7bfb      	ldrb	r3, [r7, #15]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d135      	bne.n	8000ff0 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x24c>
		res = readStatusRegisters(i);
 8000f84:	8abb      	ldrh	r3, [r7, #20]
 8000f86:	4619      	mov	r1, r3
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f000 f9c3 	bl	8001314 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d12d      	bne.n	8000ff4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x250>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 8000f98:	8abb      	ldrh	r3, [r7, #20]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	82bb      	strh	r3, [r7, #20]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	8aba      	ldrh	r2, [r7, #20]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	f4ff af5b 	bcc.w	8000e62 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0xbe>
	}

	// Index 1 word above the upper limit, this is used for index error checking
	mErrorIndex = (mDeviceCapacity * mInitDataPtr->noOfDevices) / 4;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	687a      	ldr	r2, [r7, #4]
 8000fb2:	6852      	ldr	r2, [r2, #4]
 8000fb4:	8812      	ldrh	r2, [r2, #0]
 8000fb6:	fb02 f303 	mul.w	r3, r2, r3
 8000fba:	089a      	lsrs	r2, r3, #2
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	619a      	str	r2, [r3, #24]

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 fa1a 	bl	80013fc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	64da      	str	r2, [r3, #76]	@ 0x4c

	// On success
	mDriverReady = true;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	721a      	strb	r2, [r3, #8]
	return;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	e010      	b.n	8000ffe <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x25a>
		if (res != HAL_OK) goto error;
 8000fdc:	bf00      	nop
 8000fde:	e00a      	b.n	8000ff6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000fe0:	bf00      	nop
 8000fe2:	e008      	b.n	8000ff6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000fe4:	bf00      	nop
 8000fe6:	e006      	b.n	8000ff6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8000fe8:	bf00      	nop
 8000fea:	e004      	b.n	8000ff6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8000fec:	bf00      	nop
 8000fee:	e002      	b.n	8000ff6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000ff0:	bf00      	nop
 8000ff2:	e000      	b.n	8000ff6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000ff4:	bf00      	nop

	// On failure
	error:
	mDriverReady = false;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	721a      	strb	r2, [r3, #8]
	return;
 8000ffc:	687b      	ldr	r3, [r7, #4]

}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	08017edc 	.word	0x08017edc

0800100c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>:
// ToDo fill this in...
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
bool W25Qxx_Driver::checkForCacheChange()
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

	if ((mPreviousWordOffset != 0xffffffff) &&
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001018:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800101c:	d036      	beq.n	800108c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
		(mSectorCache[mPreviousWordOffset] != mPreviousValue))
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001022:	4a1e      	ldr	r2, [pc, #120]	@ (800109c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8001024:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	if ((mPreviousWordOffset != 0xffffffff) &&
 800102c:	429a      	cmp	r2, r3
 800102e:	d02d      	beq.n	800108c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
	{

		// Set corresponding dirty flags
		mSectorCacheDirty = true;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2201      	movs	r2, #1
 8001034:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		uint32_t pageNo = (mPreviousWordOffset * 4) / cFlashPageSizeBytes;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	0a1b      	lsrs	r3, r3, #8
 8001040:	60fb      	str	r3, [r7, #12]
		mPageCacheDirty[pageNo] = true;
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4413      	add	r3, r2
 8001048:	3332      	adds	r3, #50	@ 0x32
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]

		// Do we have to erase the complete sector
		// This has to be done when a 0 bit in flash is changed to a logical 1
		mSectorEraseRequired |= ~mPreviousValue & mSectorCache[mPreviousWordOffset];
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001054:	4618      	mov	r0, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800105a:	43da      	mvns	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001060:	490e      	ldr	r1, [pc, #56]	@ (800109c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8001062:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001066:	4013      	ands	r3, r2
 8001068:	4303      	orrs	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	bf14      	ite	ne
 800106e:	2301      	movne	r3, #1
 8001070:	2300      	moveq	r3, #0
 8001072:	b2da      	uxtb	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

		// Update previous value and report change
		mPreviousValue = mSectorCache[mPreviousWordOffset];
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107e:	4a07      	ldr	r2, [pc, #28]	@ (800109c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8001080:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	649a      	str	r2, [r3, #72]	@ 0x48
		return true;
 8001088:	2301      	movs	r3, #1
 800108a:	e000      	b.n	800108e <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x82>

	}
	else
		return false;
 800108c:	2300      	movs	r3, #0

}
 800108e:	4618      	mov	r0, r3
 8001090:	3714      	adds	r7, #20
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	2400020c 	.word	0x2400020c

080010a0 <_ZN12CasualNoises13W25Qxx_DriverixEm>:
//	a 32 bit word index
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
uint32_t& W25Qxx_Driver::operator[] (uint32_t index)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]

	// Some useful values
	uint32_t byteIndex  = index * 4;
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	617b      	str	r3, [r7, #20]
	uint32_t sectorNo   = byteIndex / cFlashSectorSizeBytes;
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	0b1b      	lsrs	r3, r3, #12
 80010b4:	613b      	str	r3, [r7, #16]
	uint32_t byteOffset = byteIndex - (sectorNo * cFlashSectorSizeBytes);
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	031b      	lsls	r3, r3, #12
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	60fb      	str	r3, [r7, #12]
	uint32_t wordOffset = byteOffset / 4;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	089b      	lsrs	r3, r3, #2
 80010c4:	60bb      	str	r3, [r7, #8]

	// Valid index?
	if (index >= mErrorIndex)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d306      	bcc.n	80010de <_ZN12CasualNoises13W25Qxx_DriverixEm+0x3e>
	{
		mOutOfRangeDetected = true;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2201      	movs	r2, #1
 80010d4:	f883 2020 	strb.w	r2, [r3, #32]
		return mOutOfRangeWord;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	331c      	adds	r3, #28
 80010dc:	e02a      	b.n	8001134 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x94>
	}

	// Access to the same location?
	if ((wordOffset == mPreviousWordOffset) &&
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d109      	bne.n	80010fc <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
		(sectorNo   == mCurrentSectorNo))
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	if ((wordOffset == mPreviousWordOffset) &&
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d104      	bne.n	80010fc <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
	{
		return mSectorCache[wordOffset];
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	4a11      	ldr	r2, [pc, #68]	@ (800113c <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 80010f8:	4413      	add	r3, r2
 80010fa:	e01b      	b.n	8001134 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x94>
	}

	// Did previous location change?
	checkForCacheChange();
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff ff85 	bl	800100c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>

	// Have to change sector?
	if (sectorNo != mCurrentSectorNo)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	429a      	cmp	r2, r3
 800110a:	d005      	beq.n	8001118 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x78>
	{
		fastSectorRead(sectorNo * cFlashSectorSizeBytes);
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	031b      	lsls	r3, r3, #12
 8001110:	4619      	mov	r1, r3
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 f972 	bl	80013fc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
	}

	// Remember this access and return reference
	mPreviousWordOffset = wordOffset;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	645a      	str	r2, [r3, #68]	@ 0x44
	mPreviousValue 		= mSectorCache[wordOffset];
 800111e:	4a07      	ldr	r2, [pc, #28]	@ (800113c <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	649a      	str	r2, [r3, #72]	@ 0x48
	return mSectorCache[mPreviousWordOffset];
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4a02      	ldr	r2, [pc, #8]	@ (800113c <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 8001132:	4413      	add	r3, r2

}
 8001134:	4618      	mov	r0, r3
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	2400020c 	.word	0x2400020c

08001140 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv>:
// Erase all flash devices
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::eraseAllDevices()
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08c      	sub	sp, #48	@ 0x30
 8001144:	af08      	add	r7, sp, #32
 8001146:	6078      	str	r0, [r7, #4]

	// Erase devices one by one
	HAL_StatusTypeDef res;
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 8001148:	2300      	movs	r3, #0
 800114a:	81bb      	strh	r3, [r7, #12]
 800114c:	e057      	b.n	80011fe <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xbe>
	{

		// Erase a single device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 800114e:	89b9      	ldrh	r1, [r7, #12]
 8001150:	2300      	movs	r3, #0
 8001152:	9306      	str	r3, [sp, #24]
 8001154:	2300      	movs	r3, #0
 8001156:	9305      	str	r3, [sp, #20]
 8001158:	2300      	movs	r3, #0
 800115a:	9304      	str	r3, [sp, #16]
 800115c:	2300      	movs	r3, #0
 800115e:	9303      	str	r3, [sp, #12]
 8001160:	2300      	movs	r3, #0
 8001162:	9302      	str	r3, [sp, #8]
 8001164:	2300      	movs	r3, #0
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	2300      	movs	r3, #0
 800116a:	9300      	str	r3, [sp, #0]
 800116c:	2301      	movs	r3, #1
 800116e:	2206      	movs	r2, #6
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f000 f860 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001176:	4603      	mov	r3, r0
 8001178:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 800117a:	7bfb      	ldrb	r3, [r7, #15]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d14e      	bne.n	800121e <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xde>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ChipErase, 1);
 8001180:	89b9      	ldrh	r1, [r7, #12]
 8001182:	2300      	movs	r3, #0
 8001184:	9306      	str	r3, [sp, #24]
 8001186:	2300      	movs	r3, #0
 8001188:	9305      	str	r3, [sp, #20]
 800118a:	2300      	movs	r3, #0
 800118c:	9304      	str	r3, [sp, #16]
 800118e:	2300      	movs	r3, #0
 8001190:	9303      	str	r3, [sp, #12]
 8001192:	2300      	movs	r3, #0
 8001194:	9302      	str	r3, [sp, #8]
 8001196:	2300      	movs	r3, #0
 8001198:	9301      	str	r3, [sp, #4]
 800119a:	2300      	movs	r3, #0
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2301      	movs	r3, #1
 80011a0:	22c7      	movs	r2, #199	@ 0xc7
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 f847 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80011a8:	4603      	mov	r3, r0
 80011aa:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d137      	bne.n	8001222 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe2>
		res = waitUntilDeviceReady(deviceNo);
 80011b2:	89bb      	ldrh	r3, [r7, #12]
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 f8fa 	bl	80013b0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 80011bc:	4603      	mov	r3, r0
 80011be:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d12f      	bne.n	8001226 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe6>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 80011c6:	89b9      	ldrh	r1, [r7, #12]
 80011c8:	2300      	movs	r3, #0
 80011ca:	9306      	str	r3, [sp, #24]
 80011cc:	2300      	movs	r3, #0
 80011ce:	9305      	str	r3, [sp, #20]
 80011d0:	2300      	movs	r3, #0
 80011d2:	9304      	str	r3, [sp, #16]
 80011d4:	2300      	movs	r3, #0
 80011d6:	9303      	str	r3, [sp, #12]
 80011d8:	2300      	movs	r3, #0
 80011da:	9302      	str	r3, [sp, #8]
 80011dc:	2300      	movs	r3, #0
 80011de:	9301      	str	r3, [sp, #4]
 80011e0:	2300      	movs	r3, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	2301      	movs	r3, #1
 80011e6:	2204      	movs	r2, #4
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f000 f824 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80011ee:	4603      	mov	r3, r0
 80011f0:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d118      	bne.n	800122a <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xea>
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 80011f8:	89bb      	ldrh	r3, [r7, #12]
 80011fa:	3301      	adds	r3, #1
 80011fc:	81bb      	strh	r3, [r7, #12]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	89ba      	ldrh	r2, [r7, #12]
 8001206:	429a      	cmp	r2, r3
 8001208:	d3a1      	bcc.n	800114e <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe>

	}

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 800120a:	2100      	movs	r1, #0
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f000 f8f5 	bl	80013fc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8001212:	4603      	mov	r3, r0
 8001214:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2200      	movs	r2, #0
 800121a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800121c:	e006      	b.n	800122c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 800121e:	bf00      	nop
 8001220:	e004      	b.n	800122c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8001222:	bf00      	nop
 8001224:	e002      	b.n	800122c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 8001226:	bf00      	nop
 8001228:	e000      	b.n	800122c <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 800122a:	bf00      	nop

	error:
	return res;
 800122c:	7bfb      	ldrb	r3, [r7, #15]

}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::sendDeviceCommand(uint16_t deviceNo, eFlashCommandCodes commandCode, uint8_t length,
		uint8_t byte_1, uint8_t byte_2, uint8_t byte_3, uint8_t byte_4, uint8_t byte_5, uint8_t byte_6, uint8_t byte_7)
{
 8001236:	b590      	push	{r4, r7, lr}
 8001238:	b08b      	sub	sp, #44	@ 0x2c
 800123a:	af02      	add	r7, sp, #8
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	607a      	str	r2, [r7, #4]
 8001240:	461a      	mov	r2, r3
 8001242:	460b      	mov	r3, r1
 8001244:	817b      	strh	r3, [r7, #10]
 8001246:	4613      	mov	r3, r2
 8001248:	727b      	strb	r3, [r7, #9]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	685a      	ldr	r2, [r3, #4]
 800124e:	897b      	ldrh	r3, [r7, #10]
 8001250:	3310      	adds	r3, #16
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	4413      	add	r3, r2
 8001256:	889b      	ldrh	r3, [r3, #4]
 8001258:	83bb      	strh	r3, [r7, #28]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	685a      	ldr	r2, [r3, #4]
 800125e:	897b      	ldrh	r3, [r7, #10]
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4413      	add	r3, r2
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	8bb9      	ldrh	r1, [r7, #28]
 8001268:	2201      	movs	r2, #1
 800126a:	4618      	mov	r0, r3
 800126c:	f008 f94e 	bl	800950c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	897b      	ldrh	r3, [r7, #10]
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	8bb9      	ldrh	r1, [r7, #28]
 800127e:	2200      	movs	r2, #0
 8001280:	4618      	mov	r0, r3
 8001282:	f008 f943 	bl	800950c <HAL_GPIO_WritePin>

	// Fill output buffer with command code and clear input buffer
	uint8_t outBuffer[cCommandBufferSize];		   // Data to send
	outBuffer[0] = (uint8_t)commandCode;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	743b      	strb	r3, [r7, #16]
	outBuffer[1] = byte_1;
 800128c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001290:	747b      	strb	r3, [r7, #17]
	outBuffer[2] = byte_2;
 8001292:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001296:	74bb      	strb	r3, [r7, #18]
	outBuffer[3] = byte_3;
 8001298:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800129c:	74fb      	strb	r3, [r7, #19]
	outBuffer[4] = byte_4;
 800129e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80012a2:	753b      	strb	r3, [r7, #20]
	outBuffer[5] = byte_5;
 80012a4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80012a8:	757b      	strb	r3, [r7, #21]
	outBuffer[6] = byte_6;
 80012aa:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80012ae:	75bb      	strb	r3, [r7, #22]
	outBuffer[7] = byte_7;
 80012b0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80012b4:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 80012b6:	2300      	movs	r3, #0
 80012b8:	77fb      	strb	r3, [r7, #31]
 80012ba:	e007      	b.n	80012cc <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x96>
		mInBuffer[i]  = 0x00;
 80012bc:	7ffb      	ldrb	r3, [r7, #31]
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	4413      	add	r3, r2
 80012c2:	2200      	movs	r2, #0
 80012c4:	725a      	strb	r2, [r3, #9]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 80012c6:	7ffb      	ldrb	r3, [r7, #31]
 80012c8:	3301      	adds	r3, #1
 80012ca:	77fb      	strb	r3, [r7, #31]
 80012cc:	7ffb      	ldrb	r3, [r7, #31]
 80012ce:	2b07      	cmp	r3, #7
 80012d0:	d9f4      	bls.n	80012bc <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x86>

	// Handle the command to the device and receive the response
	HAL_StatusTypeDef res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, outBuffer, mInBuffer, length, HAL_MAX_DELAY);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f103 0209 	add.w	r2, r3, #9
 80012de:	7a7b      	ldrb	r3, [r7, #9]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	f107 0110 	add.w	r1, r7, #16
 80012e6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80012ea:	9400      	str	r4, [sp, #0]
 80012ec:	f00b ff6e 	bl	800d1cc <HAL_SPI_TransmitReceive>
 80012f0:	4603      	mov	r3, r0
 80012f2:	76fb      	strb	r3, [r7, #27]

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	685a      	ldr	r2, [r3, #4]
 80012f8:	897b      	ldrh	r3, [r7, #10]
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	8bb9      	ldrh	r1, [r7, #28]
 8001302:	2201      	movs	r2, #1
 8001304:	4618      	mov	r0, r3
 8001306:	f008 f901 	bl	800950c <HAL_GPIO_WritePin>

	return res;
 800130a:	7efb      	ldrb	r3, [r7, #27]

}
 800130c:	4618      	mov	r0, r3
 800130e:	3724      	adds	r7, #36	@ 0x24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd90      	pop	{r4, r7, pc}

08001314 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>:
// Read status registers for a given device into mStatusRegisters
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::readStatusRegisters(uint16_t deviceNo)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b08c      	sub	sp, #48	@ 0x30
 8001318:	af08      	add	r7, sp, #32
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister1, 2);
 8001320:	8879      	ldrh	r1, [r7, #2]
 8001322:	2300      	movs	r3, #0
 8001324:	9306      	str	r3, [sp, #24]
 8001326:	2300      	movs	r3, #0
 8001328:	9305      	str	r3, [sp, #20]
 800132a:	2300      	movs	r3, #0
 800132c:	9304      	str	r3, [sp, #16]
 800132e:	2300      	movs	r3, #0
 8001330:	9303      	str	r3, [sp, #12]
 8001332:	2300      	movs	r3, #0
 8001334:	9302      	str	r3, [sp, #8]
 8001336:	2300      	movs	r3, #0
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	2300      	movs	r3, #0
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2302      	movs	r3, #2
 8001340:	2205      	movs	r2, #5
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff ff77 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001348:	4603      	mov	r3, r0
 800134a:	73fb      	strb	r3, [r7, #15]
	if (res != HAL_OK)
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x42>
		return res;
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	e028      	b.n	80013a8 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x94>
	mStatusRegisters[deviceNo].sStatisBits_S7_S0 = mInBuffer[1];
 8001356:	887b      	ldrh	r3, [r7, #2]
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	7a91      	ldrb	r1, [r2, #10]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	3310      	adds	r3, #16
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	4413      	add	r3, r2
 8001364:	460a      	mov	r2, r1
 8001366:	705a      	strb	r2, [r3, #1]
	res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister2, 2);
 8001368:	8879      	ldrh	r1, [r7, #2]
 800136a:	2300      	movs	r3, #0
 800136c:	9306      	str	r3, [sp, #24]
 800136e:	2300      	movs	r3, #0
 8001370:	9305      	str	r3, [sp, #20]
 8001372:	2300      	movs	r3, #0
 8001374:	9304      	str	r3, [sp, #16]
 8001376:	2300      	movs	r3, #0
 8001378:	9303      	str	r3, [sp, #12]
 800137a:	2300      	movs	r3, #0
 800137c:	9302      	str	r3, [sp, #8]
 800137e:	2300      	movs	r3, #0
 8001380:	9301      	str	r3, [sp, #4]
 8001382:	2300      	movs	r3, #0
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	2302      	movs	r3, #2
 8001388:	2235      	movs	r2, #53	@ 0x35
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ff53 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001390:	4603      	mov	r3, r0
 8001392:	73fb      	strb	r3, [r7, #15]
	mStatusRegisters[deviceNo].sStatisBits_S15_S8 = mInBuffer[1];
 8001394:	887b      	ldrh	r3, [r7, #2]
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	7a91      	ldrb	r1, [r2, #10]
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	3310      	adds	r3, #16
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	460a      	mov	r2, r1
 80013a4:	709a      	strb	r2, [r3, #2]
	return res;
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>:
// Performs a busy form of waiting!
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::waitUntilDeviceReady ( uint16_t deviceNo )
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = HAL_OK;
 80013bc:	2300      	movs	r3, #0
 80013be:	73fb      	strb	r3, [r7, #15]
	while (true)
	{
		res = readStatusRegisters ( deviceNo );
 80013c0:	887b      	ldrh	r3, [r7, #2]
 80013c2:	4619      	mov	r1, r3
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff ffa5 	bl	8001314 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 80013ca:	4603      	mov	r3, r0
 80013cc:	73fb      	strb	r3, [r7, #15]
		if ( ( res != HAL_OK ) || ( ( mStatusRegisters[deviceNo].sStatisBits_S7_S0 & 0x01 ) == 0 ) )
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d10d      	bne.n	80013f0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
 80013d4:	887b      	ldrh	r3, [r7, #2]
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	3310      	adds	r3, #16
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	785b      	ldrb	r3, [r3, #1]
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
			break;
		osDelay ( pdMS_TO_TICKS ( 200 ) );
 80013e8:	20c8      	movs	r0, #200	@ 0xc8
 80013ea:	f00e f8e7 	bl	800f5bc <osDelay>
		res = readStatusRegisters ( deviceNo );
 80013ee:	e7e7      	b.n	80013c0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x10>
	}
	return res;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
// address holds the address of the first byte of the sector, must be 4 KB aligned
HAL_StatusTypeDef W25Qxx_Driver::fastSectorRead(uint32_t address)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	@ 0x28
 8001400:	af02      	add	r7, sp, #8
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]

	// Flush the cache if it is dirty (even if the same sector is requested as the one in cache)
	if (mSectorCacheDirty)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800140c:	2b00      	cmp	r3, #0
 800140e:	d002      	beq.n	8001416 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x1a>
	{
		flushSectorCache();
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 f8a3 	bl	800155c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>
	}

	// Get the device no from the address
	uint32_t deviceNo = address / mDeviceCapacity;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001420:	61bb      	str	r3, [r7, #24]
	uint32_t startAddress = address - (deviceNo * mDeviceCapacity);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	fb02 f303 	mul.w	r3, r2, r3
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	617b      	str	r3, [r7, #20]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	69bb      	ldr	r3, [r7, #24]
 8001438:	3310      	adds	r3, #16
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	4413      	add	r3, r2
 800143e:	889b      	ldrh	r3, [r3, #4]
 8001440:	827b      	strh	r3, [r7, #18]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	8a79      	ldrh	r1, [r7, #18]
 8001450:	2201      	movs	r2, #1
 8001452:	4618      	mov	r0, r3
 8001454:	f008 f85a 	bl	800950c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	4413      	add	r3, r2
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	8a79      	ldrh	r1, [r7, #18]
 8001466:	2200      	movs	r2, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f008 f84f 	bl	800950c <HAL_GPIO_WritePin>

	// Send a fast read command with the desired address
	uint8_t commandBuffer[4];
	commandBuffer[0] = (uint8_t)eFlashCommandCodes::FastReadData;
 800146e:	230b      	movs	r3, #11
 8001470:	733b      	strb	r3, [r7, #12]
	commandBuffer[1] = startAddress >> 16;
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	0c1b      	lsrs	r3, r3, #16
 8001476:	b2db      	uxtb	r3, r3
 8001478:	737b      	strb	r3, [r7, #13]
	commandBuffer[2] = startAddress >> 8;
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	0a1b      	lsrs	r3, r3, #8
 800147e:	b2db      	uxtb	r3, r3
 8001480:	73bb      	strb	r3, [r7, #14]
	commandBuffer[3] = startAddress;
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f103 0209 	add.w	r2, r3, #9
 8001494:	f107 010c 	add.w	r1, r7, #12
 8001498:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	2304      	movs	r3, #4
 80014a0:	f00b fe94 	bl	800d1cc <HAL_SPI_TransmitReceive>
 80014a4:	4603      	mov	r3, r0
 80014a6:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 80014a8:	7ffb      	ldrb	r3, [r7, #31]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d13f      	bne.n	800152e <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x132>

	// Send dummy 1 dummy byte (8 clock cycles) to set-up the device
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 1, HAL_MAX_DELAY);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f103 0209 	add.w	r2, r3, #9
 80014ba:	f107 010c 	add.w	r1, r7, #12
 80014be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2301      	movs	r3, #1
 80014c6:	f00b fe81 	bl	800d1cc <HAL_SPI_TransmitReceive>
 80014ca:	4603      	mov	r3, r0
 80014cc:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 80014ce:	7ffb      	ldrb	r3, [r7, #31]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d12e      	bne.n	8001532 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x136>

	// Read the sector data
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, (uint8_t *)mSectorCache, (uint8_t *)mSectorCache, cFlashSectorSizeBytes, HAL_MAX_DELAY);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80014da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014de:	9300      	str	r3, [sp, #0]
 80014e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014e4:	4a1c      	ldr	r2, [pc, #112]	@ (8001558 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 80014e6:	491c      	ldr	r1, [pc, #112]	@ (8001558 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 80014e8:	f00b fe70 	bl	800d1cc <HAL_SPI_TransmitReceive>
 80014ec:	4603      	mov	r3, r0
 80014ee:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 80014f0:	7ffb      	ldrb	r3, [r7, #31]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d11f      	bne.n	8001536 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13a>

	// Cache is clean now
	mSectorCacheDirty = false;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 80014fe:	2300      	movs	r3, #0
 8001500:	83bb      	strh	r3, [r7, #28]
 8001502:	e008      	b.n	8001516 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x11a>
		mPageCacheDirty[i] = false;
 8001504:	8bbb      	ldrh	r3, [r7, #28]
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	2200      	movs	r2, #0
 800150c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8001510:	8bbb      	ldrh	r3, [r7, #28]
 8001512:	3301      	adds	r3, #1
 8001514:	83bb      	strh	r3, [r7, #28]
 8001516:	8bbb      	ldrh	r3, [r7, #28]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	d9f3      	bls.n	8001504 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x108>
	mSectorEraseRequired = false;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	mCurrentSectorNo = address / cFlashSectorSizeBytes;
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	0b1a      	lsrs	r2, r3, #12
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800152c:	e004      	b.n	8001538 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 800152e:	bf00      	nop
 8001530:	e002      	b.n	8001538 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8001532:	bf00      	nop
 8001534:	e000      	b.n	8001538 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8001536:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	8a79      	ldrh	r1, [r7, #18]
 8001546:	2201      	movs	r2, #1
 8001548:	4618      	mov	r0, r3
 800154a:	f007 ffdf 	bl	800950c <HAL_GPIO_WritePin>

	return res;
 800154e:	7ffb      	ldrb	r3, [r7, #31]

}
 8001550:	4618      	mov	r0, r3
 8001552:	3720      	adds	r7, #32
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	2400020c 	.word	0x2400020c

0800155c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>:
// Write the contents of the cache to the flash device
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::flushSectorCache()
{
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b097      	sub	sp, #92	@ 0x5c
 8001560:	af08      	add	r7, sp, #32
 8001562:	6078      	str	r0, [r7, #4]

	// Only do this when the cache is dirty
	checkForCacheChange();
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff fd51 	bl	800100c <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>
	if ( ! mSectorCacheDirty )
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001570:	f083 0301 	eor.w	r3, r3, #1
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x22>
		return HAL_OK;
 800157a:	2300      	movs	r3, #0
 800157c:	e176      	b.n	800186c <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x310>

	// Get the device no from the current sector no & sector no in device
	uint32_t noOfSectors = mDeviceCapacity / cFlashSectorSizeBytes;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	0b1b      	lsrs	r3, r3, #12
 8001584:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t deviceNo    = mCurrentSectorNo / noOfSectors;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800158a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800158c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001590:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t sectorNo	 = mCurrentSectorNo - (deviceNo * noOfSectors);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001598:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800159a:	fb01 f303 	mul.w	r3, r1, r3
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24

	// Erase sector if required
	HAL_StatusTypeDef res;
	uint16_t deviceSelectPin = 0xffff;
 80015a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015a6:	847b      	strh	r3, [r7, #34]	@ 0x22
	if (mSectorEraseRequired)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d06d      	beq.n	800168e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x132>
	{

		// Enable write on device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 80015b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015b4:	b299      	uxth	r1, r3
 80015b6:	2300      	movs	r3, #0
 80015b8:	9306      	str	r3, [sp, #24]
 80015ba:	2300      	movs	r3, #0
 80015bc:	9305      	str	r3, [sp, #20]
 80015be:	2300      	movs	r3, #0
 80015c0:	9304      	str	r3, [sp, #16]
 80015c2:	2300      	movs	r3, #0
 80015c4:	9303      	str	r3, [sp, #12]
 80015c6:	2300      	movs	r3, #0
 80015c8:	9302      	str	r3, [sp, #8]
 80015ca:	2300      	movs	r3, #0
 80015cc:	9301      	str	r3, [sp, #4]
 80015ce:	2300      	movs	r3, #0
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	2301      	movs	r3, #1
 80015d4:	2206      	movs	r2, #6
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff fe2d 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80015dc:	4603      	mov	r3, r0
 80015de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 80015e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f040 811f 	bne.w	800182a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ce>

		// Start sector erase
		uint32_t startAddress = sectorNo * cFlashSectorSizeBytes;
 80015ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ee:	031b      	lsls	r3, r3, #12
 80015f0:	61fb      	str	r3, [r7, #28]
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::SectorErase, 4,
 80015f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f4:	b298      	uxth	r0, r3
				startAddress >> 16, startAddress >> 8, startAddress);
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	0c1b      	lsrs	r3, r3, #16
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::SectorErase, 4,
 80015fa:	b2db      	uxtb	r3, r3
				startAddress >> 16, startAddress >> 8, startAddress);
 80015fc:	69fa      	ldr	r2, [r7, #28]
 80015fe:	0a12      	lsrs	r2, r2, #8
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::SectorErase, 4,
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	69f9      	ldr	r1, [r7, #28]
 8001604:	b2c9      	uxtb	r1, r1
 8001606:	2400      	movs	r4, #0
 8001608:	9406      	str	r4, [sp, #24]
 800160a:	2400      	movs	r4, #0
 800160c:	9405      	str	r4, [sp, #20]
 800160e:	2400      	movs	r4, #0
 8001610:	9404      	str	r4, [sp, #16]
 8001612:	2400      	movs	r4, #0
 8001614:	9403      	str	r4, [sp, #12]
 8001616:	9102      	str	r1, [sp, #8]
 8001618:	9201      	str	r2, [sp, #4]
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2304      	movs	r3, #4
 800161e:	2220      	movs	r2, #32
 8001620:	4601      	mov	r1, r0
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff fe07 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8001628:	4603      	mov	r3, r0
 800162a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 800162e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001632:	2b00      	cmp	r3, #0
 8001634:	f040 80fb 	bne.w	800182e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d2>

		// Wait until the device is ready
		res = waitUntilDeviceReady(deviceNo);
 8001638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800163a:	b29b      	uxth	r3, r3
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff feb6 	bl	80013b0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8001644:	4603      	mov	r3, r0
 8001646:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 800164a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800164e:	2b00      	cmp	r3, #0
 8001650:	f040 80ef 	bne.w	8001832 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2d6>

		// Disable write on device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 8001654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001656:	b299      	uxth	r1, r3
 8001658:	2300      	movs	r3, #0
 800165a:	9306      	str	r3, [sp, #24]
 800165c:	2300      	movs	r3, #0
 800165e:	9305      	str	r3, [sp, #20]
 8001660:	2300      	movs	r3, #0
 8001662:	9304      	str	r3, [sp, #16]
 8001664:	2300      	movs	r3, #0
 8001666:	9303      	str	r3, [sp, #12]
 8001668:	2300      	movs	r3, #0
 800166a:	9302      	str	r3, [sp, #8]
 800166c:	2300      	movs	r3, #0
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	2300      	movs	r3, #0
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	2301      	movs	r3, #1
 8001676:	2204      	movs	r2, #4
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff fddc 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800167e:	4603      	mov	r3, r0
 8001680:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (res != HAL_OK) goto error;
 8001684:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001688:	2b00      	cmp	r3, #0
 800168a:	f040 80d4 	bne.w	8001836 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2da>

	}

	// Write current sector to flash page after page
	for (uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo)
 800168e:	2300      	movs	r3, #0
 8001690:	633b      	str	r3, [r7, #48]	@ 0x30
 8001692:	e0ba      	b.n	800180a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ae>
	{

		// Have to write this page?
		if (mSectorEraseRequired || mPageCacheDirty[pageNo])
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800169a:	2b00      	cmp	r3, #0
 800169c:	d107      	bne.n	80016ae <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x152>
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a2:	4413      	add	r3, r2
 80016a4:	3332      	adds	r3, #50	@ 0x32
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	f000 80ab 	beq.w	8001804 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2a8>
		{

			// Enable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 80016ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b0:	b299      	uxth	r1, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	9306      	str	r3, [sp, #24]
 80016b6:	2300      	movs	r3, #0
 80016b8:	9305      	str	r3, [sp, #20]
 80016ba:	2300      	movs	r3, #0
 80016bc:	9304      	str	r3, [sp, #16]
 80016be:	2300      	movs	r3, #0
 80016c0:	9303      	str	r3, [sp, #12]
 80016c2:	2300      	movs	r3, #0
 80016c4:	9302      	str	r3, [sp, #8]
 80016c6:	2300      	movs	r3, #0
 80016c8:	9301      	str	r3, [sp, #4]
 80016ca:	2300      	movs	r3, #0
 80016cc:	9300      	str	r3, [sp, #0]
 80016ce:	2301      	movs	r3, #1
 80016d0:	2206      	movs	r2, #6
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff fdaf 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80016d8:	4603      	mov	r3, r0
 80016da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80016de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 80a9 	bne.w	800183a <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2de>

			// Set chip select low (make sure it toggles)
			uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016ee:	3310      	adds	r3, #16
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	4413      	add	r3, r2
 80016f4:	889b      	ldrh	r3, [r3, #4]
 80016f6:	837b      	strh	r3, [r7, #26]
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685a      	ldr	r2, [r3, #4]
 80016fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	4413      	add	r3, r2
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	8b79      	ldrh	r1, [r7, #26]
 8001706:	2201      	movs	r2, #1
 8001708:	4618      	mov	r0, r3
 800170a:	f007 feff 	bl	800950c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685a      	ldr	r2, [r3, #4]
 8001712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	4413      	add	r3, r2
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	8b79      	ldrh	r1, [r7, #26]
 800171c:	2200      	movs	r2, #0
 800171e:	4618      	mov	r0, r3
 8001720:	f007 fef4 	bl	800950c <HAL_GPIO_WritePin>

			// Send destination address to the flash device
			uint32_t destAddress = (sectorNo * cFlashSectorSizeBytes) + (pageNo * cFlashPageSizeBytes);
 8001724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001726:	011a      	lsls	r2, r3, #4
 8001728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800172a:	4413      	add	r3, r2
 800172c:	021b      	lsls	r3, r3, #8
 800172e:	617b      	str	r3, [r7, #20]
			uint8_t commandBuffer[4];
			commandBuffer[0] = (uint8_t)eFlashCommandCodes::PageProgram;
 8001730:	2302      	movs	r3, #2
 8001732:	733b      	strb	r3, [r7, #12]
			commandBuffer[1] = destAddress >> 16;
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	0c1b      	lsrs	r3, r3, #16
 8001738:	b2db      	uxtb	r3, r3
 800173a:	737b      	strb	r3, [r7, #13]
			commandBuffer[2] = destAddress >> 8;
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	0a1b      	lsrs	r3, r3, #8
 8001740:	b2db      	uxtb	r3, r3
 8001742:	73bb      	strb	r3, [r7, #14]
			commandBuffer[3] = destAddress;
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	73fb      	strb	r3, [r7, #15]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f103 0209 	add.w	r2, r3, #9
 8001756:	f107 010c 	add.w	r1, r7, #12
 800175a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	2304      	movs	r3, #4
 8001762:	f00b fd33 	bl	800d1cc <HAL_SPI_TransmitReceive>
 8001766:	4603      	mov	r3, r0
 8001768:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 800176c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001770:	2b00      	cmp	r3, #0
 8001772:	d164      	bne.n	800183e <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e2>

			// Perform the page write
			uint8_t* srcAddress = (uint8_t*)((uint32_t)mSectorCache) + (pageNo * cFlashPageSizeBytes);
 8001774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001776:	021b      	lsls	r3, r3, #8
 8001778:	4a3e      	ldr	r2, [pc, #248]	@ (8001874 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x318>)
 800177a:	4413      	add	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
			res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, srcAddress, srcAddress, cFlashPageSizeBytes, HAL_MAX_DELAY);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8001784:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	6939      	ldr	r1, [r7, #16]
 8001792:	f00b fd1b 	bl	800d1cc <HAL_SPI_TransmitReceive>
 8001796:	4603      	mov	r3, r0
 8001798:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			// Chip select goes high to end the transaction
			HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685a      	ldr	r2, [r3, #4]
 80017a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	4413      	add	r3, r2
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	8b79      	ldrh	r1, [r7, #26]
 80017aa:	2201      	movs	r2, #1
 80017ac:	4618      	mov	r0, r3
 80017ae:	f007 fead 	bl	800950c <HAL_GPIO_WritePin>

			// Wait until the device is ready
			res = waitUntilDeviceReady(deviceNo);
 80017b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	4619      	mov	r1, r3
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff fdf9 	bl	80013b0 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 80017be:	4603      	mov	r3, r0
 80017c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80017c4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d13a      	bne.n	8001842 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2e6>

			// Disable write on device
			res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 80017cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ce:	b299      	uxth	r1, r3
 80017d0:	2300      	movs	r3, #0
 80017d2:	9306      	str	r3, [sp, #24]
 80017d4:	2300      	movs	r3, #0
 80017d6:	9305      	str	r3, [sp, #20]
 80017d8:	2300      	movs	r3, #0
 80017da:	9304      	str	r3, [sp, #16]
 80017dc:	2300      	movs	r3, #0
 80017de:	9303      	str	r3, [sp, #12]
 80017e0:	2300      	movs	r3, #0
 80017e2:	9302      	str	r3, [sp, #8]
 80017e4:	2300      	movs	r3, #0
 80017e6:	9301      	str	r3, [sp, #4]
 80017e8:	2300      	movs	r3, #0
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	2301      	movs	r3, #1
 80017ee:	2204      	movs	r2, #4
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff fd20 	bl	8001236 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80017f6:	4603      	mov	r3, r0
 80017f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			if (res != HAL_OK) goto error;
 80017fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001800:	2b00      	cmp	r3, #0
 8001802:	d120      	bne.n	8001846 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ea>
	for (uint32_t pageNo = 0; pageNo < cNoOfPagesInSector; ++pageNo)
 8001804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001806:	3301      	adds	r3, #1
 8001808:	633b      	str	r3, [r7, #48]	@ 0x30
 800180a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800180c:	2b0f      	cmp	r3, #15
 800180e:	f67f af41 	bls.w	8001694 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x138>
		}

	}

	// Reload the cache from flash (the page program command overwrites the cache...)
	mSectorCacheDirty = false;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	fastSectorRead(mCurrentSectorNo * cFlashSectorSizeBytes);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181e:	031b      	lsls	r3, r3, #12
 8001820:	4619      	mov	r1, r3
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f7ff fdea 	bl	80013fc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 8001828:	e00e      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800182a:	bf00      	nop
 800182c:	e00c      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 800182e:	bf00      	nop
 8001830:	e00a      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8001832:	bf00      	nop
 8001834:	e008      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
		if (res != HAL_OK) goto error;
 8001836:	bf00      	nop
 8001838:	e006      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 800183a:	bf00      	nop
 800183c:	e004      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 800183e:	bf00      	nop
 8001840:	e002      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 8001842:	bf00      	nop
 8001844:	e000      	b.n	8001848 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x2ec>
			if (res != HAL_OK) goto error;
 8001846:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	if (deviceSelectPin != 0xffff)
 8001848:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800184a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800184e:	4293      	cmp	r3, r2
 8001850:	d00a      	beq.n	8001868 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv+0x30c>
		HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4413      	add	r3, r2
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8001860:	2201      	movs	r2, #1
 8001862:	4618      	mov	r0, r3
 8001864:	f007 fe52 	bl	800950c <HAL_GPIO_WritePin>

	return res;
 8001868:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37

}
 800186c:	4618      	mov	r0, r3
 800186e:	373c      	adds	r7, #60	@ 0x3c
 8001870:	46bd      	mov	sp, r7
 8001872:	bd90      	pop	{r4, r7, pc}
 8001874:	2400020c 	.word	0x2400020c

08001878 <_ZNK12CasualNoises10TLV_Driver6getTagEm>:
private:
	NVM_Driver* 			mNVM_DriverPtr;						// Driver used for NVM access
	uint32_t				mFreeTLV_Index { 0xffffffff };		// Index of the first free/empty TLV
	uint32_t				mNVM_AfterEndIndex  { 0 };			// Index one after last available index

	inline uint32_t 		getTag(uint32_t index) const noexcept						{ return (*mNVM_DriverPtr)[index + 0]; }
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	6839      	ldr	r1, [r7, #0]
 8001890:	4610      	mov	r0, r2
 8001892:	4798      	blx	r3
 8001894:	4603      	mov	r3, r0
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>:
	inline void				setTag(uint32_t index, uint32_t tag) const noexcept			{ (*mNVM_DriverPtr)[index + 0] = tag; }
	inline uint32_t			getLength(uint32_t index) const noexcept					{ return (*mNVM_DriverPtr)[index + 1]; }
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	6810      	ldr	r0, [r2, #0]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	3201      	adds	r2, #1
 80018ba:	4611      	mov	r1, r2
 80018bc:	4798      	blx	r3
 80018be:	4603      	mov	r3, r0
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
	...

080018cc <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>:
//==============================================================================
//          TLV_Driver()
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
TLV_Driver::TLV_Driver(NVM_Driver* inNVM_DriverPtr) :
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
		mNVM_DriverPtr(inNVM_DriverPtr)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
{

	// First word should be the magic code
	uint32_t magic = (*mNVM_DriverPtr)[0];
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	2100      	movs	r1, #0
 80018f8:	4610      	mov	r0, r2
 80018fa:	4798      	blx	r3
 80018fc:	4603      	mov	r3, r0
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	60fb      	str	r3, [r7, #12]
	if (magic != cMagicCode)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	4a1a      	ldr	r2, [pc, #104]	@ (8001970 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d017      	beq.n	800193a <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0x6e>
	{

		// Erase all devices if magic was not found
		mNVM_DriverPtr->eraseAllDevices();
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	3304      	adds	r3, #4
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4610      	mov	r0, r2
 800191a:	4798      	blx	r3

		// Initialise NVM / create first free TLV
		(*mNVM_DriverPtr)[0] = cMagicCode;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	2100      	movs	r1, #0
 800192a:	4610      	mov	r0, r2
 800192c:	4798      	blx	r3
 800192e:	4603      	mov	r3, r0
 8001930:	4a0f      	ldr	r2, [pc, #60]	@ (8001970 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 8001932:	601a      	str	r2, [r3, #0]
		deleteAllTLVs();
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f000 f81f 	bl	8001978 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv>

	}

	// NVM space ends here
	mNVM_AfterEndIndex = mNVM_DriverPtr->getTotalCapacity() / 4;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	3310      	adds	r3, #16
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4610      	mov	r0, r2
 800194a:	4798      	blx	r3
 800194c:	4603      	mov	r3, r0
 800194e:	089a      	lsrs	r2, r3, #2
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	609a      	str	r2, [r3, #8]

	// Find first empty TLV
	mFreeTLV_Index = TLV_Driver::findNextTLV (cFreeTLV_Tag, 0);
 8001954:	2200      	movs	r2, #0
 8001956:	4907      	ldr	r1, [pc, #28]	@ (8001974 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa8>)
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f000 f845 	bl	80019e8 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 800195e:	4602      	mov	r2, r0
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	605a      	str	r2, [r3, #4]

}
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4618      	mov	r0, r3
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	23122031 	.word	0x23122031
 8001974:	65657246 	.word	0x65657246

08001978 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv>:
// Delete all TLV's by creating a large free TLV as the first one in NVM
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
void TLV_Driver::deleteAllTLVs()
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	// Replace the first tag with a FREE tag
	uint32_t freeSpace = (mNVM_DriverPtr->getTotalCapacity() / 4) - 1;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	3310      	adds	r3, #16
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4610      	mov	r0, r2
 8001990:	4798      	blx	r3
 8001992:	4603      	mov	r3, r0
 8001994:	089b      	lsrs	r3, r3, #2
 8001996:	3b01      	subs	r3, #1
 8001998:	60fb      	str	r3, [r7, #12]
	(*mNVM_DriverPtr)[1] = cFreeTLV_Tag;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	6812      	ldr	r2, [r2, #0]
 80019a6:	2101      	movs	r1, #1
 80019a8:	4610      	mov	r0, r2
 80019aa:	4798      	blx	r3
 80019ac:	4603      	mov	r3, r0
 80019ae:	4a0d      	ldr	r2, [pc, #52]	@ (80019e4 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv+0x6c>)
 80019b0:	601a      	str	r2, [r3, #0]
	(*mNVM_DriverPtr)[2] = freeSpace;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	6812      	ldr	r2, [r2, #0]
 80019be:	2102      	movs	r1, #2
 80019c0:	4610      	mov	r0, r2
 80019c2:	4798      	blx	r3
 80019c4:	4602      	mov	r2, r0
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6013      	str	r3, [r2, #0]
	mNVM_DriverPtr->flushSectorCache();
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	3308      	adds	r3, #8
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4610      	mov	r0, r2
 80019da:	4798      	blx	r3

}
 80019dc:	bf00      	nop
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	65657246 	.word	0x65657246

080019e8 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>:
// index = 0: start at the start of NVM space
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
uint32_t TLV_Driver::findNextTLV (uint32_t tag, uint32_t index)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]

	// Skip current TLV or start from the first one?
	if (index < 1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d102      	bne.n	8001a00 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x18>
		index = 1;
 80019fa:	2301      	movs	r3, #1
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	e016      	b.n	8001a2e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
	else
		index += getLength(index);
 8001a00:	6879      	ldr	r1, [r7, #4]
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f7ff ff4c 	bl	80018a0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	607b      	str	r3, [r7, #4]

	// Find TLV until end of NVM space
	while ( ( index < mNVM_AfterEndIndex ) &&
 8001a10:	e00d      	b.n	8001a2e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
			( getTag(index) != tag ) )
	{
		uint32_t step = getLength ( index );
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	68f8      	ldr	r0, [r7, #12]
 8001a16:	f7ff ff43 	bl	80018a0 <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8001a1a:	6178      	str	r0, [r7, #20]
		if ( step == 0 )
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d101      	bne.n	8001a26 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x3e>
			return 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	e01d      	b.n	8001a62 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
		index += step;
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	607b      	str	r3, [r7, #4]
	while ( ( index < mNVM_AfterEndIndex ) &&
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d209      	bcs.n	8001a4c <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
			( getTag(index) != tag ) )
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	68f8      	ldr	r0, [r7, #12]
 8001a3c:	f7ff ff1c 	bl	8001878 <_ZNK12CasualNoises10TLV_Driver6getTagEm>
 8001a40:	4602      	mov	r2, r0
	while ( ( index < mNVM_AfterEndIndex ) &&
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d001      	beq.n	8001a4c <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e000      	b.n	8001a4e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x66>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1df      	bne.n	8001a12 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x2a>
	}

	// Return index if TLV found
	if (index >= mNVM_AfterEndIndex)
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d301      	bcc.n	8001a60 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x78>
		return 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	e000      	b.n	8001a62 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
	else
		return index;
 8001a60:	687b      	ldr	r3, [r7, #4]

}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
	...

08001a6c <_ZL8CN_Delayv>:
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	e00e      	b.n	8001a96 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	e005      	b.n	8001a8a <_ZL8CN_Delayv+0x1e>
			++cnt;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	3301      	adds	r3, #1
 8001a82:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3301      	adds	r3, #1
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b09      	cmp	r3, #9
 8001a8e:	d9f6      	bls.n	8001a7e <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	3301      	adds	r3, #1
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	4a04      	ldr	r2, [pc, #16]	@ (8001aac <_ZL8CN_Delayv+0x40>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d9ec      	bls.n	8001a78 <_ZL8CN_Delayv+0xc>
}
 8001a9e:	bf00      	nop
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	000f423f 	.word	0x000f423f

08001ab0 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8001ab8:	f00e ffd6 	bl	8010a68 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d005      	beq.n	8001ad6 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ad0:	481a      	ldr	r0, [pc, #104]	@ (8001b3c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001ad2:	f007 fd1b 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d005      	beq.n	8001aec <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ae6:	4815      	ldr	r0, [pc, #84]	@ (8001b3c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001ae8:	f007 fd10 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8001af6:	2200      	movs	r2, #0
 8001af8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001afc:	4810      	ldr	r0, [pc, #64]	@ (8001b40 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001afe:	f007 fd05 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f003 0308 	and.w	r3, r3, #8
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d005      	beq.n	8001b18 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b12:	480b      	ldr	r0, [pc, #44]	@ (8001b40 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001b14:	f007 fcfa 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8001b18:	f7ff ffa8 	bl	8001a6c <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8001b22:	4806      	ldr	r0, [pc, #24]	@ (8001b3c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001b24:	f007 fcf2 	bl	800950c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001b2e:	4804      	ldr	r0, [pc, #16]	@ (8001b40 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001b30:	f007 fcec 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8001b34:	f7ff ff9a 	bl	8001a6c <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8001b38:	e7c2      	b.n	8001ac0 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8001b3a:	bf00      	nop
 8001b3c:	58020400 	.word	0x58020400
 8001b40:	58021400 	.word	0x58021400

08001b44 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>:
// Handle external interrupts
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
bool NerveNetMasterThread::GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	807b      	strh	r3, [r7, #2]
	if (GPIO_Pin == mNerveNet_ACK_Pin)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8001b56:	887a      	ldrh	r2, [r7, #2]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	f040 8090 	bne.w	8001c7e <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x13a>
	{
		switch (mThreadState)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	f200 8084 	bhi.w	8001c70 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x12c>
 8001b68:	a201      	add	r2, pc, #4	@ (adr r2, 8001b70 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x2c>)
 8001b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6e:	bf00      	nop
 8001b70:	08001b85 	.word	0x08001b85
 8001b74:	08001c79 	.word	0x08001c79
 8001b78:	08001b8d 	.word	0x08001b8d
 8001b7c:	08001c71 	.word	0x08001c71
 8001b80:	08001c69 	.word	0x08001c69
		case eNerveNetMasterThreadState::idle:
			break;

		// ACK on reset request
		case eNerveNetMasterThreadState::resetSlave:
			mThreadState = eNerveNetMasterThreadState::idle;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 8001b8a:	e076      	b.n	8001c7a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>
		// ACK on transfer request
		case eNerveNetMasterThreadState::awaitingAck:
		{

			// Next state is awaiting DMA completion
			mThreadState = eNerveNetMasterThreadState::awaitingDmaCplt;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2203      	movs	r2, #3
 8001b90:	65da      	str	r2, [r3, #92]	@ 0x5c

			// If there is any data in the construction buffer, added it to current Tx message
			mTxMessageBuffers[mTxToBeSentBufferIndex]->data.size = 0;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	695a      	ldr	r2, [r3, #20]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f8c3 2808 	str.w	r2, [r3, #2056]	@ 0x808
			if (( ! mConstructionBufferBusy) && (*mConstructionBufferSizePtr > 0))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ba8:	f083 0301 	eor.w	r3, r3, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d021      	beq.n	8001bf6 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb2>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d01c      	beq.n	8001bf6 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb2>
			{
				memcpy(&mTxMessageBuffers[mTxToBeSentBufferIndex]->data, mConstructionBufferPtr, *mConstructionBufferSizePtr + sizeof(uint32_t));
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc6:	f603 0008 	addw	r0, r3, #2056	@ 0x808
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f013 ffce 	bl	8015b78 <memcpy>
				*mConstructionBufferSizePtr  = 0;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
				mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be8:	1d1a      	adds	r2, r3, #4
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	635a      	str	r2, [r3, #52]	@ 0x34
				mRemainingSpace 			 = NERVENET_DATA_SIZE;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bf4:	639a      	str	r2, [r3, #56]	@ 0x38
			}

			// Start data exchange
			uint32_t size = sizeof(sNerveNetMessage);
 8001bf6:	f640 430c 	movw	r3, #3084	@ 0xc0c
 8001bfa:	617b      	str	r3, [r7, #20]
			mTxMessageBuffers[mTxToBeSentBufferIndex]->header.messageNumber = ++mTxMessageNumber;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	695a      	ldr	r2, [r3, #20]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001c14:	605a      	str	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6d98      	ldr	r0, [r3, #88]	@ 0x58
					(uint8_t *)mTxMessageBuffers[mTxToBeSentBufferIndex],
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	695a      	ldr	r2, [r3, #20]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(uint8_t *)mRxMessageBuffers[mRxReceivingBufferIndex],
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	685a      	ldr	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	f00b fe03 	bl	800d840 <HAL_SPI_TransmitReceive_DMA>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	74fb      	strb	r3, [r7, #19]
					size);
			if (res != HAL_OK)
 8001c3e:	7cfb      	ldrb	r3, [r7, #19]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d002      	beq.n	8001c4a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x106>
				CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8001c44:	2004      	movs	r0, #4
 8001c46:	f7ff ff33 	bl	8001ab0 <_ZL14CN_ReportFault11eErrorCodes>

			// Rotate Tx buffers
			uint32_t temp = mTxToBeSentBufferIndex;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	60fb      	str	r3, [r7, #12]
			mTxToBeSentBufferIndex = mTxWaitingBufferIndex;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	699a      	ldr	r2, [r3, #24]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	615a      	str	r2, [r3, #20]
			mTxWaitingBufferIndex  = mTxFillingBufferIndex;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69da      	ldr	r2, [r3, #28]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	619a      	str	r2, [r3, #24]
			mTxFillingBufferIndex  = temp;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	61da      	str	r2, [r3, #28]

		}
			break;
 8001c66:	e008      	b.n	8001c7a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>

		// not ACK to signal that slave is idle again
		case eNerveNetMasterThreadState::awaitingNotAck:
			mThreadState = eNerveNetMasterThreadState::idle;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 8001c6e:	e004      	b.n	8001c7a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>

		default:
			CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8001c70:	2004      	movs	r0, #4
 8001c72:	f7ff ff1d 	bl	8001ab0 <_ZL14CN_ReportFault11eErrorCodes>
 8001c76:	e000      	b.n	8001c7a <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>
			break;
 8001c78:	bf00      	nop
		}
		return true;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x13c>
	}
	return false;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <_ZL8CN_Delayv>:
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60bb      	str	r3, [r7, #8]
 8001c92:	e00e      	b.n	8001cb2 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8001c94:	2300      	movs	r3, #0
 8001c96:	607b      	str	r3, [r7, #4]
 8001c98:	e005      	b.n	8001ca6 <_ZL8CN_Delayv+0x1e>
			++cnt;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	607b      	str	r3, [r7, #4]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b09      	cmp	r3, #9
 8001caa:	d9f6      	bls.n	8001c9a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <_ZL8CN_Delayv+0x40>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d9ec      	bls.n	8001c94 <_ZL8CN_Delayv+0xc>
}
 8001cba:	bf00      	nop
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	000f423f 	.word	0x000f423f

08001ccc <_ZL14CN_ReportFault11eErrorCodes>:
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8001cd4:	f00e fec8 	bl	8010a68 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d005      	beq.n	8001cf2 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cec:	481a      	ldr	r0, [pc, #104]	@ (8001d58 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001cee:	f007 fc0d 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d005      	beq.n	8001d08 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d02:	4815      	ldr	r0, [pc, #84]	@ (8001d58 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001d04:	f007 fc02 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d005      	beq.n	8001d1e <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8001d12:	2200      	movs	r2, #0
 8001d14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d18:	4810      	ldr	r0, [pc, #64]	@ (8001d5c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001d1a:	f007 fbf7 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f003 0308 	and.w	r3, r3, #8
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d005      	beq.n	8001d34 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d2e:	480b      	ldr	r0, [pc, #44]	@ (8001d5c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001d30:	f007 fbec 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8001d34:	f7ff ffa8 	bl	8001c88 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8001d3e:	4806      	ldr	r0, [pc, #24]	@ (8001d58 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8001d40:	f007 fbe4 	bl	800950c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8001d44:	2201      	movs	r2, #1
 8001d46:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001d4a:	4804      	ldr	r0, [pc, #16]	@ (8001d5c <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8001d4c:	f007 fbde 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8001d50:	f7ff ff9a 	bl	8001c88 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8001d54:	e7c2      	b.n	8001cdc <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8001d56:	bf00      	nop
 8001d58:	58020400 	.word	0x58020400
 8001d5c:	58021400 	.word	0x58021400

08001d60 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm>:
//
//  CasualNoises    18/07/2025  First implementation
//  CasualNoises	25/07/2025	Made function thread save
//==============================================================================
bool NerveNetSlaveThread::sendMessage(const void* messagePtr, uint32_t size)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b088      	sub	sp, #32
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]

	// Block if another thread is using this function
	BaseType_t rtosRes = xSemaphoreTake(mSyncSemaphoreHandle, portMAX_DELAY);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d74:	4618      	mov	r0, r3
 8001d76:	f00e f97d 	bl	8010074 <xQueueSemaphoreTake>
 8001d7a:	6178      	str	r0, [r7, #20]
	if (rtosRes != pdTRUE)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d002      	beq.n	8001d88 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x28>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8001d82:	2002      	movs	r0, #2
 8001d84:	f7ff ffa2 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>

	// Enough remaining buffer space?
	if (mRemainingSpace < size)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d901      	bls.n	8001d96 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x36>
		return false;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e03a      	b.n	8001e0c <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0xac>

	// Mark construction buffer busy
	mConstructionBufferBusy = true;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Add message to the construction buffer
	uint8_t* ptr = (uint8_t*)messagePtr;
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i < size; ++i)
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
 8001da6:	e00c      	b.n	8001dc2 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x62>
		*mConstructionDataPtr++ = *ptr++;
 8001da8:	69fa      	ldr	r2, [r7, #28]
 8001daa:	1c53      	adds	r3, r2, #1
 8001dac:	61fb      	str	r3, [r7, #28]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001db2:	1c58      	adds	r0, r3, #1
 8001db4:	68f9      	ldr	r1, [r7, #12]
 8001db6:	6348      	str	r0, [r1, #52]	@ 0x34
 8001db8:	7812      	ldrb	r2, [r2, #0]
 8001dba:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < size; ++i)
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	61bb      	str	r3, [r7, #24]
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d3ee      	bcc.n	8001da8 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0x48>
	*mConstructionBufferSizePtr += size;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	6819      	ldr	r1, [r3, #0]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	440a      	add	r2, r1
 8001dd8:	601a      	str	r2, [r3, #0]
	mRemainingSpace -= size;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	1ad2      	subs	r2, r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	639a      	str	r2, [r3, #56]	@ 0x38

	// Release construction buffer
	mConstructionBufferBusy = false;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Release function for other threads
	rtosRes = xSemaphoreGive(mSyncSemaphoreHandle);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8001df2:	2300      	movs	r3, #0
 8001df4:	2200      	movs	r2, #0
 8001df6:	2100      	movs	r1, #0
 8001df8:	f00d fe2a 	bl	800fa50 <xQueueGenericSend>
 8001dfc:	6178      	str	r0, [r7, #20]
	if (rtosRes != pdTRUE)
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d002      	beq.n	8001e0a <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm+0xaa>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8001e04:	2002      	movs	r0, #2
 8001e06:	f7ff ff61 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>

	return true;
 8001e0a:	2301      	movs	r3, #1

}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3720      	adds	r7, #32
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt>:
// Handle external interrupts
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
bool NerveNetSlaveThread::GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	807b      	strh	r3, [r7, #2]

	// Reset signal?
	if (GPIO_Pin == mNerveNet_RESET_Pin)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001e26:	887a      	ldrh	r2, [r7, #2]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d11b      	bne.n	8001e64 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x50>
	{
		if (mThreadReady)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d014      	beq.n	8001e60 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x4c>
		{
			HAL_GPIO_WritePin(mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_SET);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8001e40:	2201      	movs	r2, #1
 8001e42:	4619      	mov	r1, r3
 8001e44:	f007 fb62 	bl	800950c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_RESET);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8001e52:	2200      	movs	r2, #0
 8001e54:	4619      	mov	r1, r3
 8001e56:	f007 fb59 	bl	800950c <HAL_GPIO_WritePin>
			mThreadState = eNerveNetSlaveThreadState::idle;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	66da      	str	r2, [r3, #108]	@ 0x6c
		}
		return true;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e04a      	b.n	8001efa <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xe6>
	}

	// REQ signal
	if (GPIO_Pin == mNerveNet_REQ_Pin)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e6a:	887a      	ldrh	r2, [r7, #2]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d143      	bne.n	8001ef8 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xe4>
	{
		GPIO_PinState state = HAL_GPIO_ReadPin(mNerveNet_REQ_Port, GPIO_Pin);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e74:	887a      	ldrh	r2, [r7, #2]
 8001e76:	4611      	mov	r1, r2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f007 fb2f 	bl	80094dc <HAL_GPIO_ReadPin>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	75fb      	strb	r3, [r7, #23]
		if (state == GPIO_PIN_SET)
 8001e82:	7dfb      	ldrb	r3, [r7, #23]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d10a      	bne.n	8001e9e <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0x8a>
		{

			// Start next cycle
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
			xSemaphoreGiveFromISR(mStartCycleSemaphore, &xHigherPriorityTaskWoken);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e90:	f107 020c 	add.w	r2, r7, #12
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f00d ff7a 	bl	800fd90 <xQueueGiveFromISR>
 8001e9c:	e02a      	b.n	8001ef4 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xe0>

		} else
		{

			// Rotate Tx and Rx buffers
			uint32_t temp = mTxToBeSentBufferIndex;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	613b      	str	r3, [r7, #16]
			mTxToBeSentBufferIndex = mTxWaitingBufferIndex;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	699a      	ldr	r2, [r3, #24]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	615a      	str	r2, [r3, #20]
			mTxWaitingBufferIndex  = mTxFillingBufferIndex;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	69da      	ldr	r2, [r3, #28]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	619a      	str	r2, [r3, #24]
			mTxFillingBufferIndex  = temp;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	61da      	str	r2, [r3, #28]
			temp = mRxReceivingBufferIndex;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	613b      	str	r3, [r7, #16]
			mRxReceivingBufferIndex  = mRxProcessingBufferIndex;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	621a      	str	r2, [r3, #32]
			mRxProcessingBufferIndex = temp;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	625a      	str	r2, [r3, #36]	@ 0x24

			// End of NerveNet cycle, the thread should be awaitingMessage here
			if (mThreadState != eNerveNetSlaveThreadState::awaitingMessage)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d002      	beq.n	8001edc <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xc8>
				CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8001ed6:	2004      	movs	r0, #4
 8001ed8:	f7ff fef8 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>

			// We are ready for a new cycle
			mThreadState = eNerveNetSlaveThreadState::idle;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	66da      	str	r2, [r3, #108]	@ 0x6c

			// Set ACK line low
			HAL_GPIO_WritePin(mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_RESET);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8001eec:	2200      	movs	r2, #0
 8001eee:	4619      	mov	r1, r3
 8001ef0:	f007 fb0c 	bl	800950c <HAL_GPIO_WritePin>

		}

		return true;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e000      	b.n	8001efa <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt+0xe6>
	}

	return false;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv>:
//
//  CasualNoises    11/07/2025  First implementation
//  CasualNoises    15/07/2025  First implementation implemented performance measurement
//==============================================================================
void NerveNetSlaveThread::mainNerveNetSlaveThread(void* pvParameters)
{
 8001f04:	b5b0      	push	{r4, r5, r7, lr}
 8001f06:	b094      	sub	sp, #80	@ 0x50
 8001f08:	af02      	add	r7, sp, #8
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]

	// Get parameters
	sRunNerveNetSlaveThreadParams* nerveNetThreadDataPtr = (sRunNerveNetSlaveThreadParams*)pvParameters;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	637b      	str	r3, [r7, #52]	@ 0x34
	mNerveNet_REQ_Port		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Port;
 8001f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	641a      	str	r2, [r3, #64]	@ 0x40
	mNerveNet_REQ_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Pin;
 8001f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	891a      	ldrh	r2, [r3, #8]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	mNerveNet_ACK_Port		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Port;
 8001f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	649a      	str	r2, [r3, #72]	@ 0x48
	mNerveNet_ACK_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Pin;
 8001f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	8a1a      	ldrh	r2, [r3, #16]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	mNerveNet_RESET_Port	 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Port;
 8001f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	695a      	ldr	r2, [r3, #20]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	651a      	str	r2, [r3, #80]	@ 0x50
	mNerveNet_RESET_Pin		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Pin;
 8001f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	8b1a      	ldrh	r2, [r3, #24]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	mNerveNet_SPI_Ptr		 	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_SPI_Ptr;
 8001f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	69da      	ldr	r2, [r3, #28]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	659a      	str	r2, [r3, #88]	@ 0x58
	mSouthSideAudioProcessorPtr = nerveNetThreadDataPtr->nerveNetThreadDataPtr->AudioProcessorPtr;
 8001f5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	65da      	str	r2, [r3, #92]	@ 0x5c
	mPerformanceTestTimerPtr	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->PerformanceTestTimerPtr;
 8001f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	661a      	str	r2, [r3, #96]	@ 0x60
	mPerformanceResultPtr		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->PerformanceResultPtr;
 8001f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	665a      	str	r2, [r3, #100]	@ 0x64

	// Create sendMessage() blocking semaphore
	vSemaphoreCreateBinary(mSyncSemaphoreHandle);
 8001f7c:	2203      	movs	r2, #3
 8001f7e:	2100      	movs	r1, #0
 8001f80:	2001      	movs	r0, #1
 8001f82:	f00d fd06 	bl	800f992 <xQueueGenericCreate>
 8001f86:	4602      	mov	r2, r0
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	675a      	str	r2, [r3, #116]	@ 0x74
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d006      	beq.n	8001fa2 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x9e>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8001f98:	2300      	movs	r3, #0
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	f00d fd57 	bl	800fa50 <xQueueGenericSend>
	if (mSyncSemaphoreHandle == nullptr)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d102      	bne.n	8001fb0 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0xac>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8001faa:	2002      	movs	r0, #2
 8001fac:	f7ff fe8e 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>

	// Global pointer to be used by the HAL_GPIO_EXTI_Callback()
	mTheadNumber = nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetThreadNo;
 8001fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	669a      	str	r2, [r3, #104]	@ 0x68
	gNerveNetSlaveThreadPtr [ mTheadNumber ] = this;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fc0:	4917      	ldr	r1, [pc, #92]	@ (8002020 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x11c>)
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	// Create Tx and Rx buffers
	for (uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i)
 8001fc8:	2300      	movs	r3, #0
 8001fca:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fcc:	e022      	b.n	8002014 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x110>
	{
		mTxMessageBuffers[i] = new sNerveNetMessage;
 8001fce:	f640 400c 	movw	r0, #3084	@ 0xc0c
 8001fd2:	f012 fa19 	bl	8014408 <_Znwj>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4619      	mov	r1, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		memset(mTxMessageBuffers[i], 0x00, sizeof(sNerveNetMessage));
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fea:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8001fee:	2100      	movs	r1, #0
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f013 fcd5 	bl	80159a0 <memset>
		mTxMessageBuffers[i]->header.messageSourceID = eNerveNetSourceId::eFellhornSouthSide;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ffe:	2202      	movs	r2, #2
 8002000:	601a      	str	r2, [r3, #0]
		mTxMessageBuffers[i]->header.messageNumber = 0;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800200a:	2200      	movs	r2, #0
 800200c:	605a      	str	r2, [r3, #4]
	for (uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i)
 800200e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002010:	3301      	adds	r3, #1
 8002012:	647b      	str	r3, [r7, #68]	@ 0x44
 8002014:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002016:	2b02      	cmp	r3, #2
 8002018:	d9d9      	bls.n	8001fce <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0xca>
	}
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 800201a:	2300      	movs	r3, #0
 800201c:	643b      	str	r3, [r7, #64]	@ 0x40
 800201e:	e01c      	b.n	800205a <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x156>
 8002020:	24001210 	.word	0x24001210
	{
		mRxMessageBuffers[i] = new sNerveNetMessage;
 8002024:	f640 400c 	movw	r0, #3084	@ 0xc0c
 8002028:	f012 f9ee 	bl	8014408 <_Znwj>
 800202c:	4603      	mov	r3, r0
 800202e:	4619      	mov	r1, r3
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002034:	3302      	adds	r3, #2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	6059      	str	r1, [r3, #4]
		memset(mRxMessageBuffers[i], 0x00, sizeof(sNerveNetMessage));
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002040:	3302      	adds	r3, #2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f640 420c 	movw	r2, #3084	@ 0xc0c
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f013 fca6 	bl	80159a0 <memset>
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 8002054:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002056:	3301      	adds	r3, #1
 8002058:	643b      	str	r3, [r7, #64]	@ 0x40
 800205a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800205c:	2b01      	cmp	r3, #1
 800205e:	d9e1      	bls.n	8002024 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x120>
	}

	// Buffer used to build up data to be send on next exchange
	mConstructionBufferPtr 		 = new sNerveNetData;
 8002060:	f240 4004 	movw	r0, #1028	@ 0x404
 8002064:	f012 f9d0 	bl	8014408 <_Znwj>
 8002068:	4603      	mov	r3, r0
 800206a:	461a      	mov	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	62da      	str	r2, [r3, #44]	@ 0x2c
	memset(mConstructionBufferPtr, 0, sizeof(sNerveNetData));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002074:	f240 4204 	movw	r2, #1028	@ 0x404
 8002078:	2100      	movs	r1, #0
 800207a:	4618      	mov	r0, r3
 800207c:	f013 fc90 	bl	80159a0 <memset>
	mConstructionBufferSizePtr	 = &mConstructionBufferPtr->size;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002084:	461a      	mov	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	631a      	str	r2, [r3, #48]	@ 0x30
	mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208e:	1d1a      	adds	r2, r3, #4
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	635a      	str	r2, [r3, #52]	@ 0x34
	mRemainingSpace 			 = NERVENET_DATA_SIZE;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800209a:	639a      	str	r2, [r3, #56]	@ 0x38
	mConstructionBufferBusy 	 = false;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Create a binary semaphore for task/interrupt synchronisation
	mStartCycleSemaphore = xSemaphoreCreateBinary();
 80020a4:	2203      	movs	r2, #3
 80020a6:	2100      	movs	r1, #0
 80020a8:	2001      	movs	r0, #1
 80020aa:	f00d fc72 	bl	800f992 <xQueueGenericCreate>
 80020ae:	4602      	mov	r2, r0
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	671a      	str	r2, [r3, #112]	@ 0x70
	if (mStartCycleSemaphore == nullptr)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d102      	bne.n	80020c2 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x1be>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 80020bc:	2002      	movs	r0, #2
 80020be:	f7ff fe05 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>

	// Audio buffers to be used in AudioProcessor::processBlock() call
#ifdef USE_AUDIO_BUFFER
	AudioBuffer* inBufferPtr  = new AudioBuffer();
 80020c2:	2010      	movs	r0, #16
 80020c4:	f012 f9a0 	bl	8014408 <_Znwj>
 80020c8:	4603      	mov	r3, r0
 80020ca:	461c      	mov	r4, r3
 80020cc:	4620      	mov	r0, r4
 80020ce:	f7fe fbe7 	bl	80008a0 <_ZN12CasualNoises11AudioBufferC1Ev>
 80020d2:	633c      	str	r4, [r7, #48]	@ 0x30
	AudioBuffer* outBufferPtr = new AudioBuffer();
 80020d4:	2010      	movs	r0, #16
 80020d6:	f012 f997 	bl	8014408 <_Znwj>
 80020da:	4603      	mov	r3, r0
 80020dc:	461c      	mov	r4, r3
 80020de:	4620      	mov	r0, r4
 80020e0:	f7fe fbde 	bl	80008a0 <_ZN12CasualNoises11AudioBufferC1Ev>
 80020e4:	62fc      	str	r4, [r7, #44]	@ 0x2c
	AudioBuffer* inBufferPtr  = nullptr;
	AudioBuffer* outBufferPtr = nullptr;
#endif

	// Thread is ready
	mThreadReady = true;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

	// Start performance timer, if any
	if ( mPerformanceTestTimerPtr != nullptr )
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d011      	beq.n	800211a <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x216>
	{
		BaseType_t res = HAL_TIM_Base_Start ( mPerformanceTestTimerPtr );
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020fa:	4618      	mov	r0, r3
 80020fc:	f00c f906 	bl	800e30c <HAL_TIM_Base_Start>
 8002100:	4603      	mov	r3, r0
 8002102:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (res != HAL_OK)
 8002104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002106:	2b00      	cmp	r3, #0
 8002108:	d002      	beq.n	8002110 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x20c>
			CN_ReportFault ( eErrorCodes::NerveNetThread_Error );
 800210a:	2004      	movs	r0, #4
 800210c:	f7ff fdde 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>
		mPerformanceTestTimerPtr->Instance->CNT = 0;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2200      	movs	r2, #0
 8002118:	625a      	str	r2, [r3, #36]	@ 0x24

	// Theoretical cycle time in micro sec
#ifdef SAMPLE_FREQUENCY
	int32_t cycleTime = 1000000 / (SAMPLE_FREQUENCY / NUM_SAMPLES);
#else
	int32_t cycleTime = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
	// Main thread loop
	for (;;)
	{

		// Have to start an SPI txRx cycle?
		BaseType_t res = xSemaphoreTake(mStartCycleSemaphore, 0);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002122:	2100      	movs	r1, #0
 8002124:	4618      	mov	r0, r3
 8002126:	f00d ffa5 	bl	8010074 <xQueueSemaphoreTake>
 800212a:	6238      	str	r0, [r7, #32]
		if (res == pdPASS)
 800212c:	6a3b      	ldr	r3, [r7, #32]
 800212e:	2b01      	cmp	r3, #1
 8002130:	f040 80fc 	bne.w	800232c <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x428>
		{

			// Start of cycle time
			uint32_t startCycleTime = 0;
 8002134:	2300      	movs	r3, #0
 8002136:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (mPerformanceTestTimerPtr != nullptr)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800213c:	2b00      	cmp	r3, #0
 800213e:	d004      	beq.n	800214a <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x246>
			{
				startCycleTime = mPerformanceTestTimerPtr->Instance->CNT;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002148:	63fb      	str	r3, [r7, #60]	@ 0x3c
			}

			// Start of NerveNet cycle, the thread should be idle here
			if (mThreadState != eNerveNetSlaveThreadState::idle)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800214e:	2b01      	cmp	r3, #1
 8002150:	d002      	beq.n	8002158 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x254>
				CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8002152:	2004      	movs	r0, #4
 8002154:	f7ff fdba 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>

			// If there is any data in the construction buffer, added it to current Tx message
			mTxMessageBuffers[mTxToBeSentBufferIndex]->data.size = 0;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	695a      	ldr	r2, [r3, #20]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002162:	2200      	movs	r2, #0
 8002164:	f8c3 2808 	str.w	r2, [r3, #2056]	@ 0x808
			if (( ! mConstructionBufferBusy) && (*mConstructionBufferSizePtr > 0))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800216e:	f083 0301 	eor.w	r3, r3, #1
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	d021      	beq.n	80021bc <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x2b8>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d01c      	beq.n	80021bc <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x2b8>
			{
				memcpy(&mTxMessageBuffers[mTxToBeSentBufferIndex]->data, mConstructionBufferPtr, *mConstructionBufferSizePtr + sizeof(uint32_t));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	695a      	ldr	r2, [r3, #20]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800218c:	f603 0008 	addw	r0, r3, #2056	@ 0x808
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	3304      	adds	r3, #4
 800219c:	461a      	mov	r2, r3
 800219e:	f013 fceb 	bl	8015b78 <memcpy>
				*mConstructionBufferSizePtr  = 0;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
				mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ae:	1d1a      	adds	r2, r3, #4
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	635a      	str	r2, [r3, #52]	@ 0x34
				mRemainingSpace 			 = NERVENET_DATA_SIZE;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021ba:	639a      	str	r2, [r3, #56]	@ 0x38
			}

			// Start SPI DMA in slave mode
			uint32_t size = sizeof(sNerveNetMessage);
 80021bc:	f640 430c 	movw	r3, #3084	@ 0xc0c
 80021c0:	61fb      	str	r3, [r7, #28]
			mTxMessageBuffers[mTxToBeSentBufferIndex]->header.messageNumber = ++mTxMessageNumber;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	695a      	ldr	r2, [r3, #20]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80021da:	605a      	str	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6d98      	ldr	r0, [r3, #88]	@ 0x58
					(uint8_t *)mTxMessageBuffers[mTxToBeSentBufferIndex],
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	695a      	ldr	r2, [r3, #20]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(uint8_t *)mRxMessageBuffers[mRxReceivingBufferIndex],
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	3302      	adds	r3, #2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	685a      	ldr	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	f00b fb20 	bl	800d840 <HAL_SPI_TransmitReceive_DMA>
 8002200:	4603      	mov	r3, r0
 8002202:	76fb      	strb	r3, [r7, #27]
					size);
			if (res != HAL_OK)
 8002204:	7efb      	ldrb	r3, [r7, #27]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d002      	beq.n	8002210 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x30c>
				CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 800220a:	2004      	movs	r0, #4
 800220c:	f7ff fd5e 	bl	8001ccc <_ZL14CN_ReportFault11eErrorCodes>

			// Start of AudioProcessor::processBlock() call
			uint32_t startOfProcessBlockTime = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
			UNUSED(startOfProcessBlockTime);
			if (mPerformanceTestTimerPtr != nullptr)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002218:	2b00      	cmp	r3, #0
 800221a:	d004      	beq.n	8002226 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x322>
			{
				startOfProcessBlockTime = mPerformanceTestTimerPtr->Instance->CNT;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	617b      	str	r3, [r7, #20]
			}

			setTimeMarker_2();
 8002226:	f000 feab 	bl	8002f80 <setTimeMarker_2>

			// Process any NerveNet data
			if (mRxMessageBuffers[mRxProcessingBufferIndex]->data.size > 0)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	3302      	adds	r3, #2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	4413      	add	r3, r2
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01c      	beq.n	800227a <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x376>
			{
				mSouthSideAudioProcessorPtr->processNerveNetData(
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	3308      	adds	r3, #8
 800224c:	681c      	ldr	r4, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6e99      	ldr	r1, [r3, #104]	@ 0x68
						mTheadNumber,
						mRxMessageBuffers[mRxProcessingBufferIndex]->data.size,
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	3302      	adds	r3, #2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	685b      	ldr	r3, [r3, #4]
				mSouthSideAudioProcessorPtr->processNerveNetData(
 8002260:	f8d3 5808 	ldr.w	r5, [r3, #2056]	@ 0x808
						&mRxMessageBuffers[mRxProcessingBufferIndex]->data.data[0]);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	3302      	adds	r3, #2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	685b      	ldr	r3, [r3, #4]
				mSouthSideAudioProcessorPtr->processNerveNetData(
 8002272:	f603 030c 	addw	r3, r3, #2060	@ 0x80c
 8002276:	462a      	mov	r2, r5
 8002278:	47a0      	blx	r4
			}

			// Generate new audio in the current filling buffer using audio from the current processing buffer
#ifdef USE_AUDIO_BUFFER
			inBufferPtr->importAudio(mRxMessageBuffers[mRxProcessingBufferIndex]->audio.audioData);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	3302      	adds	r3, #2
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	4413      	add	r3, r2
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	3308      	adds	r3, #8
 800228a:	4619      	mov	r1, r3
 800228c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800228e:	f7fe fbd7 	bl	8000a40 <_ZN12CasualNoises11AudioBuffer11importAudioEPf>
			mSouthSideAudioProcessorPtr->processBlock(*inBufferPtr, *outBufferPtr);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	330c      	adds	r3, #12
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80022a4:	4798      	blx	r3
			outBufferPtr->exportAudio(mTxMessageBuffers[mTxFillingBufferIndex]->audio.audioData);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69da      	ldr	r2, [r3, #28]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b0:	3308      	adds	r3, #8
 80022b2:	4619      	mov	r1, r3
 80022b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80022b6:	f7fe fc09 	bl	8000acc <_ZN12CasualNoises11AudioBuffer11exportAudioEPf>
#endif

			resetTimeMarker_2();
 80022ba:	f000 fe6d 	bl	8002f98 <resetTimeMarker_2>

			// End of AudioProcessor::processBlock() call
			uint32_t endOfProcessBlockTime = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
			UNUSED(endOfProcessBlockTime);
			if (mPerformanceTestTimerPtr != nullptr)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d004      	beq.n	80022d4 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x3d0>
			{
				endOfProcessBlockTime = mPerformanceTestTimerPtr->Instance->CNT;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d2:	613b      	str	r3, [r7, #16]
			}

			// Wait for new message
			mThreadState = eNerveNetSlaveThreadState::awaitingMessage;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	66da      	str	r2, [r3, #108]	@ 0x6c

			// Set ACK line high
			HAL_GPIO_WritePin(mNerveNet_ACK_Port, mNerveNet_ACK_Pin, GPIO_PIN_SET);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 80022e4:	2201      	movs	r2, #1
 80022e6:	4619      	mov	r1, r3
 80022e8:	f007 f910 	bl	800950c <HAL_GPIO_WritePin>

			// end of cycle time
			uint32_t endCycleTime = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (mPerformanceTestTimerPtr != nullptr)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d004      	beq.n	8002302 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x3fe>
			{
				endCycleTime = mPerformanceTestTimerPtr->Instance->CNT;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002300:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			// Calculate cpu load
			int32_t elapsedlCycleTime = endCycleTime - startCycleTime;
 8002302:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	60fb      	str	r3, [r7, #12]
			if (elapsedlCycleTime > 0)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2b00      	cmp	r3, #0
 800230e:	f77f af06 	ble.w	800211e <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x21a>
				*mPerformanceResultPtr = jmap(elapsedlCycleTime, (int32_t)0, cycleTime, (int32_t)0, (int32_t)100);
 8002312:	2364      	movs	r3, #100	@ 0x64
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	2300      	movs	r3, #0
 8002318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800231a:	2100      	movs	r1, #0
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 f83b 	bl	8002398 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_>
 8002322:	4602      	mov	r2, r0
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	e6f8      	b.n	800211e <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x21a>

		} else
		{
			vTaskDelay(pdMS_TO_TICKS(1));
 800232c:	2001      	movs	r0, #1
 800232e:	f00e faf5 	bl	801091c <vTaskDelay>
		}

	}
 8002332:	e6f4      	b.n	800211e <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv+0x21a>

08002334 <_ZN12CasualNoises22runNerveNetSlaveThreadEPv>:
// Run the thread inside a given NerveNetSlaveThread object
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
void runNerveNetSlaveThread(void* pvParameters)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	sRunNerveNetSlaveThreadParams* params = (sRunNerveNetSlaveThreadParams*)pvParameters;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	60fb      	str	r3, [r7, #12]
	params->threadPtr->mainNerveNetSlaveThread(pvParameters);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff fddc 	bl	8001f04 <_ZN12CasualNoises19NerveNetSlaveThread23mainNerveNetSlaveThreadEPv>
}
 800234c:	bf00      	nop
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock>:
// Start NerveNet slave thread
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
BaseType_t startNerveNetSlaveThread(CasualNoises::NerveNetSlaveThread* threadPtr, void *argument, TaskHandle_t* xHandlePtr)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af02      	add	r7, sp, #8
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]

	static sRunNerveNetSlaveThreadParams params;
	params.nerveNetThreadDataPtr = (sNerveNetThreadData*)argument;
 8002360:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x38>)
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	6013      	str	r3, [r2, #0]
	params.threadPtr = threadPtr;
 8002366:	4a09      	ldr	r2, [pc, #36]	@ (800238c <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x38>)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6053      	str	r3, [r2, #4]

	// Create the thread to scan the ADC convertions
	BaseType_t res = xTaskCreate(runNerveNetSlaveThread, "NerveNetSlaveThread", DEFAULT_STACK_SIZE / 2, &params,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	232d      	movs	r3, #45	@ 0x2d
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	4b05      	ldr	r3, [pc, #20]	@ (800238c <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x38>)
 8002376:	2280      	movs	r2, #128	@ 0x80
 8002378:	4905      	ldr	r1, [pc, #20]	@ (8002390 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x3c>)
 800237a:	4806      	ldr	r0, [pc, #24]	@ (8002394 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock+0x40>)
 800237c:	f00e f970 	bl	8010660 <xTaskCreate>
 8002380:	6178      	str	r0, [r7, #20]
			NERVENET_THRAD_PRIORITY, xHandlePtr);
	return res;
 8002382:	697b      	ldr	r3, [r7, #20]

}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	24001218 	.word	0x24001218
 8002390:	08017a60 	.word	0x08017a60
 8002394:	08002335 	.word	0x08002335

08002398 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_>:
    return targetRangeMin + value0To1 * (targetRangeMax - targetRangeMin);
}

/** Remaps a value from a source range to a target range. */
template <typename Type>
Type jmap (Type sourceValue, Type sourceRangeMin, Type sourceRangeMax, Type targetRangeMin, Type targetRangeMax)
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
 80023a4:	603b      	str	r3, [r7, #0]
{
//    assert (! approximatelyEqual (sourceRangeMax, sourceRangeMin)); // mapping from a range of zero will produce NaN!
	assert (sourceRangeMax != sourceRangeMin);
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d105      	bne.n	80023ba <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x22>
 80023ae:	4b0c      	ldr	r3, [pc, #48]	@ (80023e0 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x48>)
 80023b0:	4a0c      	ldr	r2, [pc, #48]	@ (80023e4 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x4c>)
 80023b2:	216c      	movs	r1, #108	@ 0x6c
 80023b4:	480c      	ldr	r0, [pc, #48]	@ (80023e8 <_ZN12CasualNoises4jmapIlEET_S1_S1_S1_S1_S1_+0x50>)
 80023b6:	f012 fccb 	bl	8014d50 <__assert_func>
    return targetRangeMin + ((targetRangeMax - targetRangeMin) * (sourceValue - sourceRangeMin)) / (sourceRangeMax - sourceRangeMin);
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	68f9      	ldr	r1, [r7, #12]
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	1a8a      	subs	r2, r1, r2
 80023c6:	fb03 f202 	mul.w	r2, r3, r2
 80023ca:	6879      	ldr	r1, [r7, #4]
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	1acb      	subs	r3, r1, r3
 80023d0:	fb92 f2f3 	sdiv	r2, r2, r3
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	4413      	add	r3, r2
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3710      	adds	r7, #16
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	08017a74 	.word	0x08017a74
 80023e4:	08017a98 	.word	0x08017a98
 80023e8:	08017ae8 	.word	0x08017ae8

080023ec <_ZN12CasualNoises13TriggerThreadEPv>:
// Just loop around and toggle trigger pin
//
//  CasualNoises    02/12/2024  First implementation
//==============================================================================
void CasualNoises::TriggerThread(void* pvParameters)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
	while ( true )
	{
		setTimeMarker_1();
 80023f4:	f000 fdac 	bl	8002f50 <setTimeMarker_1>
		resetTimeMarker_1();
 80023f8:	f000 fdb6 	bl	8002f68 <resetTimeMarker_1>
		setTimeMarker_1();
 80023fc:	bf00      	nop
 80023fe:	e7f9      	b.n	80023f4 <_ZN12CasualNoises13TriggerThreadEPv+0x8>

08002400 <_ZL8CN_Delayv>:
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	e00e      	b.n	800242a <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 800240c:	2300      	movs	r3, #0
 800240e:	607b      	str	r3, [r7, #4]
 8002410:	e005      	b.n	800241e <_ZL8CN_Delayv+0x1e>
			++cnt;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	3301      	adds	r3, #1
 8002416:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3301      	adds	r3, #1
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b09      	cmp	r3, #9
 8002422:	d9f6      	bls.n	8002412 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	3301      	adds	r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	4a04      	ldr	r2, [pc, #16]	@ (8002440 <_ZL8CN_Delayv+0x40>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d9ec      	bls.n	800240c <_ZL8CN_Delayv+0xc>
}
 8002432:	bf00      	nop
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	000f423f 	.word	0x000f423f

08002444 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 800244c:	f00e fb0c 	bl	8010a68 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d005      	beq.n	800246a <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 800245e:	2200      	movs	r2, #0
 8002460:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002464:	481a      	ldr	r0, [pc, #104]	@ (80024d0 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002466:	f007 f851 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f003 0302 	and.w	r3, r3, #2
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8002474:	2200      	movs	r2, #0
 8002476:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800247a:	4815      	ldr	r0, [pc, #84]	@ (80024d0 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 800247c:	f007 f846 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f003 0304 	and.w	r3, r3, #4
 8002486:	2b00      	cmp	r3, #0
 8002488:	d005      	beq.n	8002496 <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 800248a:	2200      	movs	r2, #0
 800248c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002490:	4810      	ldr	r0, [pc, #64]	@ (80024d4 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002492:	f007 f83b 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f003 0308 	and.w	r3, r3, #8
 800249c:	2b00      	cmp	r3, #0
 800249e:	d005      	beq.n	80024ac <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 80024a0:	2200      	movs	r2, #0
 80024a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024a6:	480b      	ldr	r0, [pc, #44]	@ (80024d4 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80024a8:	f007 f830 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 80024ac:	f7ff ffa8 	bl	8002400 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 80024b0:	2201      	movs	r2, #1
 80024b2:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 80024b6:	4806      	ldr	r0, [pc, #24]	@ (80024d0 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80024b8:	f007 f828 	bl	800950c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 80024bc:	2201      	movs	r2, #1
 80024be:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80024c2:	4804      	ldr	r0, [pc, #16]	@ (80024d4 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80024c4:	f007 f822 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 80024c8:	f7ff ff9a 	bl	8002400 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 80024cc:	e7c2      	b.n	8002454 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 80024ce:	bf00      	nop
 80024d0:	58020400 	.word	0x58020400
 80024d4:	58021400 	.word	0x58021400

080024d8 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 80024e4:	68f8      	ldr	r0, [r7, #12]
 80024e6:	f000 fa79 	bl	80029dc <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4618      	mov	r0, r3
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 f930 	bl	8002764 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ffeb 	bl	80024f4 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef>:
{
	CN_TIM_PeriodElapsedCallbacks.push_back(callback);
}

void CN_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
	for (auto callback : CN_TIM_PeriodElapsedCallbacks)
 8002530:	4b18      	ldr	r3, [pc, #96]	@ (8002594 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x6c>)
 8002532:	61fb      	str	r3, [r7, #28]
 8002534:	69f8      	ldr	r0, [r7, #28]
 8002536:	f000 f93f 	bl	80027b8 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE5beginEv>
 800253a:	4603      	mov	r3, r0
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	69f8      	ldr	r0, [r7, #28]
 8002540:	f000 f94a 	bl	80027d8 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE3endEv>
 8002544:	4603      	mov	r3, r0
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	e014      	b.n	8002574 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x4c>
 800254a:	f107 0310 	add.w	r3, r7, #16
 800254e:	4618      	mov	r0, r3
 8002550:	f000 f97b 	bl	800284a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 8002554:	4603      	mov	r3, r0
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(htim);
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	4798      	blx	r3
 8002560:	4603      	mov	r3, r0
 8002562:	75fb      	strb	r3, [r7, #23]
		if (flag)
 8002564:	7dfb      	ldrb	r3, [r7, #23]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d110      	bne.n	800258c <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x64>
	for (auto callback : CN_TIM_PeriodElapsedCallbacks)
 800256a:	f107 0310 	add.w	r3, r7, #16
 800256e:	4618      	mov	r0, r3
 8002570:	f000 f95b 	bl	800282a <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 8002574:	f107 020c 	add.w	r2, r7, #12
 8002578:	f107 0310 	add.w	r3, r7, #16
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f000 f93b 	bl	80027fa <_ZN9__gnu_cxxneIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1df      	bne.n	800254a <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x22>
			return;
	}
	return;
 800258a:	e000      	b.n	800258e <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef+0x66>
			return;
 800258c:	bf00      	nop
}
 800258e:	3720      	adds	r7, #32
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	24001224 	.word	0x24001224

08002598 <HAL_SPI_ErrorCallback>:
// Handle SPI errors
//
//  CasualNoises    04/07/2025  First implementation
//==============================================================================
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);
 80025a0:	2003      	movs	r0, #3
 80025a2:	f7ff ff4f 	bl	8002444 <_ZL14CN_ReportFault11eErrorCodes>
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b084      	sub	sp, #16
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f000 fa61 	bl	8002a82 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 f944 	bl	8002862 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4618      	mov	r0, r3
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff ffeb 	bl	80025ca <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80025fe:	b580      	push	{r7, lr}
 8002600:	b084      	sub	sp, #16
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 fa71 	bl	8002af2 <_ZNSt15__new_allocatorIPFbtEED1Ev>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>:
      _Vector_base() = default;
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4618      	mov	r0, r3
 8002626:	f000 f946 	bl	80028b6 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>:
      vector() = default;
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ffeb 	bl	800261a <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <HAL_GPIO_EXTI_Callback>:
{
	EXTI_ConvCpltCallbacks.push_back(callback);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b08a      	sub	sp, #40	@ 0x28
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	80fb      	strh	r3, [r7, #6]
	bool flag = false;
 800265a:	2300      	movs	r3, #0
 800265c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// Handle NerveNet threads first
#ifdef CASUALNOISES_NERVENET_THREAD
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8002660:	2300      	movs	r3, #0
 8002662:	623b      	str	r3, [r7, #32]
 8002664:	e016      	b.n	8002694 <HAL_GPIO_EXTI_Callback+0x44>
	{
		if (gNerveNetMasterThreadPtr[i] != nullptr)
 8002666:	4a3c      	ldr	r2, [pc, #240]	@ (8002758 <HAL_GPIO_EXTI_Callback+0x108>)
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d009      	beq.n	8002686 <HAL_GPIO_EXTI_Callback+0x36>
			flag = gNerveNetMasterThreadPtr[0]->GPIO_EXTI_Callback(GPIO_Pin);
 8002672:	4b39      	ldr	r3, [pc, #228]	@ (8002758 <HAL_GPIO_EXTI_Callback+0x108>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	88fa      	ldrh	r2, [r7, #6]
 8002678:	4611      	mov	r1, r2
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fa62 	bl	8001b44 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>
 8002680:	4603      	mov	r3, r0
 8002682:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (flag)
 8002686:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800268a:	2b00      	cmp	r3, #0
 800268c:	d15a      	bne.n	8002744 <HAL_GPIO_EXTI_Callback+0xf4>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 800268e:	6a3b      	ldr	r3, [r7, #32]
 8002690:	3301      	adds	r3, #1
 8002692:	623b      	str	r3, [r7, #32]
 8002694:	6a3b      	ldr	r3, [r7, #32]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0e5      	beq.n	8002666 <HAL_GPIO_EXTI_Callback+0x16>
			return;
	}
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	e016      	b.n	80026ce <HAL_GPIO_EXTI_Callback+0x7e>
	{
		if (gNerveNetSlaveThreadPtr[i] != nullptr)
 80026a0:	4a2e      	ldr	r2, [pc, #184]	@ (800275c <HAL_GPIO_EXTI_Callback+0x10c>)
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d009      	beq.n	80026c0 <HAL_GPIO_EXTI_Callback+0x70>
			flag = gNerveNetSlaveThreadPtr[0]->GPIO_EXTI_Callback(GPIO_Pin);
 80026ac:	4b2b      	ldr	r3, [pc, #172]	@ (800275c <HAL_GPIO_EXTI_Callback+0x10c>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	88fa      	ldrh	r2, [r7, #6]
 80026b2:	4611      	mov	r1, r2
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff fbad 	bl	8001e14 <_ZN12CasualNoises19NerveNetSlaveThread18GPIO_EXTI_CallbackEt>
 80026ba:	4603      	mov	r3, r0
 80026bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (flag)
 80026c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d13f      	bne.n	8002748 <HAL_GPIO_EXTI_Callback+0xf8>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	3301      	adds	r3, #1
 80026cc:	61fb      	str	r3, [r7, #28]
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d9e5      	bls.n	80026a0 <HAL_GPIO_EXTI_Callback+0x50>
			return;
	}
#endif

	// Scan registered callback's
	if ( ! flag)
 80026d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026d8:	f083 0301 	eor.w	r3, r3, #1
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d034      	beq.n	800274c <HAL_GPIO_EXTI_Callback+0xfc>
	{
		for (auto callback : EXTI_ConvCpltCallbacks)
 80026e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002760 <HAL_GPIO_EXTI_Callback+0x110>)
 80026e4:	61bb      	str	r3, [r7, #24]
 80026e6:	69b8      	ldr	r0, [r7, #24]
 80026e8:	f000 f90f 	bl	800290a <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>
 80026ec:	4603      	mov	r3, r0
 80026ee:	613b      	str	r3, [r7, #16]
 80026f0:	69b8      	ldr	r0, [r7, #24]
 80026f2:	f000 f91a 	bl	800292a <_ZNSt6vectorIPFbtESaIS1_EE3endEv>
 80026f6:	4603      	mov	r3, r0
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	e017      	b.n	800272c <HAL_GPIO_EXTI_Callback+0xdc>
 80026fc:	f107 0310 	add.w	r3, r7, #16
 8002700:	4618      	mov	r0, r3
 8002702:	f000 f94b 	bl	800299c <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>
 8002706:	4603      	mov	r3, r0
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	617b      	str	r3, [r7, #20]
		{
			flag = callback(GPIO_Pin);
 800270c:	88fa      	ldrh	r2, [r7, #6]
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	4610      	mov	r0, r2
 8002712:	4798      	blx	r3
 8002714:	4603      	mov	r3, r0
 8002716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (flag)
 800271a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800271e:	2b00      	cmp	r3, #0
 8002720:	d116      	bne.n	8002750 <HAL_GPIO_EXTI_Callback+0x100>
		for (auto callback : EXTI_ConvCpltCallbacks)
 8002722:	f107 0310 	add.w	r3, r7, #16
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f928 	bl	800297c <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>
 800272c:	f107 020c 	add.w	r2, r7, #12
 8002730:	f107 0310 	add.w	r3, r7, #16
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f908 	bl	800294c <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1dc      	bne.n	80026fc <HAL_GPIO_EXTI_Callback+0xac>
				return;
		}
	}
	return;
 8002742:	e003      	b.n	800274c <HAL_GPIO_EXTI_Callback+0xfc>
			return;
 8002744:	bf00      	nop
 8002746:	e004      	b.n	8002752 <HAL_GPIO_EXTI_Callback+0x102>
			return;
 8002748:	bf00      	nop
 800274a:	e002      	b.n	8002752 <HAL_GPIO_EXTI_Callback+0x102>
	return;
 800274c:	bf00      	nop
 800274e:	e000      	b.n	8002752 <HAL_GPIO_EXTI_Callback+0x102>
				return;
 8002750:	bf00      	nop
}
 8002752:	3728      	adds	r7, #40	@ 0x28
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	2400120c 	.word	0x2400120c
 800275c:	24001210 	.word	0x24001210
 8002760:	2400123c 	.word	0x2400123c

08002764 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4618      	mov	r0, r3
 8002778:	f000 f91c 	bl	80029b4 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4618      	mov	r0, r3
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002786:	b580      	push	{r7, lr}
 8002788:	b082      	sub	sp, #8
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689a      	ldr	r2, [r3, #8]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 800279e:	461a      	mov	r2, r3
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f926 	bl	80029f2 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff fe95 	bl	80024d8 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4618      	mov	r0, r3
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE5beginEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      begin() _GLIBCXX_NOEXCEPT
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	f107 030c 	add.w	r3, r7, #12
 80027c6:	4611      	mov	r1, r2
 80027c8:	4618      	mov	r0, r3
 80027ca:	f000 f92b 	bl	8002a24 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4618      	mov	r0, r3
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EE3endEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      end() _GLIBCXX_NOEXCEPT
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	1d1a      	adds	r2, r3, #4
 80027e4:	f107 030c 	add.w	r3, r7, #12
 80027e8:	4611      	mov	r1, r2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 f91a 	bl	8002a24 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <_ZN9__gnu_cxxneIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80027fa:	b590      	push	{r4, r7, lr}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 f91d 	bl	8002a44 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 800280a:	4603      	mov	r3, r0
 800280c:	681c      	ldr	r4, [r3, #0]
 800280e:	6838      	ldr	r0, [r7, #0]
 8002810:	f000 f918 	bl	8002a44 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 8002814:	4603      	mov	r3, r0
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	429c      	cmp	r4, r3
 800281a:	bf14      	ite	ne
 800281c:	2301      	movne	r3, #1
 800281e:	2300      	moveq	r3, #0
 8002820:	b2db      	uxtb	r3, r3
 8002822:	4618      	mov	r0, r3
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	bd90      	pop	{r4, r7, pc}

0800282a <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 800282a:	b480      	push	{r7}
 800282c:	b083      	sub	sp, #12
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
	++_M_current;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	1d1a      	adds	r2, r3, #4
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	601a      	str	r2, [r3, #0]
	return *this;
 800283c:	687b      	ldr	r3, [r7, #4]
      }
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8002862:	b580      	push	{r7, lr}
 8002864:	b084      	sub	sp, #16
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4618      	mov	r0, r3
 8002876:	f000 f8f0 	bl	8002a5a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 800289c:	461a      	mov	r2, r3
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f000 f8fa 	bl	8002a98 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff fe81 	bl	80025ae <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b084      	sub	sp, #16
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f000 f8fe 	bl	8002aca <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 80028f0:	461a      	mov	r2, r3
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f908 	bl	8002b08 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>
      }
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fe7f 	bl	80025fe <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	f107 030c 	add.w	r3, r7, #12
 8002918:	4611      	mov	r1, r2
 800291a:	4618      	mov	r0, r3
 800291c:	f000 f90d 	bl	8002b3a <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4618      	mov	r0, r3
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <_ZNSt6vectorIPFbtESaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 800292a:	b580      	push	{r7, lr}
 800292c:	b084      	sub	sp, #16
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	1d1a      	adds	r2, r3, #4
 8002936:	f107 030c 	add.w	r3, r7, #12
 800293a:	4611      	mov	r1, r2
 800293c:	4618      	mov	r0, r3
 800293e:	f000 f8fc 	bl	8002b3a <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 f8ff 	bl	8002b5a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 800295c:	4603      	mov	r3, r0
 800295e:	681c      	ldr	r4, [r3, #0]
 8002960:	6838      	ldr	r0, [r7, #0]
 8002962:	f000 f8fa 	bl	8002b5a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 8002966:	4603      	mov	r3, r0
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	429c      	cmp	r4, r3
 800296c:	bf14      	ite	ne
 800296e:	2301      	movne	r3, #1
 8002970:	2300      	moveq	r3, #0
 8002972:	b2db      	uxtb	r3, r3
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bd90      	pop	{r4, r7, pc}

0800297c <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
	++_M_current;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	1d1a      	adds	r2, r3, #4
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	601a      	str	r2, [r3, #0]
	return *this;
 800298e:	687b      	ldr	r3, [r7, #4]
      }
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	605a      	str	r2, [r3, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
	{ }
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4618      	mov	r0, r3
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4618      	mov	r0, r3
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b088      	sub	sp, #32
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
	if (__p)
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d00b      	beq.n	8002a1c <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	61fb      	str	r3, [r7, #28]
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	61bb      	str	r3, [r7, #24]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	617b      	str	r3, [r7, #20]
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
      { __a.deallocate(__p, __n); }
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	69b9      	ldr	r1, [r7, #24]
 8002a14:	69f8      	ldr	r0, [r7, #28]
 8002a16:	f000 f8cc 	bl	8002bb2 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>
 8002a1a:	bf00      	nop
      }
 8002a1c:	bf00      	nop
 8002a1e:	3720      	adds	r7, #32
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17TIM_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	609a      	str	r2, [r3, #8]
	{ }
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4618      	mov	r0, r3
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr

08002a82 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>:
 8002a82:	b480      	push	{r7}
 8002a84:	b083      	sub	sp, #12
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b088      	sub	sp, #32
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
	if (__p)
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00b      	beq.n	8002ac2 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	61fb      	str	r3, [r7, #28]
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	61bb      	str	r3, [r7, #24]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	69b9      	ldr	r1, [r7, #24]
 8002aba:	69f8      	ldr	r0, [r7, #28]
 8002abc:	f000 f896 	bl	8002bec <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>
 8002ac0:	bf00      	nop
      }
 8002ac2:	bf00      	nop
 8002ac4:	3720      	adds	r7, #32
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8002aca:	b480      	push	{r7}
 8002acc:	b083      	sub	sp, #12
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	609a      	str	r2, [r3, #8]
	{ }
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_ZNSt15__new_allocatorIPFbtEED1Ev>:
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
	if (__p)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00b      	beq.n	8002b32 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	61fb      	str	r3, [r7, #28]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	61bb      	str	r3, [r7, #24]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	69b9      	ldr	r1, [r7, #24]
 8002b2a:	69f8      	ldr	r0, [r7, #28]
 8002b2c:	f000 f87b 	bl	8002c26 <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>
 8002b30:	bf00      	nop
      }
 8002b32:	bf00      	nop
 8002b34:	3720      	adds	r7, #32
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
 8002b42:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002b5a:	b480      	push	{r7}
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4618      	mov	r0, r3
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b084      	sub	sp, #16
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	60f8      	str	r0, [r7, #12]
 8002bba:	60b9      	str	r1, [r7, #8]
 8002bbc:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	68b8      	ldr	r0, [r7, #8]
 8002bc6:	f011 fc0e 	bl	80143e6 <_ZdlPvj>
      }
 8002bca:	bf00      	nop
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b082      	sub	sp, #8
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
 8002bda:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8002bdc:	6839      	ldr	r1, [r7, #0]
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f83e 	bl	8002c60 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>
    }
 8002be4:	bf00      	nop
 8002be6:	3708      	adds	r7, #8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	68b8      	ldr	r0, [r7, #8]
 8002c00:	f011 fbf1 	bl	80143e6 <_ZdlPvj>
      }
 8002c04:	bf00      	nop
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8002c16:	6839      	ldr	r1, [r7, #0]
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f82c 	bl	8002c76 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>
    }
 8002c1e:	bf00      	nop
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b084      	sub	sp, #16
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	60f8      	str	r0, [r7, #12]
 8002c2e:	60b9      	str	r1, [r7, #8]
 8002c30:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4619      	mov	r1, r3
 8002c38:	68b8      	ldr	r0, [r7, #8]
 8002c3a:	f011 fbd4 	bl	80143e6 <_ZdlPvj>
      }
 8002c3e:	bf00      	nop
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <_ZSt8_DestroyIPPFbtEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b082      	sub	sp, #8
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
 8002c4e:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8002c50:	6839      	ldr	r1, [r7, #0]
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f81a 	bl	8002c8c <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>
    }
 8002c58:	bf00      	nop
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>:
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
 8002c7e:	6039      	str	r1, [r7, #0]
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>:
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
	...

08002ca4 <_Z41__static_initialization_and_destruction_0v>:
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 8002ca8:	4805      	ldr	r0, [pc, #20]	@ (8002cc0 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8002caa:	f7ff fc30 	bl	800250e <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8002cae:	4805      	ldr	r0, [pc, #20]	@ (8002cc4 <_Z41__static_initialization_and_destruction_0v+0x20>)
 8002cb0:	f7ff fc98 	bl	80025e4 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 8002cb4:	4804      	ldr	r0, [pc, #16]	@ (8002cc8 <_Z41__static_initialization_and_destruction_0v+0x24>)
 8002cb6:	f7ff fcbd 	bl	8002634 <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	24001224 	.word	0x24001224
 8002cc4:	24001230 	.word	0x24001230
 8002cc8:	2400123c 	.word	0x2400123c

08002ccc <_Z41__static_initialization_and_destruction_1v>:
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 8002cd0:	4805      	ldr	r0, [pc, #20]	@ (8002ce8 <_Z41__static_initialization_and_destruction_1v+0x1c>)
 8002cd2:	f000 f80f 	bl	8002cf4 <_ZNSt6vectorIPFbtESaIS1_EED1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8002cd6:	4805      	ldr	r0, [pc, #20]	@ (8002cec <_Z41__static_initialization_and_destruction_1v+0x20>)
 8002cd8:	f000 f82a 	bl	8002d30 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 8002cdc:	4804      	ldr	r0, [pc, #16]	@ (8002cf0 <_Z41__static_initialization_and_destruction_1v+0x24>)
 8002cde:	f000 f845 	bl	8002d6c <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	2400123c 	.word	0x2400123c
 8002cec:	24001230 	.word	0x24001230
 8002cf0:	24001224 	.word	0x24001224

08002cf4 <_ZNSt6vectorIPFbtESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002cf4:	b5b0      	push	{r4, r5, r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681d      	ldr	r5, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff48 	bl	8002b9c <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	617d      	str	r5, [r7, #20]
 8002d10:	613c      	str	r4, [r7, #16]
 8002d12:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8002d14:	6939      	ldr	r1, [r7, #16]
 8002d16:	6978      	ldr	r0, [r7, #20]
 8002d18:	f7ff ff95 	bl	8002c46 <_ZSt8_DestroyIPPFbtEEvT_S3_>
    }
 8002d1c:	bf00      	nop
      }
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fdd9 	bl	80028d8 <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bdb0      	pop	{r4, r5, r7, pc}

08002d30 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b086      	sub	sp, #24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681d      	ldr	r5, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff ff1f 	bl	8002b86 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	617d      	str	r5, [r7, #20]
 8002d4c:	613c      	str	r4, [r7, #16]
 8002d4e:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8002d50:	6939      	ldr	r1, [r7, #16]
 8002d52:	6978      	ldr	r0, [r7, #20]
 8002d54:	f7ff ff5a 	bl	8002c0c <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>
    }
 8002d58:	bf00      	nop
      }
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff fd91 	bl	8002884 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4618      	mov	r0, r3
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bdb0      	pop	{r4, r5, r7, pc}

08002d6c <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002d6c:	b5b0      	push	{r4, r5, r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681d      	ldr	r5, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff fef6 	bl	8002b70 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8002d84:	4603      	mov	r3, r0
 8002d86:	617d      	str	r5, [r7, #20]
 8002d88:	613c      	str	r4, [r7, #16]
 8002d8a:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8002d8c:	6939      	ldr	r1, [r7, #16]
 8002d8e:	6978      	ldr	r0, [r7, #20]
 8002d90:	f7ff ff1f 	bl	8002bd2 <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>
    }
 8002d94:	bf00      	nop
      }
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff fcf4 	bl	8002786 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bdb0      	pop	{r4, r5, r7, pc}

08002da8 <_GLOBAL__sub_I_CN_TIM_PeriodElapsedCallbacks>:
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	f7ff ff7a 	bl	8002ca4 <_Z41__static_initialization_and_destruction_0v>
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <_GLOBAL__sub_D_CN_TIM_PeriodElapsedCallbacks>:
 8002db2:	b580      	push	{r7, lr}
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	f7ff ff89 	bl	8002ccc <_Z41__static_initialization_and_destruction_1v>
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <_ZL8CN_Delayv>:
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	e00e      	b.n	8002de6 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8002dc8:	2300      	movs	r3, #0
 8002dca:	607b      	str	r3, [r7, #4]
 8002dcc:	e005      	b.n	8002dda <_ZL8CN_Delayv+0x1e>
			++cnt;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	607b      	str	r3, [r7, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b09      	cmp	r3, #9
 8002dde:	d9f6      	bls.n	8002dce <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	3301      	adds	r3, #1
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	4a04      	ldr	r2, [pc, #16]	@ (8002dfc <_ZL8CN_Delayv+0x40>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d9ec      	bls.n	8002dc8 <_ZL8CN_Delayv+0xc>
}
 8002dee:	bf00      	nop
 8002df0:	bf00      	nop
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	000f423f 	.word	0x000f423f

08002e00 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8002e08:	f00d fe2e 	bl	8010a68 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d005      	beq.n	8002e26 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e20:	481a      	ldr	r0, [pc, #104]	@ (8002e8c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002e22:	f006 fb73 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8002e30:	2200      	movs	r2, #0
 8002e32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002e36:	4815      	ldr	r0, [pc, #84]	@ (8002e8c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002e38:	f006 fb68 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d005      	beq.n	8002e52 <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8002e46:	2200      	movs	r2, #0
 8002e48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002e4c:	4810      	ldr	r0, [pc, #64]	@ (8002e90 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002e4e:	f006 fb5d 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f003 0308 	and.w	r3, r3, #8
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d005      	beq.n	8002e68 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e62:	480b      	ldr	r0, [pc, #44]	@ (8002e90 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002e64:	f006 fb52 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8002e68:	f7ff ffa8 	bl	8002dbc <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8002e72:	4806      	ldr	r0, [pc, #24]	@ (8002e8c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8002e74:	f006 fb4a 	bl	800950c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002e7e:	4804      	ldr	r0, [pc, #16]	@ (8002e90 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8002e80:	f006 fb44 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8002e84:	f7ff ff9a 	bl	8002dbc <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8002e88:	e7c2      	b.n	8002e10 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8002e8a:	bf00      	nop
 8002e8c:	58020400 	.word	0x58020400
 8002e90:	58021400 	.word	0x58021400

08002e94 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv>:
	// instances of the audio processor class
	//
	//  CasualNoises    13/07/2025  First implementation for Fellhorn
	//==============================================================================
	// Prevent multiple users accessing this object, only the AudioThread should use it
	static AudioProcessor* getSouthSideAudioProcessor()
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
	{
		if ( ! mIsAllocated )
 8002e98:	4b08      	ldr	r3, [pc, #32]	@ (8002ebc <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x28>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	f083 0301 	eor.w	r3, r3, #1
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d004      	beq.n	8002eb0 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x1c>
		{
			mIsAllocated = true;
 8002ea6:	4b05      	ldr	r3, [pc, #20]	@ (8002ebc <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x28>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	701a      	strb	r2, [r3, #0]
			return &mSouthSideAudioProcessor;
 8002eac:	4b04      	ldr	r3, [pc, #16]	@ (8002ec0 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x2c>)
 8002eae:	e003      	b.n	8002eb8 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv+0x24>
		}
		CN_ReportFault(eErrorCodes::runtimeError);
 8002eb0:	2003      	movs	r0, #3
 8002eb2:	f7ff ffa5 	bl	8002e00 <_ZL14CN_ReportFault11eErrorCodes>
		return nullptr;
 8002eb6:	2300      	movs	r3, #0
	}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	2400ab68 	.word	0x2400ab68
 8002ec0:	24000014 	.word	0x24000014

08002ec4 <_Z13displayStatus12eStatusCodes>:

/*
 * displayStatus()
 */
void displayStatus (eStatusCodes status)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	71fb      	strb	r3, [r7, #7]
	uint32_t code = (uint32_t)status;
 8002ece:	79fb      	ldrb	r3, [r7, #7]
 8002ed0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOG, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8002ed8:	481c      	ldr	r0, [pc, #112]	@ (8002f4c <_Z13displayStatus12eStatusCodes+0x88>)
 8002eda:	f006 fb17 	bl	800950c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002ee4:	4819      	ldr	r0, [pc, #100]	@ (8002f4c <_Z13displayStatus12eStatusCodes+0x88>)
 8002ee6:	f006 fb11 	bl	800950c <HAL_GPIO_WritePin>
	if (code & 0x00000001)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d005      	beq.n	8002f00 <_Z13displayStatus12eStatusCodes+0x3c>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_1_Pin, GPIO_PIN_RESET );
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002efa:	4814      	ldr	r0, [pc, #80]	@ (8002f4c <_Z13displayStatus12eStatusCodes+0x88>)
 8002efc:	f006 fb06 	bl	800950c <HAL_GPIO_WritePin>
	if (code & 0x00000002)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d005      	beq.n	8002f16 <_Z13displayStatus12eStatusCodes+0x52>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_2_Pin, GPIO_PIN_RESET );
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002f10:	480e      	ldr	r0, [pc, #56]	@ (8002f4c <_Z13displayStatus12eStatusCodes+0x88>)
 8002f12:	f006 fafb 	bl	800950c <HAL_GPIO_WritePin>
	if (code & 0x00000004)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d005      	beq.n	8002f2c <_Z13displayStatus12eStatusCodes+0x68>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET );
 8002f20:	2200      	movs	r2, #0
 8002f22:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f26:	4809      	ldr	r0, [pc, #36]	@ (8002f4c <_Z13displayStatus12eStatusCodes+0x88>)
 8002f28:	f006 faf0 	bl	800950c <HAL_GPIO_WritePin>
	if (code & 0x00000008)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f003 0308 	and.w	r3, r3, #8
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d005      	beq.n	8002f42 <_Z13displayStatus12eStatusCodes+0x7e>
		HAL_GPIO_WritePin ( GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET );
 8002f36:	2200      	movs	r2, #0
 8002f38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002f3c:	4803      	ldr	r0, [pc, #12]	@ (8002f4c <_Z13displayStatus12eStatusCodes+0x88>)
 8002f3e:	f006 fae5 	bl	800950c <HAL_GPIO_WritePin>
}
 8002f42:	bf00      	nop
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	58021800 	.word	0x58021800

08002f50 <setTimeMarker_1>:
{
	HAL_GPIO_TogglePin(GPIOC, TIME_MARKER_1_Pin);
}

void setTimeMarker_1()
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_1_Pin, GPIO_PIN_SET);
 8002f54:	2201      	movs	r2, #1
 8002f56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002f5a:	4802      	ldr	r0, [pc, #8]	@ (8002f64 <setTimeMarker_1+0x14>)
 8002f5c:	f006 fad6 	bl	800950c <HAL_GPIO_WritePin>
}
 8002f60:	bf00      	nop
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	58020800 	.word	0x58020800

08002f68 <resetTimeMarker_1>:

void resetTimeMarker_1()
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_1_Pin, GPIO_PIN_RESET);
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002f72:	4802      	ldr	r0, [pc, #8]	@ (8002f7c <resetTimeMarker_1+0x14>)
 8002f74:	f006 faca 	bl	800950c <HAL_GPIO_WritePin>
}
 8002f78:	bf00      	nop
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	58020800 	.word	0x58020800

08002f80 <setTimeMarker_2>:
{
	HAL_GPIO_TogglePin(GPIOC, TIME_MARKER_2_Pin);
}

void setTimeMarker_2()
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_2_Pin, GPIO_PIN_SET);
 8002f84:	2201      	movs	r2, #1
 8002f86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002f8a:	4802      	ldr	r0, [pc, #8]	@ (8002f94 <setTimeMarker_2+0x14>)
 8002f8c:	f006 fabe 	bl	800950c <HAL_GPIO_WritePin>
}
 8002f90:	bf00      	nop
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	58020800 	.word	0x58020800

08002f98 <resetTimeMarker_2>:

void resetTimeMarker_2()
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, TIME_MARKER_2_Pin, GPIO_PIN_RESET);
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002fa2:	4802      	ldr	r0, [pc, #8]	@ (8002fac <resetTimeMarker_2+0x14>)
 8002fa4:	f006 fab2 	bl	800950c <HAL_GPIO_WritePin>
}
 8002fa8:	bf00      	nop
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	58020800 	.word	0x58020800

08002fb0 <setTimeMarker_4>:
{
	HAL_GPIO_TogglePin(GPIOF, TIME_MARKER_4_Pin);
}

void setTimeMarker_4()
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_4_Pin, GPIO_PIN_SET);
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	2102      	movs	r1, #2
 8002fb8:	4802      	ldr	r0, [pc, #8]	@ (8002fc4 <setTimeMarker_4+0x14>)
 8002fba:	f006 faa7 	bl	800950c <HAL_GPIO_WritePin>
}
 8002fbe:	bf00      	nop
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	58021400 	.word	0x58021400

08002fc8 <resetTimeMarker_4>:

void resetTimeMarker_4()
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2102      	movs	r1, #2
 8002fd0:	4802      	ldr	r0, [pc, #8]	@ (8002fdc <resetTimeMarker_4+0x14>)
 8002fd2:	f006 fa9b 	bl	800950c <HAL_GPIO_WritePin>
}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	58021400 	.word	0x58021400

08002fe0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002fe4:	f001 f83e 	bl	8004064 <_ZL10MPU_Configv>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002fe8:	4b2c      	ldr	r3, [pc, #176]	@ (800309c <main+0xbc>)
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf14      	ite	ne
 8002ff4:	2301      	movne	r3, #1
 8002ff6:	2300      	moveq	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d11b      	bne.n	8003036 <main+0x56>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002ffe:	f3bf 8f4f 	dsb	sy
}
 8003002:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003004:	f3bf 8f6f 	isb	sy
}
 8003008:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800300a:	4b24      	ldr	r3, [pc, #144]	@ (800309c <main+0xbc>)
 800300c:	2200      	movs	r2, #0
 800300e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003012:	f3bf 8f4f 	dsb	sy
}
 8003016:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003018:	f3bf 8f6f 	isb	sy
}
 800301c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800301e:	4b1f      	ldr	r3, [pc, #124]	@ (800309c <main+0xbc>)
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	4a1e      	ldr	r2, [pc, #120]	@ (800309c <main+0xbc>)
 8003024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003028:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800302a:	f3bf 8f4f 	dsb	sy
}
 800302e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003030:	f3bf 8f6f 	isb	sy
}
 8003034:	e000      	b.n	8003038 <main+0x58>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8003036:	bf00      	nop
  SCB_EnableICache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003038:	f001 fe42 	bl	8004cc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800303c:	f000 f83a 	bl	80030b4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003040:	f000 fcce 	bl	80039e0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8003044:	f000 fca4 	bl	8003990 <_ZL11MX_DMA_Initv>
  MX_USB_OTG_HS_PCD_Init();
 8003048:	f000 fc6c 	bl	8003924 <_ZL22MX_USB_OTG_HS_PCD_Initv>
  MX_SPI1_Init();
 800304c:	f000 f928 	bl	80032a0 <_ZL12MX_SPI1_Initv>
  MX_SPI2_Init();
 8003050:	f000 f982 	bl	8003358 <_ZL12MX_SPI2_Initv>
  MX_SPI3_Init();
 8003054:	f000 f9d6 	bl	8003404 <_ZL12MX_SPI3_Initv>
  MX_SPI5_Init();
 8003058:	f000 fa30 	bl	80034bc <_ZL12MX_SPI5_Initv>
  MX_SPI6_Init();
 800305c:	f000 fa8a 	bl	8003574 <_ZL12MX_SPI6_Initv>
  MX_ADC3_Init();
 8003060:	f000 f8a4 	bl	80031ac <_ZL12MX_ADC3_Initv>
  MX_TIM5_Init();
 8003064:	f000 fb9c 	bl	80037a0 <_ZL12MX_TIM5_Initv>
  MX_TIM2_Init();
 8003068:	f000 fae0 	bl	800362c <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 800306c:	f000 fb3a 	bl	80036e4 <_ZL12MX_TIM3_Initv>
  MX_TIM15_Init();
 8003070:	f000 fbf6 	bl	8003860 <_ZL13MX_TIM15_Initv>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);			// ToDo: do this in the appropriate gate/trigger thread
 8003074:	480a      	ldr	r0, [pc, #40]	@ (80030a0 <main+0xc0>)
 8003076:	f00b f9c7 	bl	800e408 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim15);			// ToDo: remove this, timer 15 is not used
 800307a:	480a      	ldr	r0, [pc, #40]	@ (80030a4 <main+0xc4>)
 800307c:	f00b f9c4 	bl	800e408 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003080:	f00c f9c0 	bl	800f404 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003084:	4a08      	ldr	r2, [pc, #32]	@ (80030a8 <main+0xc8>)
 8003086:	2100      	movs	r1, #0
 8003088:	4808      	ldr	r0, [pc, #32]	@ (80030ac <main+0xcc>)
 800308a:	f00c fa05 	bl	800f498 <osThreadNew>
 800308e:	4603      	mov	r3, r0
 8003090:	4a07      	ldr	r2, [pc, #28]	@ (80030b0 <main+0xd0>)
 8003092:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8003094:	f00c f9da 	bl	800f44c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <main+0xb8>
 800309c:	e000ed00 	.word	0xe000ed00
 80030a0:	2400169c 	.word	0x2400169c
 80030a4:	24001734 	.word	0x24001734
 80030a8:	08017f24 	.word	0x08017f24
 80030ac:	08003d9d 	.word	0x08003d9d
 80030b0:	24001c64 	.word	0x24001c64

080030b4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b09c      	sub	sp, #112	@ 0x70
 80030b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030be:	224c      	movs	r2, #76	@ 0x4c
 80030c0:	2100      	movs	r1, #0
 80030c2:	4618      	mov	r0, r3
 80030c4:	f012 fc6c 	bl	80159a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030c8:	1d3b      	adds	r3, r7, #4
 80030ca:	2220      	movs	r2, #32
 80030cc:	2100      	movs	r1, #0
 80030ce:	4618      	mov	r0, r3
 80030d0:	f012 fc66 	bl	80159a0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80030d4:	2002      	movs	r0, #2
 80030d6:	f006 fb7d 	bl	80097d4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80030da:	2300      	movs	r3, #0
 80030dc:	603b      	str	r3, [r7, #0]
 80030de:	4b32      	ldr	r3, [pc, #200]	@ (80031a8 <_Z18SystemClock_Configv+0xf4>)
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	4a31      	ldr	r2, [pc, #196]	@ (80031a8 <_Z18SystemClock_Configv+0xf4>)
 80030e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80030e8:	6193      	str	r3, [r2, #24]
 80030ea:	4b2f      	ldr	r3, [pc, #188]	@ (80031a8 <_Z18SystemClock_Configv+0xf4>)
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80030f2:	603b      	str	r3, [r7, #0]
 80030f4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80030f6:	bf00      	nop
 80030f8:	4b2b      	ldr	r3, [pc, #172]	@ (80031a8 <_Z18SystemClock_Configv+0xf4>)
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003104:	bf14      	ite	ne
 8003106:	2301      	movne	r3, #1
 8003108:	2300      	moveq	r3, #0
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1f3      	bne.n	80030f8 <_Z18SystemClock_Configv+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003110:	2301      	movs	r3, #1
 8003112:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003114:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003118:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800311a:	2302      	movs	r3, #2
 800311c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800311e:	2302      	movs	r3, #2
 8003120:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8003122:	2302      	movs	r3, #2
 8003124:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8003126:	232c      	movs	r3, #44	@ 0x2c
 8003128:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800312a:	2301      	movs	r3, #1
 800312c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 800312e:	2305      	movs	r3, #5
 8003130:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003132:	2302      	movs	r3, #2
 8003134:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8003136:	230c      	movs	r3, #12
 8003138:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800313a:	2300      	movs	r3, #0
 800313c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800313e:	2300      	movs	r3, #0
 8003140:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003146:	4618      	mov	r0, r3
 8003148:	f006 fb8e 	bl	8009868 <HAL_RCC_OscConfig>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	bf14      	ite	ne
 8003152:	2301      	movne	r3, #1
 8003154:	2300      	moveq	r3, #0
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 800315c:	f000 ffc8 	bl	80040f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003160:	233f      	movs	r3, #63	@ 0x3f
 8003162:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003164:	2303      	movs	r3, #3
 8003166:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003168:	2300      	movs	r3, #0
 800316a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800316c:	2308      	movs	r3, #8
 800316e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003170:	2340      	movs	r3, #64	@ 0x40
 8003172:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003174:	2340      	movs	r3, #64	@ 0x40
 8003176:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003178:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800317c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800317e:	2340      	movs	r3, #64	@ 0x40
 8003180:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003182:	1d3b      	adds	r3, r7, #4
 8003184:	2103      	movs	r1, #3
 8003186:	4618      	mov	r0, r3
 8003188:	f006 ff48 	bl	800a01c <HAL_RCC_ClockConfig>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	bf14      	ite	ne
 8003192:	2301      	movne	r3, #1
 8003194:	2300      	moveq	r3, #0
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <_Z18SystemClock_Configv+0xec>
  {
    Error_Handler();
 800319c:	f000 ffa8 	bl	80040f0 <Error_Handler>
  }
}
 80031a0:	bf00      	nop
 80031a2:	3770      	adds	r7, #112	@ 0x70
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	58024800 	.word	0x58024800

080031ac <_ZL12MX_ADC3_Initv>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b08a      	sub	sp, #40	@ 0x28
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031b2:	1d3b      	adds	r3, r7, #4
 80031b4:	2224      	movs	r2, #36	@ 0x24
 80031b6:	2100      	movs	r1, #0
 80031b8:	4618      	mov	r0, r3
 80031ba:	f012 fbf1 	bl	80159a0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80031be:	4b35      	ldr	r3, [pc, #212]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031c0:	4a35      	ldr	r2, [pc, #212]	@ (8003298 <_ZL12MX_ADC3_Initv+0xec>)
 80031c2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80031c4:	4b33      	ldr	r3, [pc, #204]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80031ca:	4b32      	ldr	r3, [pc, #200]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031cc:	2208      	movs	r2, #8
 80031ce:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80031d0:	4b30      	ldr	r3, [pc, #192]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80031d6:	4b2f      	ldr	r3, [pc, #188]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031d8:	2200      	movs	r2, #0
 80031da:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80031dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031de:	2204      	movs	r2, #4
 80031e0:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80031e2:	4b2c      	ldr	r3, [pc, #176]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80031e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 80031ee:	4b29      	ldr	r3, [pc, #164]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031f0:	2201      	movs	r2, #1
 80031f2:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80031f4:	4b27      	ldr	r3, [pc, #156]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80031fc:	4b25      	ldr	r3, [pc, #148]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 80031fe:	2200      	movs	r2, #0
 8003200:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003202:	4b24      	ldr	r3, [pc, #144]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 8003204:	2200      	movs	r2, #0
 8003206:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8003208:	4b22      	ldr	r3, [pc, #136]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8003210:	4b20      	ldr	r3, [pc, #128]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 8003212:	2200      	movs	r2, #0
 8003214:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8003216:	4b1f      	ldr	r3, [pc, #124]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 8003218:	2200      	movs	r2, #0
 800321a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800321c:	4b1d      	ldr	r3, [pc, #116]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 800321e:	2200      	movs	r2, #0
 8003220:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003222:	4b1c      	ldr	r3, [pc, #112]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 8003224:	2200      	movs	r2, #0
 8003226:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8003228:	4b1a      	ldr	r3, [pc, #104]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8003230:	4b18      	ldr	r3, [pc, #96]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 8003232:	2200      	movs	r2, #0
 8003234:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8003236:	4817      	ldr	r0, [pc, #92]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 8003238:	f002 f842 	bl	80052c0 <HAL_ADC_Init>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	bf14      	ite	ne
 8003242:	2301      	movne	r3, #1
 8003244:	2300      	moveq	r3, #0
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <_ZL12MX_ADC3_Initv+0xa4>
  {
    Error_Handler();
 800324c:	f000 ff50 	bl	80040f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003250:	4b12      	ldr	r3, [pc, #72]	@ (800329c <_ZL12MX_ADC3_Initv+0xf0>)
 8003252:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003254:	2306      	movs	r3, #6
 8003256:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 8003258:	2300      	movs	r3, #0
 800325a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800325c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003260:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003262:	2304      	movs	r3, #4
 8003264:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 800326a:	2300      	movs	r3, #0
 800326c:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800326e:	1d3b      	adds	r3, r7, #4
 8003270:	4619      	mov	r1, r3
 8003272:	4808      	ldr	r0, [pc, #32]	@ (8003294 <_ZL12MX_ADC3_Initv+0xe8>)
 8003274:	f002 fa2c 	bl	80056d0 <HAL_ADC_ConfigChannel>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	bf14      	ite	ne
 800327e:	2301      	movne	r3, #1
 8003280:	2300      	moveq	r3, #0
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <_ZL12MX_ADC3_Initv+0xe0>
  {
    Error_Handler();
 8003288:	f000 ff32 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800328c:	bf00      	nop
 800328e:	3728      	adds	r7, #40	@ 0x28
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	24001248 	.word	0x24001248
 8003298:	58026000 	.word	0x58026000
 800329c:	14f00020 	.word	0x14f00020

080032a0 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80032a4:	4b2a      	ldr	r3, [pc, #168]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032a6:	4a2b      	ldr	r2, [pc, #172]	@ (8003354 <_ZL12MX_SPI1_Initv+0xb4>)
 80032a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032aa:	4b29      	ldr	r3, [pc, #164]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032ac:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80032b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80032b2:	4b27      	ldr	r3, [pc, #156]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032b8:	4b25      	ldr	r3, [pc, #148]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032ba:	2207      	movs	r2, #7
 80032bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80032be:	4b24      	ldr	r3, [pc, #144]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032c4:	4b22      	ldr	r3, [pc, #136]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80032ca:	4b21      	ldr	r3, [pc, #132]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032cc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80032d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80032d2:	4b1f      	ldr	r3, [pc, #124]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80032d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032da:	4b1d      	ldr	r3, [pc, #116]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032dc:	2200      	movs	r2, #0
 80032de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80032e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80032ec:	4b18      	ldr	r3, [pc, #96]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80032f2:	4b17      	ldr	r3, [pc, #92]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80032f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80032fa:	4b15      	ldr	r3, [pc, #84]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003300:	4b13      	ldr	r3, [pc, #76]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 8003302:	2200      	movs	r2, #0
 8003304:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003306:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 8003308:	2200      	movs	r2, #0
 800330a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800330c:	4b10      	ldr	r3, [pc, #64]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 800330e:	2200      	movs	r2, #0
 8003310:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003312:	4b0f      	ldr	r3, [pc, #60]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 8003314:	2200      	movs	r2, #0
 8003316:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003318:	4b0d      	ldr	r3, [pc, #52]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 800331a:	2200      	movs	r2, #0
 800331c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800331e:	4b0c      	ldr	r3, [pc, #48]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 8003320:	2200      	movs	r2, #0
 8003322:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003324:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 8003326:	2200      	movs	r2, #0
 8003328:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800332a:	4b09      	ldr	r3, [pc, #36]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 800332c:	2200      	movs	r2, #0
 800332e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003330:	4807      	ldr	r0, [pc, #28]	@ (8003350 <_ZL12MX_SPI1_Initv+0xb0>)
 8003332:	f009 fe27 	bl	800cf84 <HAL_SPI_Init>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	bf14      	ite	ne
 800333c:	2301      	movne	r3, #1
 800333e:	2300      	moveq	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <_ZL12MX_SPI1_Initv+0xaa>
  {
    Error_Handler();
 8003346:	f000 fed3 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800334a:	bf00      	nop
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	240012b8 	.word	0x240012b8
 8003354:	40013000 	.word	0x40013000

08003358 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800335c:	4b27      	ldr	r3, [pc, #156]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 800335e:	4a28      	ldr	r2, [pc, #160]	@ (8003400 <_ZL12MX_SPI2_Initv+0xa8>)
 8003360:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8003362:	4b26      	ldr	r3, [pc, #152]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 8003364:	2200      	movs	r2, #0
 8003366:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003368:	4b24      	ldr	r3, [pc, #144]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 800336a:	2200      	movs	r2, #0
 800336c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800336e:	4b23      	ldr	r3, [pc, #140]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 8003370:	2207      	movs	r2, #7
 8003372:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003374:	4b21      	ldr	r3, [pc, #132]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 8003376:	2200      	movs	r2, #0
 8003378:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800337a:	4b20      	ldr	r3, [pc, #128]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 800337c:	2200      	movs	r2, #0
 800337e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003380:	4b1e      	ldr	r3, [pc, #120]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 8003382:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003386:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003388:	4b1c      	ldr	r3, [pc, #112]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 800338a:	2200      	movs	r2, #0
 800338c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800338e:	4b1b      	ldr	r3, [pc, #108]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 8003390:	2200      	movs	r2, #0
 8003392:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003394:	4b19      	ldr	r3, [pc, #100]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 8003396:	2200      	movs	r2, #0
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800339a:	4b18      	ldr	r3, [pc, #96]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 800339c:	2200      	movs	r2, #0
 800339e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80033a0:	4b16      	ldr	r3, [pc, #88]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80033a6:	4b15      	ldr	r3, [pc, #84]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80033ac:	4b13      	ldr	r3, [pc, #76]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033b2:	4b12      	ldr	r3, [pc, #72]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80033b8:	4b10      	ldr	r3, [pc, #64]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80033be:	4b0f      	ldr	r3, [pc, #60]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80033c4:	4b0d      	ldr	r3, [pc, #52]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80033ca:	4b0c      	ldr	r3, [pc, #48]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80033d0:	4b0a      	ldr	r3, [pc, #40]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80033d6:	4b09      	ldr	r3, [pc, #36]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033d8:	2200      	movs	r2, #0
 80033da:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80033dc:	4807      	ldr	r0, [pc, #28]	@ (80033fc <_ZL12MX_SPI2_Initv+0xa4>)
 80033de:	f009 fdd1 	bl	800cf84 <HAL_SPI_Init>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bf14      	ite	ne
 80033e8:	2301      	movne	r3, #1
 80033ea:	2300      	moveq	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <_ZL12MX_SPI2_Initv+0x9e>
  {
    Error_Handler();
 80033f2:	f000 fe7d 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	24001340 	.word	0x24001340
 8003400:	40003800 	.word	0x40003800

08003404 <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003408:	4b2a      	ldr	r3, [pc, #168]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 800340a:	4a2b      	ldr	r2, [pc, #172]	@ (80034b8 <_ZL12MX_SPI3_Initv+0xb4>)
 800340c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800340e:	4b29      	ldr	r3, [pc, #164]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003410:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003414:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003416:	4b27      	ldr	r3, [pc, #156]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003418:	2200      	movs	r2, #0
 800341a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800341c:	4b25      	ldr	r3, [pc, #148]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 800341e:	2207      	movs	r2, #7
 8003420:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003422:	4b24      	ldr	r3, [pc, #144]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003424:	2200      	movs	r2, #0
 8003426:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003428:	4b22      	ldr	r3, [pc, #136]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 800342a:	2200      	movs	r2, #0
 800342c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800342e:	4b21      	ldr	r3, [pc, #132]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003430:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003434:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003436:	4b1f      	ldr	r3, [pc, #124]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003438:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800343c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800343e:	4b1d      	ldr	r3, [pc, #116]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003440:	2200      	movs	r2, #0
 8003442:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003444:	4b1b      	ldr	r3, [pc, #108]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003446:	2200      	movs	r2, #0
 8003448:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800344a:	4b1a      	ldr	r3, [pc, #104]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 800344c:	2200      	movs	r2, #0
 800344e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8003450:	4b18      	ldr	r3, [pc, #96]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003452:	2200      	movs	r2, #0
 8003454:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003456:	4b17      	ldr	r3, [pc, #92]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003458:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800345c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800345e:	4b15      	ldr	r3, [pc, #84]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003460:	2200      	movs	r2, #0
 8003462:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003464:	4b13      	ldr	r3, [pc, #76]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003466:	2200      	movs	r2, #0
 8003468:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800346a:	4b12      	ldr	r3, [pc, #72]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 800346c:	2200      	movs	r2, #0
 800346e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003470:	4b10      	ldr	r3, [pc, #64]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003472:	2200      	movs	r2, #0
 8003474:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003476:	4b0f      	ldr	r3, [pc, #60]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003478:	2200      	movs	r2, #0
 800347a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800347c:	4b0d      	ldr	r3, [pc, #52]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 800347e:	2200      	movs	r2, #0
 8003480:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003482:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003484:	2200      	movs	r2, #0
 8003486:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003488:	4b0a      	ldr	r3, [pc, #40]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 800348a:	2200      	movs	r2, #0
 800348c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800348e:	4b09      	ldr	r3, [pc, #36]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003490:	2200      	movs	r2, #0
 8003492:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003494:	4807      	ldr	r0, [pc, #28]	@ (80034b4 <_ZL12MX_SPI3_Initv+0xb0>)
 8003496:	f009 fd75 	bl	800cf84 <HAL_SPI_Init>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	bf14      	ite	ne
 80034a0:	2301      	movne	r3, #1
 80034a2:	2300      	moveq	r3, #0
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <_ZL12MX_SPI3_Initv+0xaa>
  {
    Error_Handler();
 80034aa:	f000 fe21 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80034ae:	bf00      	nop
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	240013c8 	.word	0x240013c8
 80034b8:	40003c00 	.word	0x40003c00

080034bc <_ZL12MX_SPI5_Initv>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80034c0:	4b2a      	ldr	r3, [pc, #168]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034c2:	4a2b      	ldr	r2, [pc, #172]	@ (8003570 <_ZL12MX_SPI5_Initv+0xb4>)
 80034c4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80034c6:	4b29      	ldr	r3, [pc, #164]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034c8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80034cc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80034ce:	4b27      	ldr	r3, [pc, #156]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80034d4:	4b25      	ldr	r3, [pc, #148]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034d6:	2207      	movs	r2, #7
 80034d8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80034da:	4b24      	ldr	r3, [pc, #144]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034dc:	2200      	movs	r2, #0
 80034de:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80034e0:	4b22      	ldr	r3, [pc, #136]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80034e6:	4b21      	ldr	r3, [pc, #132]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034e8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80034ec:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80034ee:	4b1f      	ldr	r3, [pc, #124]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034f0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80034f4:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80034f6:	4b1d      	ldr	r3, [pc, #116]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80034fc:	4b1b      	ldr	r3, [pc, #108]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 80034fe:	2200      	movs	r2, #0
 8003500:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003502:	4b1a      	ldr	r3, [pc, #104]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003504:	2200      	movs	r2, #0
 8003506:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8003508:	4b18      	ldr	r3, [pc, #96]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 800350a:	2200      	movs	r2, #0
 800350c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800350e:	4b17      	ldr	r3, [pc, #92]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003510:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003514:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003516:	4b15      	ldr	r3, [pc, #84]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003518:	2200      	movs	r2, #0
 800351a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800351c:	4b13      	ldr	r3, [pc, #76]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 800351e:	2200      	movs	r2, #0
 8003520:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003522:	4b12      	ldr	r3, [pc, #72]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003524:	2200      	movs	r2, #0
 8003526:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003528:	4b10      	ldr	r3, [pc, #64]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 800352a:	2200      	movs	r2, #0
 800352c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800352e:	4b0f      	ldr	r3, [pc, #60]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003530:	2200      	movs	r2, #0
 8003532:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003534:	4b0d      	ldr	r3, [pc, #52]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003536:	2200      	movs	r2, #0
 8003538:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800353a:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 800353c:	2200      	movs	r2, #0
 800353e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003542:	2200      	movs	r2, #0
 8003544:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003546:	4b09      	ldr	r3, [pc, #36]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 8003548:	2200      	movs	r2, #0
 800354a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800354c:	4807      	ldr	r0, [pc, #28]	@ (800356c <_ZL12MX_SPI5_Initv+0xb0>)
 800354e:	f009 fd19 	bl	800cf84 <HAL_SPI_Init>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf14      	ite	ne
 8003558:	2301      	movne	r3, #1
 800355a:	2300      	moveq	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <_ZL12MX_SPI5_Initv+0xaa>
  {
    Error_Handler();
 8003562:	f000 fdc5 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	24001450 	.word	0x24001450
 8003570:	40015000 	.word	0x40015000

08003574 <_ZL12MX_SPI6_Initv>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 8003578:	4b2a      	ldr	r3, [pc, #168]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 800357a:	4a2b      	ldr	r2, [pc, #172]	@ (8003628 <_ZL12MX_SPI6_Initv+0xb4>)
 800357c:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 800357e:	4b29      	ldr	r3, [pc, #164]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 8003580:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003584:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8003586:	4b27      	ldr	r3, [pc, #156]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 8003588:	2200      	movs	r2, #0
 800358a:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 800358c:	4b25      	ldr	r3, [pc, #148]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 800358e:	2207      	movs	r2, #7
 8003590:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003592:	4b24      	ldr	r3, [pc, #144]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 8003594:	2200      	movs	r2, #0
 8003596:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003598:	4b22      	ldr	r3, [pc, #136]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 800359a:	2200      	movs	r2, #0
 800359c:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 800359e:	4b21      	ldr	r3, [pc, #132]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035a0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80035a4:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80035a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035a8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80035ac:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 80035b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035bc:	2200      	movs	r2, #0
 80035be:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 80035c0:	4b18      	ldr	r3, [pc, #96]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80035c6:	4b17      	ldr	r3, [pc, #92]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035c8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80035cc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80035ce:	4b15      	ldr	r3, [pc, #84]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80035d4:	4b13      	ldr	r3, [pc, #76]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80035da:	4b12      	ldr	r3, [pc, #72]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035dc:	2200      	movs	r2, #0
 80035de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80035e0:	4b10      	ldr	r3, [pc, #64]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80035e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80035ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80035f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80035f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80035fe:	4b09      	ldr	r3, [pc, #36]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 8003600:	2200      	movs	r2, #0
 8003602:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8003604:	4807      	ldr	r0, [pc, #28]	@ (8003624 <_ZL12MX_SPI6_Initv+0xb0>)
 8003606:	f009 fcbd 	bl	800cf84 <HAL_SPI_Init>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf14      	ite	ne
 8003610:	2301      	movne	r3, #1
 8003612:	2300      	moveq	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <_ZL12MX_SPI6_Initv+0xaa>
  {
    Error_Handler();
 800361a:	f000 fd69 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	240014d8 	.word	0x240014d8
 8003628:	58001400 	.word	0x58001400

0800362c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003632:	f107 0310 	add.w	r3, r7, #16
 8003636:	2200      	movs	r2, #0
 8003638:	601a      	str	r2, [r3, #0]
 800363a:	605a      	str	r2, [r3, #4]
 800363c:	609a      	str	r2, [r3, #8]
 800363e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003640:	1d3b      	adds	r3, r7, #4
 8003642:	2200      	movs	r2, #0
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	605a      	str	r2, [r3, #4]
 8003648:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800364a:	4b25      	ldr	r3, [pc, #148]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 800364c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003650:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2750 - 1;
 8003652:	4b23      	ldr	r3, [pc, #140]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 8003654:	f640 22bd 	movw	r2, #2749	@ 0xabd
 8003658:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800365a:	4b21      	ldr	r3, [pc, #132]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 800365c:	2200      	movs	r2, #0
 800365e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10 - 1;
 8003660:	4b1f      	ldr	r3, [pc, #124]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 8003662:	2209      	movs	r2, #9
 8003664:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003666:	4b1e      	ldr	r3, [pc, #120]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 8003668:	2200      	movs	r2, #0
 800366a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800366c:	4b1c      	ldr	r3, [pc, #112]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 800366e:	2200      	movs	r2, #0
 8003670:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003672:	481b      	ldr	r0, [pc, #108]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 8003674:	f00a fdf3 	bl	800e25e <HAL_TIM_Base_Init>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	bf14      	ite	ne
 800367e:	2301      	movne	r3, #1
 8003680:	2300      	moveq	r3, #0
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8003688:	f000 fd32 	bl	80040f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800368c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003690:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003692:	f107 0310 	add.w	r3, r7, #16
 8003696:	4619      	mov	r1, r3
 8003698:	4811      	ldr	r0, [pc, #68]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 800369a:	f00b f843 	bl	800e724 <HAL_TIM_ConfigClockSource>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	bf14      	ite	ne
 80036a4:	2301      	movne	r3, #1
 80036a6:	2300      	moveq	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 80036ae:	f000 fd1f 	bl	80040f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036b2:	2300      	movs	r3, #0
 80036b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036ba:	1d3b      	adds	r3, r7, #4
 80036bc:	4619      	mov	r1, r3
 80036be:	4808      	ldr	r0, [pc, #32]	@ (80036e0 <_ZL12MX_TIM2_Initv+0xb4>)
 80036c0:	f00b fa9a 	bl	800ebf8 <HAL_TIMEx_MasterConfigSynchronization>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	bf14      	ite	ne
 80036ca:	2301      	movne	r3, #1
 80036cc:	2300      	moveq	r3, #0
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 80036d4:	f000 fd0c 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80036d8:	bf00      	nop
 80036da:	3720      	adds	r7, #32
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	24001650 	.word	0x24001650

080036e4 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b088      	sub	sp, #32
 80036e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036ea:	f107 0310 	add.w	r3, r7, #16
 80036ee:	2200      	movs	r2, #0
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	605a      	str	r2, [r3, #4]
 80036f4:	609a      	str	r2, [r3, #8]
 80036f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036f8:	1d3b      	adds	r3, r7, #4
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	605a      	str	r2, [r3, #4]
 8003700:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003702:	4b25      	ldr	r3, [pc, #148]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 8003704:	4a25      	ldr	r2, [pc, #148]	@ (800379c <_ZL12MX_TIM3_Initv+0xb8>)
 8003706:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 27500 - 1;
 8003708:	4b23      	ldr	r3, [pc, #140]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 800370a:	f646 326b 	movw	r2, #27499	@ 0x6b6b
 800370e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003710:	4b21      	ldr	r3, [pc, #132]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 8003712:	2200      	movs	r2, #0
 8003714:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50 - 1;
 8003716:	4b20      	ldr	r3, [pc, #128]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 8003718:	2231      	movs	r2, #49	@ 0x31
 800371a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800371c:	4b1e      	ldr	r3, [pc, #120]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 800371e:	2200      	movs	r2, #0
 8003720:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003722:	4b1d      	ldr	r3, [pc, #116]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 8003724:	2200      	movs	r2, #0
 8003726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003728:	481b      	ldr	r0, [pc, #108]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 800372a:	f00a fd98 	bl	800e25e <HAL_TIM_Base_Init>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	bf14      	ite	ne
 8003734:	2301      	movne	r3, #1
 8003736:	2300      	moveq	r3, #0
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 800373e:	f000 fcd7 	bl	80040f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003746:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003748:	f107 0310 	add.w	r3, r7, #16
 800374c:	4619      	mov	r1, r3
 800374e:	4812      	ldr	r0, [pc, #72]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 8003750:	f00a ffe8 	bl	800e724 <HAL_TIM_ConfigClockSource>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	bf14      	ite	ne
 800375a:	2301      	movne	r3, #1
 800375c:	2300      	moveq	r3, #0
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 8003764:	f000 fcc4 	bl	80040f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003768:	2300      	movs	r3, #0
 800376a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800376c:	2300      	movs	r3, #0
 800376e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003770:	1d3b      	adds	r3, r7, #4
 8003772:	4619      	mov	r1, r3
 8003774:	4808      	ldr	r0, [pc, #32]	@ (8003798 <_ZL12MX_TIM3_Initv+0xb4>)
 8003776:	f00b fa3f 	bl	800ebf8 <HAL_TIMEx_MasterConfigSynchronization>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 800378a:	f000 fcb1 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800378e:	bf00      	nop
 8003790:	3720      	adds	r7, #32
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	2400169c 	.word	0x2400169c
 800379c:	40000400 	.word	0x40000400

080037a0 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b088      	sub	sp, #32
 80037a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037a6:	f107 0310 	add.w	r3, r7, #16
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	605a      	str	r2, [r3, #4]
 80037b0:	609a      	str	r2, [r3, #8]
 80037b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037b4:	1d3b      	adds	r3, r7, #4
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]
 80037ba:	605a      	str	r2, [r3, #4]
 80037bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80037be:	4b25      	ldr	r3, [pc, #148]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 80037c0:	4a25      	ldr	r2, [pc, #148]	@ (8003858 <_ZL12MX_TIM5_Initv+0xb8>)
 80037c2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 275 - 1;
 80037c4:	4b23      	ldr	r3, [pc, #140]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 80037c6:	f44f 7289 	mov.w	r2, #274	@ 0x112
 80037ca:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037cc:	4b21      	ldr	r3, [pc, #132]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000000000 - 1;
 80037d2:	4b20      	ldr	r3, [pc, #128]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 80037d4:	4a21      	ldr	r2, [pc, #132]	@ (800385c <_ZL12MX_TIM5_Initv+0xbc>)
 80037d6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 80037da:	2200      	movs	r2, #0
 80037dc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037de:	4b1d      	ldr	r3, [pc, #116]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80037e4:	481b      	ldr	r0, [pc, #108]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 80037e6:	f00a fd3a 	bl	800e25e <HAL_TIM_Base_Init>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	bf14      	ite	ne
 80037f0:	2301      	movne	r3, #1
 80037f2:	2300      	moveq	r3, #0
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <_ZL12MX_TIM5_Initv+0x5e>
  {
    Error_Handler();
 80037fa:	f000 fc79 	bl	80040f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003802:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003804:	f107 0310 	add.w	r3, r7, #16
 8003808:	4619      	mov	r1, r3
 800380a:	4812      	ldr	r0, [pc, #72]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 800380c:	f00a ff8a 	bl	800e724 <HAL_TIM_ConfigClockSource>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	bf14      	ite	ne
 8003816:	2301      	movne	r3, #1
 8003818:	2300      	moveq	r3, #0
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <_ZL12MX_TIM5_Initv+0x84>
  {
    Error_Handler();
 8003820:	f000 fc66 	bl	80040f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003824:	2300      	movs	r3, #0
 8003826:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003828:	2300      	movs	r3, #0
 800382a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800382c:	1d3b      	adds	r3, r7, #4
 800382e:	4619      	mov	r1, r3
 8003830:	4808      	ldr	r0, [pc, #32]	@ (8003854 <_ZL12MX_TIM5_Initv+0xb4>)
 8003832:	f00b f9e1 	bl	800ebf8 <HAL_TIMEx_MasterConfigSynchronization>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	bf14      	ite	ne
 800383c:	2301      	movne	r3, #1
 800383e:	2300      	moveq	r3, #0
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <_ZL12MX_TIM5_Initv+0xaa>
  {
    Error_Handler();
 8003846:	f000 fc53 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800384a:	bf00      	nop
 800384c:	3720      	adds	r7, #32
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	240016e8 	.word	0x240016e8
 8003858:	40000c00 	.word	0x40000c00
 800385c:	3b9ac9ff 	.word	0x3b9ac9ff

08003860 <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003866:	f107 0310 	add.w	r3, r7, #16
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	605a      	str	r2, [r3, #4]
 8003870:	609a      	str	r2, [r3, #8]
 8003872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003874:	1d3b      	adds	r3, r7, #4
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	605a      	str	r2, [r3, #4]
 800387c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800387e:	4b27      	ldr	r3, [pc, #156]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 8003880:	4a27      	ldr	r2, [pc, #156]	@ (8003920 <_ZL13MX_TIM15_Initv+0xc0>)
 8003882:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1000 - 1;
 8003884:	4b25      	ldr	r3, [pc, #148]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 8003886:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800388a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800388c:	4b23      	ldr	r3, [pc, #140]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 800388e:	2200      	movs	r2, #0
 8003890:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000 - 1;
 8003892:	4b22      	ldr	r3, [pc, #136]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 8003894:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003898:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800389a:	4b20      	ldr	r3, [pc, #128]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 800389c:	2200      	movs	r2, #0
 800389e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80038a0:	4b1e      	ldr	r3, [pc, #120]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038a6:	4b1d      	ldr	r3, [pc, #116]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80038ac:	481b      	ldr	r0, [pc, #108]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 80038ae:	f00a fcd6 	bl	800e25e <HAL_TIM_Base_Init>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	bf14      	ite	ne
 80038b8:	2301      	movne	r3, #1
 80038ba:	2300      	moveq	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <_ZL13MX_TIM15_Initv+0x66>
  {
    Error_Handler();
 80038c2:	f000 fc15 	bl	80040f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80038cc:	f107 0310 	add.w	r3, r7, #16
 80038d0:	4619      	mov	r1, r3
 80038d2:	4812      	ldr	r0, [pc, #72]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 80038d4:	f00a ff26 	bl	800e724 <HAL_TIM_ConfigClockSource>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	bf14      	ite	ne
 80038de:	2301      	movne	r3, #1
 80038e0:	2300      	moveq	r3, #0
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <_ZL13MX_TIM15_Initv+0x8c>
  {
    Error_Handler();
 80038e8:	f000 fc02 	bl	80040f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038ec:	2300      	movs	r3, #0
 80038ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038f0:	2300      	movs	r3, #0
 80038f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80038f4:	1d3b      	adds	r3, r7, #4
 80038f6:	4619      	mov	r1, r3
 80038f8:	4808      	ldr	r0, [pc, #32]	@ (800391c <_ZL13MX_TIM15_Initv+0xbc>)
 80038fa:	f00b f97d 	bl	800ebf8 <HAL_TIMEx_MasterConfigSynchronization>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <_ZL13MX_TIM15_Initv+0xb2>
  {
    Error_Handler();
 800390e:	f000 fbef 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8003912:	bf00      	nop
 8003914:	3720      	adds	r7, #32
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	24001734 	.word	0x24001734
 8003920:	40014000 	.word	0x40014000

08003924 <_ZL22MX_USB_OTG_HS_PCD_Initv>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8003928:	4b17      	ldr	r3, [pc, #92]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800392a:	4a18      	ldr	r2, [pc, #96]	@ (800398c <_ZL22MX_USB_OTG_HS_PCD_Initv+0x68>)
 800392c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 800392e:	4b16      	ldr	r3, [pc, #88]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003930:	2209      	movs	r2, #9
 8003932:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8003934:	4b14      	ldr	r3, [pc, #80]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003936:	2202      	movs	r2, #2
 8003938:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800393a:	4b13      	ldr	r3, [pc, #76]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800393c:	2200      	movs	r2, #0
 800393e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8003940:	4b11      	ldr	r3, [pc, #68]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003942:	2202      	movs	r2, #2
 8003944:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8003946:	4b10      	ldr	r3, [pc, #64]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003948:	2200      	movs	r2, #0
 800394a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800394c:	4b0e      	ldr	r3, [pc, #56]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800394e:	2200      	movs	r2, #0
 8003950:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8003952:	4b0d      	ldr	r3, [pc, #52]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003954:	2200      	movs	r2, #0
 8003956:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8003958:	4b0b      	ldr	r3, [pc, #44]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800395a:	2200      	movs	r2, #0
 800395c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800395e:	4b0a      	ldr	r3, [pc, #40]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003960:	2200      	movs	r2, #0
 8003962:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8003964:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 8003966:	2200      	movs	r2, #0
 8003968:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800396a:	4807      	ldr	r0, [pc, #28]	@ (8003988 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x64>)
 800396c:	f005 fe01 	bl	8009572 <HAL_PCD_Init>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	bf14      	ite	ne
 8003976:	2301      	movne	r3, #1
 8003978:	2300      	moveq	r3, #0
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <_ZL22MX_USB_OTG_HS_PCD_Initv+0x60>
  {
    Error_Handler();
 8003980:	f000 fbb6 	bl	80040f0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8003984:	bf00      	nop
 8003986:	bd80      	pop	{r7, pc}
 8003988:	24001780 	.word	0x24001780
 800398c:	40040000 	.word	0x40040000

08003990 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003996:	4b11      	ldr	r3, [pc, #68]	@ (80039dc <_ZL11MX_DMA_Initv+0x4c>)
 8003998:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800399c:	4a0f      	ldr	r2, [pc, #60]	@ (80039dc <_ZL11MX_DMA_Initv+0x4c>)
 800399e:	f043 0301 	orr.w	r3, r3, #1
 80039a2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80039a6:	4b0d      	ldr	r3, [pc, #52]	@ (80039dc <_ZL11MX_DMA_Initv+0x4c>)
 80039a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	607b      	str	r3, [r7, #4]
 80039b2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80039b4:	2200      	movs	r2, #0
 80039b6:	2105      	movs	r1, #5
 80039b8:	200b      	movs	r0, #11
 80039ba:	f002 fd03 	bl	80063c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80039be:	200b      	movs	r0, #11
 80039c0:	f002 fd1a 	bl	80063f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80039c4:	2200      	movs	r2, #0
 80039c6:	2105      	movs	r1, #5
 80039c8:	200c      	movs	r0, #12
 80039ca:	f002 fcfb 	bl	80063c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80039ce:	200c      	movs	r0, #12
 80039d0:	f002 fd12 	bl	80063f8 <HAL_NVIC_EnableIRQ>

}
 80039d4:	bf00      	nop
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	58024400 	.word	0x58024400

080039e0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b08e      	sub	sp, #56	@ 0x38
 80039e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039ea:	2200      	movs	r2, #0
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	609a      	str	r2, [r3, #8]
 80039f2:	60da      	str	r2, [r3, #12]
 80039f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80039f6:	4bb3      	ldr	r3, [pc, #716]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 80039f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80039fc:	4ab1      	ldr	r2, [pc, #708]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 80039fe:	f043 0310 	orr.w	r3, r3, #16
 8003a02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a06:	4baf      	ldr	r3, [pc, #700]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a0c:	f003 0310 	and.w	r3, r3, #16
 8003a10:	623b      	str	r3, [r7, #32]
 8003a12:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a14:	4bab      	ldr	r3, [pc, #684]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a1a:	4aaa      	ldr	r2, [pc, #680]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a1c:	f043 0304 	orr.w	r3, r3, #4
 8003a20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a24:	4ba7      	ldr	r3, [pc, #668]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	61fb      	str	r3, [r7, #28]
 8003a30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a32:	4ba4      	ldr	r3, [pc, #656]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a38:	4aa2      	ldr	r2, [pc, #648]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a3a:	f043 0320 	orr.w	r3, r3, #32
 8003a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a42:	4ba0      	ldr	r3, [pc, #640]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	61bb      	str	r3, [r7, #24]
 8003a4e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a50:	4b9c      	ldr	r3, [pc, #624]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a56:	4a9b      	ldr	r2, [pc, #620]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a60:	4b98      	ldr	r3, [pc, #608]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a6e:	4b95      	ldr	r3, [pc, #596]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a74:	4a93      	ldr	r2, [pc, #588]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a76:	f043 0301 	orr.w	r3, r3, #1
 8003a7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a7e:	4b91      	ldr	r3, [pc, #580]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	613b      	str	r3, [r7, #16]
 8003a8a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a8c:	4b8d      	ldr	r3, [pc, #564]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a92:	4a8c      	ldr	r2, [pc, #560]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a94:	f043 0302 	orr.w	r3, r3, #2
 8003a98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a9c:	4b89      	ldr	r3, [pc, #548]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003aaa:	4b86      	ldr	r3, [pc, #536]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ab0:	4a84      	ldr	r2, [pc, #528]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003ab2:	f043 0308 	orr.w	r3, r3, #8
 8003ab6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003aba:	4b82      	ldr	r3, [pc, #520]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ac0:	f003 0308 	and.w	r3, r3, #8
 8003ac4:	60bb      	str	r3, [r7, #8]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ac8:	4b7e      	ldr	r3, [pc, #504]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ace:	4a7d      	ldr	r2, [pc, #500]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003ad0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ad4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ad8:	4b7a      	ldr	r3, [pc, #488]	@ (8003cc4 <_ZL12MX_GPIO_Initv+0x2e4>)
 8003ada:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae2:	607b      	str	r3, [r7, #4]
 8003ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, INTERCONN_1_C_Pin|INTERCONN_2_A_Pin|INTERCONN_2_B_Pin|INTERCONN_2_C_Pin
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	213f      	movs	r1, #63	@ 0x3f
 8003aea:	4877      	ldr	r0, [pc, #476]	@ (8003cc8 <_ZL12MX_GPIO_Initv+0x2e8>)
 8003aec:	f005 fd0e 	bl	800950c <HAL_GPIO_WritePin>
                          |INTERCONN_1_A_Pin|INTERCONN_1_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TIME_MARKER_1_Pin|TIME_MARKER_2_Pin, GPIO_PIN_RESET);
 8003af0:	2200      	movs	r2, #0
 8003af2:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8003af6:	4875      	ldr	r0, [pc, #468]	@ (8003ccc <_ZL12MX_GPIO_Initv+0x2ec>)
 8003af8:	f005 fd08 	bl	800950c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TIME_MARKER_3_Pin|TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 8003afc:	2200      	movs	r2, #0
 8003afe:	2103      	movs	r1, #3
 8003b00:	4873      	ldr	r0, [pc, #460]	@ (8003cd0 <_ZL12MX_GPIO_Initv+0x2f0>)
 8003b02:	f005 fd03 	bl	800950c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_4_GPIO_Port, FLASH_CS_4_Pin, GPIO_PIN_SET);
 8003b06:	2201      	movs	r2, #1
 8003b08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003b0c:	4871      	ldr	r0, [pc, #452]	@ (8003cd4 <_ZL12MX_GPIO_Initv+0x2f4>)
 8003b0e:	f005 fcfd 	bl	800950c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INTERCONN_ACK_GPIO_Port, INTERCONN_ACK_Pin, GPIO_PIN_RESET);
 8003b12:	2200      	movs	r2, #0
 8003b14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b18:	486f      	ldr	r0, [pc, #444]	@ (8003cd8 <_ZL12MX_GPIO_Initv+0x2f8>)
 8003b1a:	f005 fcf7 	bl	800950c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FLASH_CS_8_Pin|FLASH_CS_3_Pin|FLASH_CS_7_Pin, GPIO_PIN_SET);
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8003b24:	486c      	ldr	r0, [pc, #432]	@ (8003cd8 <_ZL12MX_GPIO_Initv+0x2f8>)
 8003b26:	f005 fcf1 	bl	800950c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, FLASH_CS_2_Pin|FLASH_CS_6_Pin|FLASH_CS_5_Pin|FLASH_CS_1_Pin
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f648 613c 	movw	r1, #36412	@ 0x8e3c
 8003b30:	486a      	ldr	r0, [pc, #424]	@ (8003cdc <_ZL12MX_GPIO_Initv+0x2fc>)
 8003b32:	f005 fceb 	bl	800950c <HAL_GPIO_WritePin>
                          |STATUS_LED_4_Pin|STATUS_LED_3_Pin|STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8003b36:	2201      	movs	r2, #1
 8003b38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b3c:	4868      	ldr	r0, [pc, #416]	@ (8003ce0 <_ZL12MX_GPIO_Initv+0x300>)
 8003b3e:	f005 fce5 	bl	800950c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INTERCONN_1_C_Pin INTERCONN_2_A_Pin INTERCONN_2_B_Pin INTERCONN_2_C_Pin
                           INTERCONN_1_A_Pin INTERCONN_1_B_Pin */
  GPIO_InitStruct.Pin = INTERCONN_1_C_Pin|INTERCONN_2_A_Pin|INTERCONN_2_B_Pin|INTERCONN_2_C_Pin
 8003b42:	233f      	movs	r3, #63	@ 0x3f
 8003b44:	627b      	str	r3, [r7, #36]	@ 0x24
                          |INTERCONN_1_A_Pin|INTERCONN_1_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b46:	2301      	movs	r3, #1
 8003b48:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b56:	4619      	mov	r1, r3
 8003b58:	485b      	ldr	r0, [pc, #364]	@ (8003cc8 <_ZL12MX_GPIO_Initv+0x2e8>)
 8003b5a:	f005 fb17 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_MARKER_1_Pin TIME_MARKER_2_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_1_Pin|TIME_MARKER_2_Pin;
 8003b5e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003b62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b64:	2301      	movs	r3, #1
 8003b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b74:	4619      	mov	r1, r3
 8003b76:	4855      	ldr	r0, [pc, #340]	@ (8003ccc <_ZL12MX_GPIO_Initv+0x2ec>)
 8003b78:	f005 fb08 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_MARKER_3_Pin TIME_MARKER_4_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_3_Pin|TIME_MARKER_4_Pin;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b80:	2301      	movs	r3, #1
 8003b82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b84:	2300      	movs	r3, #0
 8003b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b90:	4619      	mov	r1, r3
 8003b92:	484f      	ldr	r0, [pc, #316]	@ (8003cd0 <_ZL12MX_GPIO_Initv+0x2f0>)
 8003b94:	f005 fafa 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_4_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_4_Pin;
 8003b98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FLASH_CS_4_GPIO_Port, &GPIO_InitStruct);
 8003baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bae:	4619      	mov	r1, r3
 8003bb0:	4848      	ldr	r0, [pc, #288]	@ (8003cd4 <_ZL12MX_GPIO_Initv+0x2f4>)
 8003bb2:	f005 faeb 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_REQ_Pin */
  GPIO_InitStruct.Pin = INTERCONN_REQ_Pin;
 8003bb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bbc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INTERCONN_REQ_GPIO_Port, &GPIO_InitStruct);
 8003bc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4842      	ldr	r0, [pc, #264]	@ (8003cd8 <_ZL12MX_GPIO_Initv+0x2f8>)
 8003bce:	f005 fadd 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_ACK_Pin */
  GPIO_InitStruct.Pin = INTERCONN_ACK_Pin;
 8003bd2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003be0:	2301      	movs	r3, #1
 8003be2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(INTERCONN_ACK_GPIO_Port, &GPIO_InitStruct);
 8003be4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003be8:	4619      	mov	r1, r3
 8003bea:	483b      	ldr	r0, [pc, #236]	@ (8003cd8 <_ZL12MX_GPIO_Initv+0x2f8>)
 8003bec:	f005 face 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_RESET_Pin */
  GPIO_InitStruct.Pin = INTERCONN_RESET_Pin;
 8003bf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003bf6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INTERCONN_RESET_GPIO_Port, &GPIO_InitStruct);
 8003c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c04:	4619      	mov	r1, r3
 8003c06:	4834      	ldr	r0, [pc, #208]	@ (8003cd8 <_ZL12MX_GPIO_Initv+0x2f8>)
 8003c08:	f005 fac0 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_CS_8_Pin FLASH_CS_3_Pin FLASH_CS_7_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_8_Pin|FLASH_CS_3_Pin|FLASH_CS_7_Pin;
 8003c0c:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8003c10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c12:	2301      	movs	r3, #1
 8003c14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c16:	2300      	movs	r3, #0
 8003c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003c1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c22:	4619      	mov	r1, r3
 8003c24:	482c      	ldr	r0, [pc, #176]	@ (8003cd8 <_ZL12MX_GPIO_Initv+0x2f8>)
 8003c26:	f005 fab1 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_CS_2_Pin FLASH_CS_6_Pin FLASH_CS_5_Pin FLASH_CS_1_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_2_Pin|FLASH_CS_6_Pin|FLASH_CS_5_Pin|FLASH_CS_1_Pin;
 8003c2a:	233c      	movs	r3, #60	@ 0x3c
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c32:	2300      	movs	r3, #0
 8003c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003c36:	2301      	movs	r3, #1
 8003c38:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003c3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4826      	ldr	r0, [pc, #152]	@ (8003cdc <_ZL12MX_GPIO_Initv+0x2fc>)
 8003c42:	f005 faa3 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_HEART_BEAT_Pin */
  GPIO_InitStruct.Pin = EX_HEART_BEAT_Pin;
 8003c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003c4c:	2311      	movs	r3, #17
 8003c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c50:	2300      	movs	r3, #0
 8003c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c54:	2300      	movs	r3, #0
 8003c56:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(EX_HEART_BEAT_GPIO_Port, &GPIO_InitStruct);
 8003c58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4820      	ldr	r0, [pc, #128]	@ (8003ce0 <_ZL12MX_GPIO_Initv+0x300>)
 8003c60:	f005 fa94 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pins : STATUS_LED_4_Pin STATUS_LED_3_Pin STATUS_LED_2_Pin STATUS_LED_1_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_4_Pin|STATUS_LED_3_Pin|STATUS_LED_2_Pin|STATUS_LED_1_Pin;
 8003c64:	f44f 430e 	mov.w	r3, #36352	@ 0x8e00
 8003c68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003c6a:	2311      	movs	r3, #17
 8003c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c72:	2300      	movs	r3, #0
 8003c74:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003c76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	4817      	ldr	r0, [pc, #92]	@ (8003cdc <_ZL12MX_GPIO_Initv+0x2fc>)
 8003c7e:	f005 fa85 	bl	800918c <HAL_GPIO_Init>

  /*Configure GPIO pins : NERVENET_1_Pin NERVENET_6_Pin NERVENET_2_Pin NERVENET_5_Pin
                           NERVENET_3_Pin NERVENET_4_Pin */
  GPIO_InitStruct.Pin = NERVENET_1_Pin|NERVENET_6_Pin|NERVENET_2_Pin|NERVENET_5_Pin
 8003c82:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 8003c86:	627b      	str	r3, [r7, #36]	@ 0x24
                          |NERVENET_3_Pin|NERVENET_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c94:	4619      	mov	r1, r3
 8003c96:	480f      	ldr	r0, [pc, #60]	@ (8003cd4 <_ZL12MX_GPIO_Initv+0x2f4>)
 8003c98:	f005 fa78 	bl	800918c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(INTERCONN_REQ_EXTI_IRQn, 5, 0);
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2105      	movs	r1, #5
 8003ca0:	2017      	movs	r0, #23
 8003ca2:	f002 fb8f 	bl	80063c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(INTERCONN_REQ_EXTI_IRQn);
 8003ca6:	2017      	movs	r0, #23
 8003ca8:	f002 fba6 	bl	80063f8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(INTERCONN_RESET_EXTI_IRQn, 5, 0);
 8003cac:	2200      	movs	r2, #0
 8003cae:	2105      	movs	r1, #5
 8003cb0:	2028      	movs	r0, #40	@ 0x28
 8003cb2:	f002 fb87 	bl	80063c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(INTERCONN_RESET_EXTI_IRQn);
 8003cb6:	2028      	movs	r0, #40	@ 0x28
 8003cb8:	f002 fb9e 	bl	80063f8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003cbc:	bf00      	nop
 8003cbe:	3738      	adds	r7, #56	@ 0x38
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	58024400 	.word	0x58024400
 8003cc8:	58021000 	.word	0x58021000
 8003ccc:	58020800 	.word	0x58020800
 8003cd0:	58021400 	.word	0x58021400
 8003cd4:	58020400 	.word	0x58020400
 8003cd8:	58020c00 	.word	0x58020c00
 8003cdc:	58021800 	.word	0x58021800
 8003ce0:	58020000 	.word	0x58020000

08003ce4 <_ZN12CasualNoises19NerveNetSlaveThreadC1Ev>:

class NerveNetSlaveThread final
{
public:

	 NerveNetSlaveThread() = default;
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	615a      	str	r2, [r3, #20]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	619a      	str	r2, [r3, #24]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	61da      	str	r2, [r3, #28]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	621a      	str	r2, [r3, #32]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	649a      	str	r2, [r3, #72]	@ 0x48
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	651a      	str	r2, [r3, #80]	@ 0x50
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	659a      	str	r2, [r3, #88]	@ 0x58
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	661a      	str	r2, [r3, #96]	@ 0x60
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	665a      	str	r2, [r3, #100]	@ 0x64
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2263      	movs	r2, #99	@ 0x63
 8003d7e:	669a      	str	r2, [r3, #104]	@ 0x68
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	66da      	str	r2, [r3, #108]	@ 0x6c
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	675a      	str	r2, [r3, #116]	@ 0x74
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
	...

08003d9c <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003d9c:	b590      	push	{r4, r7, lr}
 8003d9e:	b09b      	sub	sp, #108	@ 0x6c
 8003da0:	af02      	add	r7, sp, #8
 8003da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	// Sweep the status led's as a sign of live...
	displayStatus( (eStatusCodes)0x01 );
 8003da4:	2001      	movs	r0, #1
 8003da6:	f7ff f88d 	bl	8002ec4 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003daa:	2064      	movs	r0, #100	@ 0x64
 8003dac:	f00b fc06 	bl	800f5bc <osDelay>
	displayStatus( (eStatusCodes)0x02 );
 8003db0:	2002      	movs	r0, #2
 8003db2:	f7ff f887 	bl	8002ec4 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003db6:	2064      	movs	r0, #100	@ 0x64
 8003db8:	f00b fc00 	bl	800f5bc <osDelay>
	displayStatus( (eStatusCodes)0x04 );
 8003dbc:	2004      	movs	r0, #4
 8003dbe:	f7ff f881 	bl	8002ec4 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003dc2:	2064      	movs	r0, #100	@ 0x64
 8003dc4:	f00b fbfa 	bl	800f5bc <osDelay>
	displayStatus( (eStatusCodes)0x08 );
 8003dc8:	2008      	movs	r0, #8
 8003dca:	f7ff f87b 	bl	8002ec4 <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 8003dce:	2064      	movs	r0, #100	@ 0x64
 8003dd0:	f00b fbf4 	bl	800f5bc <osDelay>
	displayStatus(scStartingUp);
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	f7ff f875 	bl	8002ec4 <_Z13displayStatus12eStatusCodes>

    // Get the amount of free heap memory
    size_t xFreeHeapSize = xPortGetFreeHeapSize();
 8003dda:	f00e faf9 	bl	80123d0 <xPortGetFreeHeapSize>
 8003dde:	6578      	str	r0, [r7, #84]	@ 0x54
    UNUSED(xFreeHeapSize);

    // Create a trigger thread to toggle TimeMarker_1
#ifdef CASUALNOISES_TRIGGER_THREAD
	TaskHandle_t xHandle;
	BaseType_t _res = xTaskCreate(CasualNoises::TriggerThread, "TriggerThread", 32, nullptr,
 8003de0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003de4:	9301      	str	r3, [sp, #4]
 8003de6:	2301      	movs	r3, #1
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	2300      	movs	r3, #0
 8003dec:	2220      	movs	r2, #32
 8003dee:	4988      	ldr	r1, [pc, #544]	@ (8004010 <_Z16StartDefaultTaskPv+0x274>)
 8003df0:	4888      	ldr	r0, [pc, #544]	@ (8004014 <_Z16StartDefaultTaskPv+0x278>)
 8003df2:	f00c fc35 	bl	8010660 <xTaskCreate>
 8003df6:	6538      	str	r0, [r7, #80]	@ 0x50
			TRIGGER_THREAD_PRIORITY, &xHandle);
	if (_res != pdPASS)
 8003df8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d002      	beq.n	8003e04 <_Z16StartDefaultTaskPv+0x68>
		CN_ReportFault(eErrorCodes::runtimeError);
 8003dfe:	2003      	movs	r0, #3
 8003e00:	f7fe fffe 	bl	8002e00 <_ZL14CN_ReportFault11eErrorCodes>
#endif

	// Create a TLV driver
	CasualNoises::sNVM_DriverInitData NVM_Data;
	NVM_Data.noOfDevices 			= 8;
 8003e04:	2308      	movs	r3, #8
 8003e06:	81bb      	strh	r3, [r7, #12]
	NVM_Data.hspix_ptr				= &hspi1;
 8003e08:	4b83      	ldr	r3, [pc, #524]	@ (8004018 <_Z16StartDefaultTaskPv+0x27c>)
 8003e0a:	643b      	str	r3, [r7, #64]	@ 0x40
	NVM_Data.deviceSelectPorts[0]	= FLASH_CS_1_GPIO_Port;
 8003e0c:	4b83      	ldr	r3, [pc, #524]	@ (800401c <_Z16StartDefaultTaskPv+0x280>)
 8003e0e:	613b      	str	r3, [r7, #16]
	NVM_Data.deviceSelectPins[0]	= FLASH_CS_1_Pin;
 8003e10:	2320      	movs	r3, #32
 8003e12:	863b      	strh	r3, [r7, #48]	@ 0x30
	NVM_Data.deviceSelectPorts[1]	= FLASH_CS_2_GPIO_Port;
 8003e14:	4b81      	ldr	r3, [pc, #516]	@ (800401c <_Z16StartDefaultTaskPv+0x280>)
 8003e16:	617b      	str	r3, [r7, #20]
	NVM_Data.deviceSelectPins[1]	= FLASH_CS_2_Pin;
 8003e18:	2304      	movs	r3, #4
 8003e1a:	867b      	strh	r3, [r7, #50]	@ 0x32
	NVM_Data.deviceSelectPorts[2]	= FLASH_CS_3_GPIO_Port;
 8003e1c:	4b80      	ldr	r3, [pc, #512]	@ (8004020 <_Z16StartDefaultTaskPv+0x284>)
 8003e1e:	61bb      	str	r3, [r7, #24]
	NVM_Data.deviceSelectPins[2]	= FLASH_CS_3_Pin;
 8003e20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e24:	86bb      	strh	r3, [r7, #52]	@ 0x34
	NVM_Data.deviceSelectPorts[3]	= FLASH_CS_4_GPIO_Port;
 8003e26:	4b7f      	ldr	r3, [pc, #508]	@ (8004024 <_Z16StartDefaultTaskPv+0x288>)
 8003e28:	61fb      	str	r3, [r7, #28]
	NVM_Data.deviceSelectPins[3]	= FLASH_CS_4_Pin;
 8003e2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e2e:	86fb      	strh	r3, [r7, #54]	@ 0x36
	NVM_Data.deviceSelectPorts[4]	= FLASH_CS_5_GPIO_Port;
 8003e30:	4b7a      	ldr	r3, [pc, #488]	@ (800401c <_Z16StartDefaultTaskPv+0x280>)
 8003e32:	623b      	str	r3, [r7, #32]
	NVM_Data.deviceSelectPins[4]	= FLASH_CS_5_Pin;
 8003e34:	2310      	movs	r3, #16
 8003e36:	873b      	strh	r3, [r7, #56]	@ 0x38
	NVM_Data.deviceSelectPorts[5]	= FLASH_CS_6_GPIO_Port;
 8003e38:	4b78      	ldr	r3, [pc, #480]	@ (800401c <_Z16StartDefaultTaskPv+0x280>)
 8003e3a:	627b      	str	r3, [r7, #36]	@ 0x24
	NVM_Data.deviceSelectPins[5]	= FLASH_CS_6_Pin;
 8003e3c:	2308      	movs	r3, #8
 8003e3e:	877b      	strh	r3, [r7, #58]	@ 0x3a
	NVM_Data.deviceSelectPorts[6]	= FLASH_CS_7_GPIO_Port;
 8003e40:	4b77      	ldr	r3, [pc, #476]	@ (8004020 <_Z16StartDefaultTaskPv+0x284>)
 8003e42:	62bb      	str	r3, [r7, #40]	@ 0x28
	NVM_Data.deviceSelectPins[6]	= FLASH_CS_7_Pin;
 8003e44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e48:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	NVM_Data.deviceSelectPorts[7]	= FLASH_CS_8_GPIO_Port;
 8003e4a:	4b75      	ldr	r3, [pc, #468]	@ (8004020 <_Z16StartDefaultTaskPv+0x284>)
 8003e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	NVM_Data.deviceSelectPins[7]	= FLASH_CS_8_Pin;
 8003e4e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003e52:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	CasualNoises::W25Qxx_Driver* NVM_DriverPtr = new CasualNoises::W25Qxx_Driver ( &NVM_Data );
 8003e54:	2050      	movs	r0, #80	@ 0x50
 8003e56:	f010 fad7 	bl	8014408 <_Znwj>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	461c      	mov	r4, r3
 8003e5e:	f107 030c 	add.w	r3, r7, #12
 8003e62:	4619      	mov	r1, r3
 8003e64:	4620      	mov	r0, r4
 8003e66:	f7fc ff9d 	bl	8000da4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>
 8003e6a:	64fc      	str	r4, [r7, #76]	@ 0x4c
	TLV_DriverPtr = new CasualNoises::TLV_Driver ( NVM_DriverPtr );
 8003e6c:	200c      	movs	r0, #12
 8003e6e:	f010 facb 	bl	8014408 <_Znwj>
 8003e72:	4603      	mov	r3, r0
 8003e74:	461c      	mov	r4, r3
 8003e76:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f7fd fd27 	bl	80018cc <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>
 8003e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8004028 <_Z16StartDefaultTaskPv+0x28c>)
 8003e80:	601c      	str	r4, [r3, #0]

	// Synthesiser parameters
    static CasualNoises::sSynthesiserParams synthParams;
	synthParams.frequency = 220.0f;
 8003e82:	4b6a      	ldr	r3, [pc, #424]	@ (800402c <_Z16StartDefaultTaskPv+0x290>)
 8003e84:	4a6a      	ldr	r2, [pc, #424]	@ (8004030 <_Z16StartDefaultTaskPv+0x294>)
 8003e86:	601a      	str	r2, [r3, #0]

	// Create an audio thread and run it
	static CasualNoises::AudioProcessor* audioProcessorPtr = CasualNoises::SouthSideAudioProcessor::getSouthSideAudioProcessor();
 8003e88:	4b6a      	ldr	r3, [pc, #424]	@ (8004034 <_Z16StartDefaultTaskPv+0x298>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f3bf 8f5b 	dmb	ish
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	bf0c      	ite	eq
 8003e98:	2301      	moveq	r3, #1
 8003e9a:	2300      	movne	r3, #0
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d012      	beq.n	8003ec8 <_Z16StartDefaultTaskPv+0x12c>
 8003ea2:	4864      	ldr	r0, [pc, #400]	@ (8004034 <_Z16StartDefaultTaskPv+0x298>)
 8003ea4:	f010 faa1 	bl	80143ea <__cxa_guard_acquire>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	bf14      	ite	ne
 8003eae:	2301      	movne	r3, #1
 8003eb0:	2300      	moveq	r3, #0
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d007      	beq.n	8003ec8 <_Z16StartDefaultTaskPv+0x12c>
 8003eb8:	f7fe ffec 	bl	8002e94 <_ZN12CasualNoises23SouthSideAudioProcessor26getSouthSideAudioProcessorEv>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	4a5e      	ldr	r2, [pc, #376]	@ (8004038 <_Z16StartDefaultTaskPv+0x29c>)
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	485c      	ldr	r0, [pc, #368]	@ (8004034 <_Z16StartDefaultTaskPv+0x298>)
 8003ec4:	f010 fa9d 	bl	8014402 <__cxa_guard_release>
	audioProcessorPtr->prepareToPlay(SAMPLE_FREQUENCY, NUM_SAMPLES, &synthParams);
 8003ec8:	4b5b      	ldr	r3, [pc, #364]	@ (8004038 <_Z16StartDefaultTaskPv+0x29c>)
 8003eca:	6818      	ldr	r0, [r3, #0]
 8003ecc:	4b5a      	ldr	r3, [pc, #360]	@ (8004038 <_Z16StartDefaultTaskPv+0x29c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a55      	ldr	r2, [pc, #340]	@ (800402c <_Z16StartDefaultTaskPv+0x290>)
 8003ed6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003eda:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 800403c <_Z16StartDefaultTaskPv+0x2a0>
 8003ede:	4798      	blx	r3

	// There are no NerveNet threads running
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ee4:	e007      	b.n	8003ef6 <_Z16StartDefaultTaskPv+0x15a>
		gNerveNetMasterThreadPtr[i] = nullptr;
 8003ee6:	4a56      	ldr	r2, [pc, #344]	@ (8004040 <_Z16StartDefaultTaskPv+0x2a4>)
 8003ee8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eea:	2100      	movs	r1, #0
 8003eec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8003ef0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ef6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0f4      	beq.n	8003ee6 <_Z16StartDefaultTaskPv+0x14a>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 8003efc:	2300      	movs	r3, #0
 8003efe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f00:	e007      	b.n	8003f12 <_Z16StartDefaultTaskPv+0x176>
		gNerveNetSlaveThreadPtr[i] = nullptr;
 8003f02:	4a50      	ldr	r2, [pc, #320]	@ (8004044 <_Z16StartDefaultTaskPv+0x2a8>)
 8003f04:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f06:	2100      	movs	r1, #0
 8003f08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 8003f0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f0e:	3301      	adds	r3, #1
 8003f10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d9f4      	bls.n	8003f02 <_Z16StartDefaultTaskPv+0x166>

	// Start NerveNet slave thread
	uint32_t performanceResult = 0;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60bb      	str	r3, [r7, #8]
	static CasualNoises::sNerveNetThreadData nerveNetThreadData;
	nerveNetThreadData.NerveNetThreadNo			= 0;
 8003f1c:	4b4a      	ldr	r3, [pc, #296]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	801a      	strh	r2, [r3, #0]
	nerveNetThreadData.NerveNet_REQ_Port		= INTERCONN_REQ_GPIO_Port;
 8003f22:	4b49      	ldr	r3, [pc, #292]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f24:	4a3e      	ldr	r2, [pc, #248]	@ (8004020 <_Z16StartDefaultTaskPv+0x284>)
 8003f26:	605a      	str	r2, [r3, #4]
	nerveNetThreadData.NerveNet_REQ_Pin			= INTERCONN_REQ_Pin;
 8003f28:	4b47      	ldr	r3, [pc, #284]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f2e:	811a      	strh	r2, [r3, #8]
	nerveNetThreadData.NerveNet_ACK_Port		= INTERCONN_ACK_GPIO_Port;
 8003f30:	4b45      	ldr	r3, [pc, #276]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f32:	4a3b      	ldr	r2, [pc, #236]	@ (8004020 <_Z16StartDefaultTaskPv+0x284>)
 8003f34:	60da      	str	r2, [r3, #12]
	nerveNetThreadData.NerveNet_ACK_Pin			= INTERCONN_ACK_Pin;
 8003f36:	4b44      	ldr	r3, [pc, #272]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f3c:	821a      	strh	r2, [r3, #16]
	nerveNetThreadData.NerveNet_RESET_Port		= INTERCONN_RESET_GPIO_Port;
 8003f3e:	4b42      	ldr	r3, [pc, #264]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f40:	4a37      	ldr	r2, [pc, #220]	@ (8004020 <_Z16StartDefaultTaskPv+0x284>)
 8003f42:	615a      	str	r2, [r3, #20]
	nerveNetThreadData.NerveNet_RESET_Pin		= INTERCONN_RESET_Pin;
 8003f44:	4b40      	ldr	r3, [pc, #256]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f4a:	831a      	strh	r2, [r3, #24]
	nerveNetThreadData.NerveNet_SPI_Ptr			= &hspi2;
 8003f4c:	4b3e      	ldr	r3, [pc, #248]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f4e:	4a3f      	ldr	r2, [pc, #252]	@ (800404c <_Z16StartDefaultTaskPv+0x2b0>)
 8003f50:	61da      	str	r2, [r3, #28]
	nerveNetThreadData.AudioProcessorPtr		= audioProcessorPtr;
 8003f52:	4b39      	ldr	r3, [pc, #228]	@ (8004038 <_Z16StartDefaultTaskPv+0x29c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a3c      	ldr	r2, [pc, #240]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f58:	6293      	str	r3, [r2, #40]	@ 0x28
	nerveNetThreadData.PerformanceTestTimerPtr	= &htim5;
 8003f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f5c:	4a3c      	ldr	r2, [pc, #240]	@ (8004050 <_Z16StartDefaultTaskPv+0x2b4>)
 8003f5e:	62da      	str	r2, [r3, #44]	@ 0x2c
	nerveNetThreadData.PerformanceResultPtr		= &performanceResult;
 8003f60:	4a39      	ldr	r2, [pc, #228]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003f62:	f107 0308 	add.w	r3, r7, #8
 8003f66:	6313      	str	r3, [r2, #48]	@ 0x30
	static TaskHandle_t xHandlePtr;
	static CasualNoises::NerveNetSlaveThread nerveNetSlaveThread;
 8003f68:	4b3a      	ldr	r3, [pc, #232]	@ (8004054 <_Z16StartDefaultTaskPv+0x2b8>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f3bf 8f5b 	dmb	ish
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d010      	beq.n	8003fa4 <_Z16StartDefaultTaskPv+0x208>
 8003f82:	4834      	ldr	r0, [pc, #208]	@ (8004054 <_Z16StartDefaultTaskPv+0x2b8>)
 8003f84:	f010 fa31 	bl	80143ea <__cxa_guard_acquire>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	bf14      	ite	ne
 8003f8e:	2301      	movne	r3, #1
 8003f90:	2300      	moveq	r3, #0
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d005      	beq.n	8003fa4 <_Z16StartDefaultTaskPv+0x208>
 8003f98:	482f      	ldr	r0, [pc, #188]	@ (8004058 <_Z16StartDefaultTaskPv+0x2bc>)
 8003f9a:	f7ff fea3 	bl	8003ce4 <_ZN12CasualNoises19NerveNetSlaveThreadC1Ev>
 8003f9e:	482d      	ldr	r0, [pc, #180]	@ (8004054 <_Z16StartDefaultTaskPv+0x2b8>)
 8003fa0:	f010 fa2f 	bl	8014402 <__cxa_guard_release>
	BaseType_t res = CasualNoises::startNerveNetSlaveThread(&nerveNetSlaveThread, &nerveNetThreadData, &xHandlePtr);
 8003fa4:	4a2d      	ldr	r2, [pc, #180]	@ (800405c <_Z16StartDefaultTaskPv+0x2c0>)
 8003fa6:	4928      	ldr	r1, [pc, #160]	@ (8004048 <_Z16StartDefaultTaskPv+0x2ac>)
 8003fa8:	482b      	ldr	r0, [pc, #172]	@ (8004058 <_Z16StartDefaultTaskPv+0x2bc>)
 8003faa:	f7fe f9d3 	bl	8002354 <_ZN12CasualNoises24startNerveNetSlaveThreadEPNS_19NerveNetSlaveThreadEPvPP19tskTaskControlBlock>
 8003fae:	64b8      	str	r0, [r7, #72]	@ 0x48
	if (res != pdPASS)
 8003fb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d002      	beq.n	8003fbc <_Z16StartDefaultTaskPv+0x220>
		CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8003fb6:	2004      	movs	r0, #4
 8003fb8:	f7fe ff22 	bl	8002e00 <_ZL14CN_ReportFault11eErrorCodes>

	// Update status led's
	displayStatus(scReady);
 8003fbc:	2003      	movs	r0, #3
 8003fbe:	f7fe ff81 	bl	8002ec4 <_Z13displayStatus12eStatusCodes>

	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fc8:	4825      	ldr	r0, [pc, #148]	@ (8004060 <_Z16StartDefaultTaskPv+0x2c4>)
 8003fca:	f005 fa9f 	bl	800950c <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8003fce:	2064      	movs	r0, #100	@ 0x64
 8003fd0:	f00b faf4 	bl	800f5bc <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fda:	4821      	ldr	r0, [pc, #132]	@ (8004060 <_Z16StartDefaultTaskPv+0x2c4>)
 8003fdc:	f005 fa96 	bl	800950c <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8003fe0:	2064      	movs	r0, #100	@ 0x64
 8003fe2:	f00b faeb 	bl	800f5bc <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003fec:	481c      	ldr	r0, [pc, #112]	@ (8004060 <_Z16StartDefaultTaskPv+0x2c4>)
 8003fee:	f005 fa8d 	bl	800950c <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 8003ff2:	2064      	movs	r0, #100	@ 0x64
 8003ff4:	f00b fae2 	bl	800f5bc <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ffe:	4818      	ldr	r0, [pc, #96]	@ (8004060 <_Z16StartDefaultTaskPv+0x2c4>)
 8004000:	f005 fa84 	bl	800950c <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(700));
 8004004:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8004008:	f00b fad8 	bl	800f5bc <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 800400c:	bf00      	nop
 800400e:	e7d8      	b.n	8003fc2 <_Z16StartDefaultTaskPv+0x226>
 8004010:	08017b74 	.word	0x08017b74
 8004014:	080023ed 	.word	0x080023ed
 8004018:	240012b8 	.word	0x240012b8
 800401c:	58021800 	.word	0x58021800
 8004020:	58020c00 	.word	0x58020c00
 8004024:	58020400 	.word	0x58020400
 8004028:	24001c68 	.word	0x24001c68
 800402c:	24001c6c 	.word	0x24001c6c
 8004030:	435c0000 	.word	0x435c0000
 8004034:	24001c74 	.word	0x24001c74
 8004038:	24001c70 	.word	0x24001c70
 800403c:	4722c200 	.word	0x4722c200
 8004040:	2400120c 	.word	0x2400120c
 8004044:	24001210 	.word	0x24001210
 8004048:	24001c78 	.word	0x24001c78
 800404c:	24001340 	.word	0x24001340
 8004050:	240016e8 	.word	0x240016e8
 8004054:	24001d28 	.word	0x24001d28
 8004058:	24001cb0 	.word	0x24001cb0
 800405c:	24001cac 	.word	0x24001cac
 8004060:	58020000 	.word	0x58020000

08004064 <_ZL10MPU_Configv>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800406a:	463b      	mov	r3, r7
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	605a      	str	r2, [r3, #4]
 8004072:	609a      	str	r2, [r3, #8]
 8004074:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8004076:	f002 f9cd 	bl	8006414 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800407a:	2301      	movs	r3, #1
 800407c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800407e:	2300      	movs	r3, #0
 8004080:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8004082:	2300      	movs	r3, #0
 8004084:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8004086:	231f      	movs	r3, #31
 8004088:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800408a:	2387      	movs	r3, #135	@ 0x87
 800408c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800408e:	2300      	movs	r3, #0
 8004090:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8004092:	2300      	movs	r3, #0
 8004094:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8004096:	2301      	movs	r3, #1
 8004098:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800409a:	2301      	movs	r3, #1
 800409c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800409e:	2300      	movs	r3, #0
 80040a0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80040a2:	2300      	movs	r3, #0
 80040a4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80040a6:	463b      	mov	r3, r7
 80040a8:	4618      	mov	r0, r3
 80040aa:	f002 f9eb 	bl	8006484 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80040ae:	2004      	movs	r0, #4
 80040b0:	f002 f9c8 	bl	8006444 <HAL_MPU_Enable>

}
 80040b4:	bf00      	nop
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a08      	ldr	r2, [pc, #32]	@ (80040ec <HAL_TIM_PeriodElapsedCallback+0x30>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d101      	bne.n	80040d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80040ce:	f000 fe33 	bl	8004d38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

	if (htim->Instance == TIM1)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a05      	ldr	r2, [pc, #20]	@ (80040ec <HAL_TIM_PeriodElapsedCallback+0x30>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d003      	beq.n	80040e4 <HAL_TIM_PeriodElapsedCallback+0x28>
	{
		return;
	} else
	{
		CN_TIM_PeriodElapsedCallback(htim);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f7fe fa23 	bl	8002528 <_Z28CN_TIM_PeriodElapsedCallbackP17TIM_HandleTypeDef>
 80040e2:	e000      	b.n	80040e6 <HAL_TIM_PeriodElapsedCallback+0x2a>
		return;
 80040e4:	bf00      	nop
	}

  /* USER CODE END Callback 1 */
}
 80040e6:	3708      	adds	r7, #8
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40010000 	.word	0x40010000

080040f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80040f4:	b672      	cpsid	i
}
 80040f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80040f8:	bf00      	nop
 80040fa:	e7fd      	b.n	80040f8 <Error_Handler+0x8>

080040fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004102:	4b0c      	ldr	r3, [pc, #48]	@ (8004134 <HAL_MspInit+0x38>)
 8004104:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004108:	4a0a      	ldr	r2, [pc, #40]	@ (8004134 <HAL_MspInit+0x38>)
 800410a:	f043 0302 	orr.w	r3, r3, #2
 800410e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004112:	4b08      	ldr	r3, [pc, #32]	@ (8004134 <HAL_MspInit+0x38>)
 8004114:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	607b      	str	r3, [r7, #4]
 800411e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004120:	2200      	movs	r2, #0
 8004122:	210f      	movs	r1, #15
 8004124:	f06f 0001 	mvn.w	r0, #1
 8004128:	f002 f94c 	bl	80063c4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800412c:	bf00      	nop
 800412e:	3708      	adds	r7, #8
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	58024400 	.word	0x58024400

08004138 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b0ba      	sub	sp, #232	@ 0xe8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004140:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
 8004148:	605a      	str	r2, [r3, #4]
 800414a:	609a      	str	r2, [r3, #8]
 800414c:	60da      	str	r2, [r3, #12]
 800414e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004150:	f107 0318 	add.w	r3, r7, #24
 8004154:	22b8      	movs	r2, #184	@ 0xb8
 8004156:	2100      	movs	r1, #0
 8004158:	4618      	mov	r0, r3
 800415a:	f011 fc21 	bl	80159a0 <memset>
  if(hadc->Instance==ADC3)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a3a      	ldr	r2, [pc, #232]	@ (800424c <HAL_ADC_MspInit+0x114>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d16d      	bne.n	8004244 <HAL_ADC_MspInit+0x10c>

    /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004168:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8004174:	2302      	movs	r3, #2
 8004176:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 16;
 8004178:	2310      	movs	r3, #16
 800417a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800417c:	2302      	movs	r3, #2
 800417e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8004180:	2302      	movs	r3, #2
 8004182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8004184:	2302      	movs	r3, #2
 8004186:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8004188:	23c0      	movs	r3, #192	@ 0xc0
 800418a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800418c:	2300      	movs	r3, #0
 800418e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8004190:	2300      	movs	r3, #0
 8004192:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8004194:	2300      	movs	r3, #0
 8004196:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800419a:	f107 0318 	add.w	r3, r7, #24
 800419e:	4618      	mov	r0, r3
 80041a0:	f006 fb0a 	bl	800a7b8 <HAL_RCCEx_PeriphCLKConfig>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 80041aa:	f7ff ffa1 	bl	80040f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80041ae:	4b28      	ldr	r3, [pc, #160]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041b4:	4a26      	ldr	r2, [pc, #152]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041be:	4b24      	ldr	r3, [pc, #144]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041cc:	4b20      	ldr	r3, [pc, #128]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041d2:	4a1f      	ldr	r2, [pc, #124]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041d4:	f043 0320 	orr.w	r3, r3, #32
 80041d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041e2:	f003 0320 	and.w	r3, r3, #32
 80041e6:	613b      	str	r3, [r7, #16]
 80041e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041ea:	4b19      	ldr	r3, [pc, #100]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041f0:	4a17      	ldr	r2, [pc, #92]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041f2:	f043 0304 	orr.w	r3, r3, #4
 80041f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041fa:	4b15      	ldr	r3, [pc, #84]	@ (8004250 <HAL_ADC_MspInit+0x118>)
 80041fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004200:	f003 0304 	and.w	r3, r3, #4
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	68fb      	ldr	r3, [r7, #12]
    PF3     ------> ADC3_INP5
    PF5     ------> ADC3_INP4
    PC0     ------> ADC3_INP10
    PC1     ------> ADC3_INP11
    */
    GPIO_InitStruct.Pin = IN_CV_3_Pin|IN_CV_2_Pin;
 8004208:	2328      	movs	r3, #40	@ 0x28
 800420a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800420e:	2303      	movs	r3, #3
 8004210:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004214:	2300      	movs	r3, #0
 8004216:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800421a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800421e:	4619      	mov	r1, r3
 8004220:	480c      	ldr	r0, [pc, #48]	@ (8004254 <HAL_ADC_MspInit+0x11c>)
 8004222:	f004 ffb3 	bl	800918c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IN_CV_1_Pin|IN_1V_OCT_Pin;
 8004226:	2303      	movs	r3, #3
 8004228:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800422c:	2303      	movs	r3, #3
 800422e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004232:	2300      	movs	r3, #0
 8004234:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004238:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800423c:	4619      	mov	r1, r3
 800423e:	4806      	ldr	r0, [pc, #24]	@ (8004258 <HAL_ADC_MspInit+0x120>)
 8004240:	f004 ffa4 	bl	800918c <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8004244:	bf00      	nop
 8004246:	37e8      	adds	r7, #232	@ 0xe8
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	58026000 	.word	0x58026000
 8004250:	58024400 	.word	0x58024400
 8004254:	58021400 	.word	0x58021400
 8004258:	58020800 	.word	0x58020800

0800425c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b0c0      	sub	sp, #256	@ 0x100
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004264:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	605a      	str	r2, [r3, #4]
 800426e:	609a      	str	r2, [r3, #8]
 8004270:	60da      	str	r2, [r3, #12]
 8004272:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004274:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004278:	22b8      	movs	r2, #184	@ 0xb8
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f011 fb8f 	bl	80159a0 <memset>
  if(hspi->Instance==SPI1)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4aa4      	ldr	r2, [pc, #656]	@ (8004518 <HAL_SPI_MspInit+0x2bc>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d146      	bne.n	800431a <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800428c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004290:	f04f 0300 	mov.w	r3, #0
 8004294:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004298:	2300      	movs	r3, #0
 800429a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800429e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80042a2:	4618      	mov	r0, r3
 80042a4:	f006 fa88 	bl	800a7b8 <HAL_RCCEx_PeriphCLKConfig>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80042ae:	f7ff ff1f 	bl	80040f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042b2:	4b9a      	ldr	r3, [pc, #616]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80042b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042b8:	4a98      	ldr	r2, [pc, #608]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80042ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80042be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80042c2:	4b96      	ldr	r3, [pc, #600]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80042c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042d0:	4b92      	ldr	r3, [pc, #584]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80042d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042d6:	4a91      	ldr	r2, [pc, #580]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80042d8:	f043 0301 	orr.w	r3, r3, #1
 80042dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042e0:	4b8e      	ldr	r3, [pc, #568]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80042e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SS_FLASH_CLK_Pin|SS_FLASH_MISO_Pin|SS_FLASH_MOSI_Pin;
 80042ee:	23e0      	movs	r3, #224	@ 0xe0
 80042f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f4:	2302      	movs	r3, #2
 80042f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042fa:	2300      	movs	r3, #0
 80042fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004300:	2300      	movs	r3, #0
 8004302:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004306:	2305      	movs	r3, #5
 8004308:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800430c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004310:	4619      	mov	r1, r3
 8004312:	4883      	ldr	r0, [pc, #524]	@ (8004520 <HAL_SPI_MspInit+0x2c4>)
 8004314:	f004 ff3a 	bl	800918c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 8004318:	e1ad      	b.n	8004676 <HAL_SPI_MspInit+0x41a>
  else if(hspi->Instance==SPI2)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a81      	ldr	r2, [pc, #516]	@ (8004524 <HAL_SPI_MspInit+0x2c8>)
 8004320:	4293      	cmp	r3, r2
 8004322:	f040 80ac 	bne.w	800447e <HAL_SPI_MspInit+0x222>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004326:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004332:	2300      	movs	r3, #0
 8004334:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004338:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800433c:	4618      	mov	r0, r3
 800433e:	f006 fa3b 	bl	800a7b8 <HAL_RCCEx_PeriphCLKConfig>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d001      	beq.n	800434c <HAL_SPI_MspInit+0xf0>
      Error_Handler();
 8004348:	f7ff fed2 	bl	80040f0 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800434c:	4b73      	ldr	r3, [pc, #460]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 800434e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004352:	4a72      	ldr	r2, [pc, #456]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 8004354:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004358:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800435c:	4b6f      	ldr	r3, [pc, #444]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 800435e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004366:	627b      	str	r3, [r7, #36]	@ 0x24
 8004368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800436a:	4b6c      	ldr	r3, [pc, #432]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 800436c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004370:	4a6a      	ldr	r2, [pc, #424]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 8004372:	f043 0302 	orr.w	r3, r3, #2
 8004376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800437a:	4b68      	ldr	r3, [pc, #416]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 800437c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	623b      	str	r3, [r7, #32]
 8004386:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = INTERCONN_SCK_Pin|INTERCONN_MISO_Pin|INTERCONN_MOSI_Pin;
 8004388:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800438c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004390:	2302      	movs	r3, #2
 8004392:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004396:	2300      	movs	r3, #0
 8004398:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800439c:	2300      	movs	r3, #0
 800439e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80043a2:	2305      	movs	r3, #5
 80043a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043a8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80043ac:	4619      	mov	r1, r3
 80043ae:	485e      	ldr	r0, [pc, #376]	@ (8004528 <HAL_SPI_MspInit+0x2cc>)
 80043b0:	f004 feec 	bl	800918c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream0;
 80043b4:	4b5d      	ldr	r3, [pc, #372]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043b6:	4a5e      	ldr	r2, [pc, #376]	@ (8004530 <HAL_SPI_MspInit+0x2d4>)
 80043b8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80043ba:	4b5c      	ldr	r3, [pc, #368]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043bc:	2227      	movs	r2, #39	@ 0x27
 80043be:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043c0:	4b5a      	ldr	r3, [pc, #360]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043c6:	4b59      	ldr	r3, [pc, #356]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043cc:	4b57      	ldr	r3, [pc, #348]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043d2:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043d4:	4b55      	ldr	r3, [pc, #340]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043da:	4b54      	ldr	r3, [pc, #336]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043dc:	2200      	movs	r2, #0
 80043de:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80043e0:	4b52      	ldr	r3, [pc, #328]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80043e6:	4b51      	ldr	r3, [pc, #324]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043e8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80043ec:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043ee:	4b4f      	ldr	r3, [pc, #316]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80043f4:	484d      	ldr	r0, [pc, #308]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 80043f6:	f002 f885 	bl	8006504 <HAL_DMA_Init>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <HAL_SPI_MspInit+0x1a8>
      Error_Handler();
 8004400:	f7ff fe76 	bl	80040f0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a49      	ldr	r2, [pc, #292]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 8004408:	67da      	str	r2, [r3, #124]	@ 0x7c
 800440a:	4a48      	ldr	r2, [pc, #288]	@ (800452c <HAL_SPI_MspInit+0x2d0>)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8004410:	4b48      	ldr	r3, [pc, #288]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004412:	4a49      	ldr	r2, [pc, #292]	@ (8004538 <HAL_SPI_MspInit+0x2dc>)
 8004414:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004416:	4b47      	ldr	r3, [pc, #284]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004418:	2228      	movs	r2, #40	@ 0x28
 800441a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800441c:	4b45      	ldr	r3, [pc, #276]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 800441e:	2240      	movs	r2, #64	@ 0x40
 8004420:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004422:	4b44      	ldr	r3, [pc, #272]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004424:	2200      	movs	r2, #0
 8004426:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004428:	4b42      	ldr	r3, [pc, #264]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 800442a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800442e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004430:	4b40      	ldr	r3, [pc, #256]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004432:	2200      	movs	r2, #0
 8004434:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004436:	4b3f      	ldr	r3, [pc, #252]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004438:	2200      	movs	r2, #0
 800443a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800443c:	4b3d      	ldr	r3, [pc, #244]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 800443e:	2200      	movs	r2, #0
 8004440:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004442:	4b3c      	ldr	r3, [pc, #240]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004444:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004448:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800444a:	4b3a      	ldr	r3, [pc, #232]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 800444c:	2200      	movs	r2, #0
 800444e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004450:	4838      	ldr	r0, [pc, #224]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004452:	f002 f857 	bl	8006504 <HAL_DMA_Init>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <HAL_SPI_MspInit+0x204>
      Error_Handler();
 800445c:	f7ff fe48 	bl	80040f0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a34      	ldr	r2, [pc, #208]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004464:	679a      	str	r2, [r3, #120]	@ 0x78
 8004466:	4a33      	ldr	r2, [pc, #204]	@ (8004534 <HAL_SPI_MspInit+0x2d8>)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800446c:	2200      	movs	r2, #0
 800446e:	2105      	movs	r1, #5
 8004470:	2024      	movs	r0, #36	@ 0x24
 8004472:	f001 ffa7 	bl	80063c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004476:	2024      	movs	r0, #36	@ 0x24
 8004478:	f001 ffbe 	bl	80063f8 <HAL_NVIC_EnableIRQ>
}
 800447c:	e0fb      	b.n	8004676 <HAL_SPI_MspInit+0x41a>
  else if(hspi->Instance==SPI3)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a2e      	ldr	r2, [pc, #184]	@ (800453c <HAL_SPI_MspInit+0x2e0>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d15d      	bne.n	8004544 <HAL_SPI_MspInit+0x2e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8004488:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004494:	2300      	movs	r3, #0
 8004496:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800449a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800449e:	4618      	mov	r0, r3
 80044a0:	f006 f98a 	bl	800a7b8 <HAL_RCCEx_PeriphCLKConfig>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <HAL_SPI_MspInit+0x252>
      Error_Handler();
 80044aa:	f7ff fe21 	bl	80040f0 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80044ae:	4b1b      	ldr	r3, [pc, #108]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80044b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044b4:	4a19      	ldr	r2, [pc, #100]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80044b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80044be:	4b17      	ldr	r3, [pc, #92]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80044c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80044c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044c8:	61fb      	str	r3, [r7, #28]
 80044ca:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044cc:	4b13      	ldr	r3, [pc, #76]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80044ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044d2:	4a12      	ldr	r2, [pc, #72]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80044d4:	f043 0304 	orr.w	r3, r3, #4
 80044d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80044dc:	4b0f      	ldr	r3, [pc, #60]	@ (800451c <HAL_SPI_MspInit+0x2c0>)
 80044de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044e2:	f003 0304 	and.w	r3, r3, #4
 80044e6:	61bb      	str	r3, [r7, #24]
 80044e8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80044ea:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80044ee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f2:	2302      	movs	r3, #2
 80044f4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f8:	2300      	movs	r3, #0
 80044fa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044fe:	2300      	movs	r3, #0
 8004500:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004504:	2306      	movs	r3, #6
 8004506:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800450a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800450e:	4619      	mov	r1, r3
 8004510:	480b      	ldr	r0, [pc, #44]	@ (8004540 <HAL_SPI_MspInit+0x2e4>)
 8004512:	f004 fe3b 	bl	800918c <HAL_GPIO_Init>
}
 8004516:	e0ae      	b.n	8004676 <HAL_SPI_MspInit+0x41a>
 8004518:	40013000 	.word	0x40013000
 800451c:	58024400 	.word	0x58024400
 8004520:	58020000 	.word	0x58020000
 8004524:	40003800 	.word	0x40003800
 8004528:	58020400 	.word	0x58020400
 800452c:	24001560 	.word	0x24001560
 8004530:	40020010 	.word	0x40020010
 8004534:	240015d8 	.word	0x240015d8
 8004538:	40020028 	.word	0x40020028
 800453c:	40003c00 	.word	0x40003c00
 8004540:	58020800 	.word	0x58020800
  else if(hspi->Instance==SPI5)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a4d      	ldr	r2, [pc, #308]	@ (8004680 <HAL_SPI_MspInit+0x424>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d147      	bne.n	80045de <HAL_SPI_MspInit+0x382>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 800454e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800455a:	2300      	movs	r3, #0
 800455c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004560:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004564:	4618      	mov	r0, r3
 8004566:	f006 f927 	bl	800a7b8 <HAL_RCCEx_PeriphCLKConfig>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <HAL_SPI_MspInit+0x318>
      Error_Handler();
 8004570:	f7ff fdbe 	bl	80040f0 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8004574:	4b43      	ldr	r3, [pc, #268]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 8004576:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800457a:	4a42      	ldr	r2, [pc, #264]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 800457c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004580:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004584:	4b3f      	ldr	r3, [pc, #252]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 8004586:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800458a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004592:	4b3c      	ldr	r3, [pc, #240]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 8004594:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004598:	4a3a      	ldr	r2, [pc, #232]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 800459a:	f043 0320 	orr.w	r3, r3, #32
 800459e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80045a2:	4b38      	ldr	r3, [pc, #224]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 80045a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80045a8:	f003 0320 	and.w	r3, r3, #32
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80045b0:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80045b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b8:	2302      	movs	r3, #2
 80045ba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045be:	2300      	movs	r3, #0
 80045c0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045c4:	2300      	movs	r3, #0
 80045c6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80045ca:	2305      	movs	r3, #5
 80045cc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80045d0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80045d4:	4619      	mov	r1, r3
 80045d6:	482c      	ldr	r0, [pc, #176]	@ (8004688 <HAL_SPI_MspInit+0x42c>)
 80045d8:	f004 fdd8 	bl	800918c <HAL_GPIO_Init>
}
 80045dc:	e04b      	b.n	8004676 <HAL_SPI_MspInit+0x41a>
  else if(hspi->Instance==SPI6)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a2a      	ldr	r2, [pc, #168]	@ (800468c <HAL_SPI_MspInit+0x430>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d146      	bne.n	8004676 <HAL_SPI_MspInit+0x41a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 80045e8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80045ec:	f04f 0300 	mov.w	r3, #0
 80045f0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 80045f4:	2300      	movs	r3, #0
 80045f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80045fe:	4618      	mov	r0, r3
 8004600:	f006 f8da 	bl	800a7b8 <HAL_RCCEx_PeriphCLKConfig>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_SPI_MspInit+0x3b2>
      Error_Handler();
 800460a:	f7ff fd71 	bl	80040f0 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 800460e:	4b1d      	ldr	r3, [pc, #116]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 8004610:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004614:	4a1b      	ldr	r2, [pc, #108]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 8004616:	f043 0320 	orr.w	r3, r3, #32
 800461a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800461e:	4b19      	ldr	r3, [pc, #100]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 8004620:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004624:	f003 0320 	and.w	r3, r3, #32
 8004628:	60fb      	str	r3, [r7, #12]
 800462a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800462c:	4b15      	ldr	r3, [pc, #84]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 800462e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004632:	4a14      	ldr	r2, [pc, #80]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 8004634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004638:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800463c:	4b11      	ldr	r3, [pc, #68]	@ (8004684 <HAL_SPI_MspInit+0x428>)
 800463e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004646:	60bb      	str	r3, [r7, #8]
 8004648:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800464a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800464e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004652:	2302      	movs	r3, #2
 8004654:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004658:	2300      	movs	r3, #0
 800465a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800465e:	2300      	movs	r3, #0
 8004660:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8004664:	2305      	movs	r3, #5
 8004666:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800466a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800466e:	4619      	mov	r1, r3
 8004670:	4807      	ldr	r0, [pc, #28]	@ (8004690 <HAL_SPI_MspInit+0x434>)
 8004672:	f004 fd8b 	bl	800918c <HAL_GPIO_Init>
}
 8004676:	bf00      	nop
 8004678:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40015000 	.word	0x40015000
 8004684:	58024400 	.word	0x58024400
 8004688:	58021400 	.word	0x58021400
 800468c:	58001400 	.word	0x58001400
 8004690:	58021800 	.word	0x58021800

08004694 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046a4:	d10f      	bne.n	80046c6 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80046a6:	4b31      	ldr	r3, [pc, #196]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 80046a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046ac:	4a2f      	ldr	r2, [pc, #188]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 80046ae:	f043 0301 	orr.w	r3, r3, #1
 80046b2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046b6:	4b2d      	ldr	r3, [pc, #180]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 80046b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046bc:	f003 0301 	and.w	r3, r3, #1
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 80046c4:	e04d      	b.n	8004762 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM3)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a29      	ldr	r2, [pc, #164]	@ (8004770 <HAL_TIM_Base_MspInit+0xdc>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d117      	bne.n	8004700 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80046d0:	4b26      	ldr	r3, [pc, #152]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 80046d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046d6:	4a25      	ldr	r2, [pc, #148]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 80046d8:	f043 0302 	orr.w	r3, r3, #2
 80046dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046e0:	4b22      	ldr	r3, [pc, #136]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 80046e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	613b      	str	r3, [r7, #16]
 80046ec:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80046ee:	2200      	movs	r2, #0
 80046f0:	2105      	movs	r1, #5
 80046f2:	201d      	movs	r0, #29
 80046f4:	f001 fe66 	bl	80063c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80046f8:	201d      	movs	r0, #29
 80046fa:	f001 fe7d 	bl	80063f8 <HAL_NVIC_EnableIRQ>
}
 80046fe:	e030      	b.n	8004762 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM5)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a1b      	ldr	r2, [pc, #108]	@ (8004774 <HAL_TIM_Base_MspInit+0xe0>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d10f      	bne.n	800472a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800470a:	4b18      	ldr	r3, [pc, #96]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 800470c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004710:	4a16      	ldr	r2, [pc, #88]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 8004712:	f043 0308 	orr.w	r3, r3, #8
 8004716:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800471a:	4b14      	ldr	r3, [pc, #80]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 800471c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004720:	f003 0308 	and.w	r3, r3, #8
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	68fb      	ldr	r3, [r7, #12]
}
 8004728:	e01b      	b.n	8004762 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM15)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a12      	ldr	r2, [pc, #72]	@ (8004778 <HAL_TIM_Base_MspInit+0xe4>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d116      	bne.n	8004762 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004734:	4b0d      	ldr	r3, [pc, #52]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 8004736:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800473a:	4a0c      	ldr	r2, [pc, #48]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 800473c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004740:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004744:	4b09      	ldr	r3, [pc, #36]	@ (800476c <HAL_TIM_Base_MspInit+0xd8>)
 8004746:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800474a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800474e:	60bb      	str	r3, [r7, #8]
 8004750:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 5, 0);
 8004752:	2200      	movs	r2, #0
 8004754:	2105      	movs	r1, #5
 8004756:	2074      	movs	r0, #116	@ 0x74
 8004758:	f001 fe34 	bl	80063c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 800475c:	2074      	movs	r0, #116	@ 0x74
 800475e:	f001 fe4b 	bl	80063f8 <HAL_NVIC_EnableIRQ>
}
 8004762:	bf00      	nop
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	58024400 	.word	0x58024400
 8004770:	40000400 	.word	0x40000400
 8004774:	40000c00 	.word	0x40000c00
 8004778:	40014000 	.word	0x40014000

0800477c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b0b2      	sub	sp, #200	@ 0xc8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004784:	f107 0310 	add.w	r3, r7, #16
 8004788:	22b8      	movs	r2, #184	@ 0xb8
 800478a:	2100      	movs	r1, #0
 800478c:	4618      	mov	r0, r3
 800478e:	f011 f907 	bl	80159a0 <memset>
  if(hpcd->Instance==USB_OTG_HS)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a16      	ldr	r2, [pc, #88]	@ (80047f0 <HAL_PCD_MspInit+0x74>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d124      	bne.n	80047e6 <HAL_PCD_MspInit+0x6a>

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800479c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80047a0:	f04f 0300 	mov.w	r3, #0
 80047a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80047a8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80047ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047b0:	f107 0310 	add.w	r3, r7, #16
 80047b4:	4618      	mov	r0, r3
 80047b6:	f005 ffff 	bl	800a7b8 <HAL_RCCEx_PeriphCLKConfig>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 80047c0:	f7ff fc96 	bl	80040f0 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80047c4:	f005 f840 	bl	8009848 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80047c8:	4b0a      	ldr	r3, [pc, #40]	@ (80047f4 <HAL_PCD_MspInit+0x78>)
 80047ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047ce:	4a09      	ldr	r2, [pc, #36]	@ (80047f4 <HAL_PCD_MspInit+0x78>)
 80047d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80047d4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80047d8:	4b06      	ldr	r3, [pc, #24]	@ (80047f4 <HAL_PCD_MspInit+0x78>)
 80047da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 80047e6:	bf00      	nop
 80047e8:	37c8      	adds	r7, #200	@ 0xc8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	40040000 	.word	0x40040000
 80047f4:	58024400 	.word	0x58024400

080047f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b08e      	sub	sp, #56	@ 0x38
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b0f      	cmp	r3, #15
 8004804:	d844      	bhi.n	8004890 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8004806:	2200      	movs	r2, #0
 8004808:	6879      	ldr	r1, [r7, #4]
 800480a:	2019      	movs	r0, #25
 800480c:	f001 fdda 	bl	80063c4 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004810:	2019      	movs	r0, #25
 8004812:	f001 fdf1 	bl	80063f8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8004816:	4a24      	ldr	r2, [pc, #144]	@ (80048a8 <HAL_InitTick+0xb0>)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800481c:	4b23      	ldr	r3, [pc, #140]	@ (80048ac <HAL_InitTick+0xb4>)
 800481e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004822:	4a22      	ldr	r2, [pc, #136]	@ (80048ac <HAL_InitTick+0xb4>)
 8004824:	f043 0301 	orr.w	r3, r3, #1
 8004828:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800482c:	4b1f      	ldr	r3, [pc, #124]	@ (80048ac <HAL_InitTick+0xb4>)
 800482e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	60bb      	str	r3, [r7, #8]
 8004838:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800483a:	f107 020c 	add.w	r2, r7, #12
 800483e:	f107 0310 	add.w	r3, r7, #16
 8004842:	4611      	mov	r1, r2
 8004844:	4618      	mov	r0, r3
 8004846:	f005 ff75 	bl	800a734 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800484a:	f005 ff5d 	bl	800a708 <HAL_RCC_GetPCLK2Freq>
 800484e:	4603      	mov	r3, r0
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004856:	4a16      	ldr	r2, [pc, #88]	@ (80048b0 <HAL_InitTick+0xb8>)
 8004858:	fba2 2303 	umull	r2, r3, r2, r3
 800485c:	0c9b      	lsrs	r3, r3, #18
 800485e:	3b01      	subs	r3, #1
 8004860:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004862:	4b14      	ldr	r3, [pc, #80]	@ (80048b4 <HAL_InitTick+0xbc>)
 8004864:	4a14      	ldr	r2, [pc, #80]	@ (80048b8 <HAL_InitTick+0xc0>)
 8004866:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004868:	4b12      	ldr	r3, [pc, #72]	@ (80048b4 <HAL_InitTick+0xbc>)
 800486a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800486e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004870:	4a10      	ldr	r2, [pc, #64]	@ (80048b4 <HAL_InitTick+0xbc>)
 8004872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004874:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004876:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <HAL_InitTick+0xbc>)
 8004878:	2200      	movs	r2, #0
 800487a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800487c:	4b0d      	ldr	r3, [pc, #52]	@ (80048b4 <HAL_InitTick+0xbc>)
 800487e:	2200      	movs	r2, #0
 8004880:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004882:	480c      	ldr	r0, [pc, #48]	@ (80048b4 <HAL_InitTick+0xbc>)
 8004884:	f009 fceb 	bl	800e25e <HAL_TIM_Base_Init>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d107      	bne.n	800489e <HAL_InitTick+0xa6>
 800488e:	e001      	b.n	8004894 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e005      	b.n	80048a0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004894:	4807      	ldr	r0, [pc, #28]	@ (80048b4 <HAL_InitTick+0xbc>)
 8004896:	f009 fdb7 	bl	800e408 <HAL_TIM_Base_Start_IT>
 800489a:	4603      	mov	r3, r0
 800489c:	e000      	b.n	80048a0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3738      	adds	r7, #56	@ 0x38
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	24000008 	.word	0x24000008
 80048ac:	58024400 	.word	0x58024400
 80048b0:	431bde83 	.word	0x431bde83
 80048b4:	24001d2c 	.word	0x24001d2c
 80048b8:	40010000 	.word	0x40010000

080048bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048bc:	b480      	push	{r7}
 80048be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80048c0:	bf00      	nop
 80048c2:	e7fd      	b.n	80048c0 <NMI_Handler+0x4>

080048c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048c8:	bf00      	nop
 80048ca:	e7fd      	b.n	80048c8 <HardFault_Handler+0x4>

080048cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048d0:	bf00      	nop
 80048d2:	e7fd      	b.n	80048d0 <MemManage_Handler+0x4>

080048d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048d8:	bf00      	nop
 80048da:	e7fd      	b.n	80048d8 <BusFault_Handler+0x4>

080048dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <UsageFault_Handler+0x4>

080048e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80048e8:	bf00      	nop
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
	...

080048f4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80048f8:	4802      	ldr	r0, [pc, #8]	@ (8004904 <DMA1_Stream0_IRQHandler+0x10>)
 80048fa:	f003 f929 	bl	8007b50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80048fe:	bf00      	nop
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	24001560 	.word	0x24001560

08004908 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800490c:	4802      	ldr	r0, [pc, #8]	@ (8004918 <DMA1_Stream1_IRQHandler+0x10>)
 800490e:	f003 f91f 	bl	8007b50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004912:	bf00      	nop
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	240015d8 	.word	0x240015d8

0800491c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERCONN_REQ_Pin);
 8004920:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004924:	f004 fe0b 	bl	800953e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004928:	bf00      	nop
 800492a:	bd80      	pop	{r7, pc}

0800492c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004930:	4802      	ldr	r0, [pc, #8]	@ (800493c <TIM1_UP_IRQHandler+0x10>)
 8004932:	f009 fdef 	bl	800e514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004936:	bf00      	nop
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	24001d2c 	.word	0x24001d2c

08004940 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004944:	4802      	ldr	r0, [pc, #8]	@ (8004950 <TIM3_IRQHandler+0x10>)
 8004946:	f009 fde5 	bl	800e514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800494a:	bf00      	nop
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	2400169c 	.word	0x2400169c

08004954 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004958:	4802      	ldr	r0, [pc, #8]	@ (8004964 <SPI2_IRQHandler+0x10>)
 800495a:	f009 f929 	bl	800dbb0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800495e:	bf00      	nop
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	24001340 	.word	0x24001340

08004968 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERCONN_RESET_Pin);
 800496c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004970:	f004 fde5 	bl	800953e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004974:	bf00      	nop
 8004976:	bd80      	pop	{r7, pc}

08004978 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800497c:	4802      	ldr	r0, [pc, #8]	@ (8004988 <TIM15_IRQHandler+0x10>)
 800497e:	f009 fdc9 	bl	800e514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8004982:	bf00      	nop
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	24001734 	.word	0x24001734

0800498c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  return 1;
 8004990:	2301      	movs	r3, #1
}
 8004992:	4618      	mov	r0, r3
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <_kill>:

int _kill(int pid, int sig)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80049a6:	f011 f857 	bl	8015a58 <__errno>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2216      	movs	r2, #22
 80049ae:	601a      	str	r2, [r3, #0]
  return -1;
 80049b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3708      	adds	r7, #8
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <_exit>:

void _exit (int status)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80049c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f7ff ffe7 	bl	800499c <_kill>
  while (1) {}    /* Make sure we hang here */
 80049ce:	bf00      	nop
 80049d0:	e7fd      	b.n	80049ce <_exit+0x12>

080049d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049d2:	b580      	push	{r7, lr}
 80049d4:	b086      	sub	sp, #24
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	60f8      	str	r0, [r7, #12]
 80049da:	60b9      	str	r1, [r7, #8]
 80049dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049de:	2300      	movs	r3, #0
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	e00a      	b.n	80049fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80049e4:	f3af 8000 	nop.w
 80049e8:	4601      	mov	r1, r0
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	60ba      	str	r2, [r7, #8]
 80049f0:	b2ca      	uxtb	r2, r1
 80049f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	3301      	adds	r3, #1
 80049f8:	617b      	str	r3, [r7, #20]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	dbf0      	blt.n	80049e4 <_read+0x12>
  }

  return len;
 8004a02:	687b      	ldr	r3, [r7, #4]
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3718      	adds	r7, #24
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a18:	2300      	movs	r3, #0
 8004a1a:	617b      	str	r3, [r7, #20]
 8004a1c:	e009      	b.n	8004a32 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	60ba      	str	r2, [r7, #8]
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	617b      	str	r3, [r7, #20]
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	dbf1      	blt.n	8004a1e <_write+0x12>
  }
  return len;
 8004a3a:	687b      	ldr	r3, [r7, #4]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3718      	adds	r7, #24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <_close>:

int _close(int file)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004a4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004a6c:	605a      	str	r2, [r3, #4]
  return 0;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <_isatty>:

int _isatty(int file)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004a84:	2301      	movs	r3, #1
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a92:	b480      	push	{r7}
 8004a94:	b085      	sub	sp, #20
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3714      	adds	r7, #20
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ab4:	4a14      	ldr	r2, [pc, #80]	@ (8004b08 <_sbrk+0x5c>)
 8004ab6:	4b15      	ldr	r3, [pc, #84]	@ (8004b0c <_sbrk+0x60>)
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ac0:	4b13      	ldr	r3, [pc, #76]	@ (8004b10 <_sbrk+0x64>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d102      	bne.n	8004ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ac8:	4b11      	ldr	r3, [pc, #68]	@ (8004b10 <_sbrk+0x64>)
 8004aca:	4a12      	ldr	r2, [pc, #72]	@ (8004b14 <_sbrk+0x68>)
 8004acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ace:	4b10      	ldr	r3, [pc, #64]	@ (8004b10 <_sbrk+0x64>)
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4413      	add	r3, r2
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d207      	bcs.n	8004aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004adc:	f010 ffbc 	bl	8015a58 <__errno>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	220c      	movs	r2, #12
 8004ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ae6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004aea:	e009      	b.n	8004b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004aec:	4b08      	ldr	r3, [pc, #32]	@ (8004b10 <_sbrk+0x64>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004af2:	4b07      	ldr	r3, [pc, #28]	@ (8004b10 <_sbrk+0x64>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4413      	add	r3, r2
 8004afa:	4a05      	ldr	r2, [pc, #20]	@ (8004b10 <_sbrk+0x64>)
 8004afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004afe:	68fb      	ldr	r3, [r7, #12]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3718      	adds	r7, #24
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	24050000 	.word	0x24050000
 8004b0c:	00000400 	.word	0x00000400
 8004b10:	24001d78 	.word	0x24001d78
 8004b14:	2400ad78 	.word	0x2400ad78

08004b18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004b1c:	4b3e      	ldr	r3, [pc, #248]	@ (8004c18 <SystemInit+0x100>)
 8004b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b22:	4a3d      	ldr	r2, [pc, #244]	@ (8004c18 <SystemInit+0x100>)
 8004b24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004b28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8004c1c <SystemInit+0x104>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 030f 	and.w	r3, r3, #15
 8004b34:	2b06      	cmp	r3, #6
 8004b36:	d807      	bhi.n	8004b48 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004b38:	4b38      	ldr	r3, [pc, #224]	@ (8004c1c <SystemInit+0x104>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f023 030f 	bic.w	r3, r3, #15
 8004b40:	4a36      	ldr	r2, [pc, #216]	@ (8004c1c <SystemInit+0x104>)
 8004b42:	f043 0307 	orr.w	r3, r3, #7
 8004b46:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004b48:	4b35      	ldr	r3, [pc, #212]	@ (8004c20 <SystemInit+0x108>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a34      	ldr	r2, [pc, #208]	@ (8004c20 <SystemInit+0x108>)
 8004b4e:	f043 0301 	orr.w	r3, r3, #1
 8004b52:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004b54:	4b32      	ldr	r3, [pc, #200]	@ (8004c20 <SystemInit+0x108>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004b5a:	4b31      	ldr	r3, [pc, #196]	@ (8004c20 <SystemInit+0x108>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	4930      	ldr	r1, [pc, #192]	@ (8004c20 <SystemInit+0x108>)
 8004b60:	4b30      	ldr	r3, [pc, #192]	@ (8004c24 <SystemInit+0x10c>)
 8004b62:	4013      	ands	r3, r2
 8004b64:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004b66:	4b2d      	ldr	r3, [pc, #180]	@ (8004c1c <SystemInit+0x104>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d007      	beq.n	8004b82 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004b72:	4b2a      	ldr	r3, [pc, #168]	@ (8004c1c <SystemInit+0x104>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 030f 	bic.w	r3, r3, #15
 8004b7a:	4a28      	ldr	r2, [pc, #160]	@ (8004c1c <SystemInit+0x104>)
 8004b7c:	f043 0307 	orr.w	r3, r3, #7
 8004b80:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004b82:	4b27      	ldr	r3, [pc, #156]	@ (8004c20 <SystemInit+0x108>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004b88:	4b25      	ldr	r3, [pc, #148]	@ (8004c20 <SystemInit+0x108>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004b8e:	4b24      	ldr	r3, [pc, #144]	@ (8004c20 <SystemInit+0x108>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004b94:	4b22      	ldr	r3, [pc, #136]	@ (8004c20 <SystemInit+0x108>)
 8004b96:	4a24      	ldr	r2, [pc, #144]	@ (8004c28 <SystemInit+0x110>)
 8004b98:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004b9a:	4b21      	ldr	r3, [pc, #132]	@ (8004c20 <SystemInit+0x108>)
 8004b9c:	4a23      	ldr	r2, [pc, #140]	@ (8004c2c <SystemInit+0x114>)
 8004b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004ba0:	4b1f      	ldr	r3, [pc, #124]	@ (8004c20 <SystemInit+0x108>)
 8004ba2:	4a23      	ldr	r2, [pc, #140]	@ (8004c30 <SystemInit+0x118>)
 8004ba4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c20 <SystemInit+0x108>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004bac:	4b1c      	ldr	r3, [pc, #112]	@ (8004c20 <SystemInit+0x108>)
 8004bae:	4a20      	ldr	r2, [pc, #128]	@ (8004c30 <SystemInit+0x118>)
 8004bb0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8004c20 <SystemInit+0x108>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004bb8:	4b19      	ldr	r3, [pc, #100]	@ (8004c20 <SystemInit+0x108>)
 8004bba:	4a1d      	ldr	r2, [pc, #116]	@ (8004c30 <SystemInit+0x118>)
 8004bbc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004bbe:	4b18      	ldr	r3, [pc, #96]	@ (8004c20 <SystemInit+0x108>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004bc4:	4b16      	ldr	r3, [pc, #88]	@ (8004c20 <SystemInit+0x108>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a15      	ldr	r2, [pc, #84]	@ (8004c20 <SystemInit+0x108>)
 8004bca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004bd0:	4b13      	ldr	r3, [pc, #76]	@ (8004c20 <SystemInit+0x108>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004bd6:	4b12      	ldr	r3, [pc, #72]	@ (8004c20 <SystemInit+0x108>)
 8004bd8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004bdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d113      	bne.n	8004c0c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004be4:	4b0e      	ldr	r3, [pc, #56]	@ (8004c20 <SystemInit+0x108>)
 8004be6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004bea:	4a0d      	ldr	r2, [pc, #52]	@ (8004c20 <SystemInit+0x108>)
 8004bec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004bf0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8004c34 <SystemInit+0x11c>)
 8004bf6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004bfa:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004bfc:	4b08      	ldr	r3, [pc, #32]	@ (8004c20 <SystemInit+0x108>)
 8004bfe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004c02:	4a07      	ldr	r2, [pc, #28]	@ (8004c20 <SystemInit+0x108>)
 8004c04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c08:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004c0c:	bf00      	nop
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	e000ed00 	.word	0xe000ed00
 8004c1c:	52002000 	.word	0x52002000
 8004c20:	58024400 	.word	0x58024400
 8004c24:	eaf6ed7f 	.word	0xeaf6ed7f
 8004c28:	02020200 	.word	0x02020200
 8004c2c:	01ff0000 	.word	0x01ff0000
 8004c30:	01010280 	.word	0x01010280
 8004c34:	52004000 	.word	0x52004000

08004c38 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004c3c:	4b09      	ldr	r3, [pc, #36]	@ (8004c64 <ExitRun0Mode+0x2c>)
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	4a08      	ldr	r2, [pc, #32]	@ (8004c64 <ExitRun0Mode+0x2c>)
 8004c42:	f043 0302 	orr.w	r3, r3, #2
 8004c46:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004c48:	bf00      	nop
 8004c4a:	4b06      	ldr	r3, [pc, #24]	@ (8004c64 <ExitRun0Mode+0x2c>)
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d0f9      	beq.n	8004c4a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004c56:	bf00      	nop
 8004c58:	bf00      	nop
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	58024800 	.word	0x58024800

08004c68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004c68:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004ca4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004c6c:	f7ff ffe4 	bl	8004c38 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004c70:	f7ff ff52 	bl	8004b18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004c74:	480c      	ldr	r0, [pc, #48]	@ (8004ca8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004c76:	490d      	ldr	r1, [pc, #52]	@ (8004cac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004c78:	4a0d      	ldr	r2, [pc, #52]	@ (8004cb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004c7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004c7c:	e002      	b.n	8004c84 <LoopCopyDataInit>

08004c7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004c7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004c80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004c82:	3304      	adds	r3, #4

08004c84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004c84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004c86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004c88:	d3f9      	bcc.n	8004c7e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004cb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004c8c:	4c0a      	ldr	r4, [pc, #40]	@ (8004cb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004c8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004c90:	e001      	b.n	8004c96 <LoopFillZerobss>

08004c92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004c92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004c94:	3204      	adds	r2, #4

08004c96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004c96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004c98:	d3fb      	bcc.n	8004c92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004c9a:	f010 fee3 	bl	8015a64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c9e:	f7fe f99f 	bl	8002fe0 <main>
  bx  lr
 8004ca2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ca4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8004ca8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004cac:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 8004cb0:	08019d74 	.word	0x08019d74
  ldr r2, =_sbss
 8004cb4:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 8004cb8:	2400ad78 	.word	0x2400ad78

08004cbc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cbc:	e7fe      	b.n	8004cbc <ADC3_IRQHandler>
	...

08004cc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004cc6:	2003      	movs	r0, #3
 8004cc8:	f001 fb71 	bl	80063ae <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004ccc:	f005 fb5c 	bl	800a388 <HAL_RCC_GetSysClockFreq>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	4b15      	ldr	r3, [pc, #84]	@ (8004d28 <HAL_Init+0x68>)
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	0a1b      	lsrs	r3, r3, #8
 8004cd8:	f003 030f 	and.w	r3, r3, #15
 8004cdc:	4913      	ldr	r1, [pc, #76]	@ (8004d2c <HAL_Init+0x6c>)
 8004cde:	5ccb      	ldrb	r3, [r1, r3]
 8004ce0:	f003 031f 	and.w	r3, r3, #31
 8004ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cea:	4b0f      	ldr	r3, [pc, #60]	@ (8004d28 <HAL_Init+0x68>)
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	f003 030f 	and.w	r3, r3, #15
 8004cf2:	4a0e      	ldr	r2, [pc, #56]	@ (8004d2c <HAL_Init+0x6c>)
 8004cf4:	5cd3      	ldrb	r3, [r2, r3]
 8004cf6:	f003 031f 	and.w	r3, r3, #31
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8004d00:	4a0b      	ldr	r2, [pc, #44]	@ (8004d30 <HAL_Init+0x70>)
 8004d02:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d04:	4a0b      	ldr	r2, [pc, #44]	@ (8004d34 <HAL_Init+0x74>)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d0a:	200f      	movs	r0, #15
 8004d0c:	f7ff fd74 	bl	80047f8 <HAL_InitTick>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e002      	b.n	8004d20 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004d1a:	f7ff f9ef 	bl	80040fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3708      	adds	r7, #8
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	58024400 	.word	0x58024400
 8004d2c:	08017f48 	.word	0x08017f48
 8004d30:	24000004 	.word	0x24000004
 8004d34:	24000000 	.word	0x24000000

08004d38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004d3c:	4b06      	ldr	r3, [pc, #24]	@ (8004d58 <HAL_IncTick+0x20>)
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	461a      	mov	r2, r3
 8004d42:	4b06      	ldr	r3, [pc, #24]	@ (8004d5c <HAL_IncTick+0x24>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4413      	add	r3, r2
 8004d48:	4a04      	ldr	r2, [pc, #16]	@ (8004d5c <HAL_IncTick+0x24>)
 8004d4a:	6013      	str	r3, [r2, #0]
}
 8004d4c:	bf00      	nop
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	2400000c 	.word	0x2400000c
 8004d5c:	24001d7c 	.word	0x24001d7c

08004d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004d60:	b480      	push	{r7}
 8004d62:	af00      	add	r7, sp, #0
  return uwTick;
 8004d64:	4b03      	ldr	r3, [pc, #12]	@ (8004d74 <HAL_GetTick+0x14>)
 8004d66:	681b      	ldr	r3, [r3, #0]
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	24001d7c 	.word	0x24001d7c

08004d78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d80:	f7ff ffee 	bl	8004d60 <HAL_GetTick>
 8004d84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d90:	d005      	beq.n	8004d9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d92:	4b0a      	ldr	r3, [pc, #40]	@ (8004dbc <HAL_Delay+0x44>)
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	461a      	mov	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004d9e:	bf00      	nop
 8004da0:	f7ff ffde 	bl	8004d60 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d8f7      	bhi.n	8004da0 <HAL_Delay+0x28>
  {
  }
}
 8004db0:	bf00      	nop
 8004db2:	bf00      	nop
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	2400000c 	.word	0x2400000c

08004dc0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	609a      	str	r2, [r3, #8]
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
 8004dee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	609a      	str	r2, [r3, #8]
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a18      	ldr	r2, [pc, #96]	@ (8004e98 <LL_ADC_SetChannelPreselection+0x70>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d027      	beq.n	8004e8a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d107      	bne.n	8004e54 <LL_ADC_SetChannelPreselection+0x2c>
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	0e9b      	lsrs	r3, r3, #26
 8004e48:	f003 031f 	and.w	r3, r3, #31
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	e015      	b.n	8004e80 <LL_ADC_SetChannelPreselection+0x58>
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	fa93 f3a3 	rbit	r3, r3
 8004e5e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8004e6a:	2320      	movs	r3, #32
 8004e6c:	e003      	b.n	8004e76 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	fab3 f383 	clz	r3, r3
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	f003 031f 	and.w	r3, r3, #31
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	69d2      	ldr	r2, [r2, #28]
 8004e84:	431a      	orrs	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8004e8a:	bf00      	nop
 8004e8c:	371c      	adds	r7, #28
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	58026000 	.word	0x58026000

08004e9c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
 8004ea8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	3360      	adds	r3, #96	@ 0x60
 8004eae:	461a      	mov	r2, r3
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4413      	add	r3, r2
 8004eb6:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4a10      	ldr	r2, [pc, #64]	@ (8004efc <LL_ADC_SetOffset+0x60>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d10b      	bne.n	8004ed8 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004ed6:	e00b      	b.n	8004ef0 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	430b      	orrs	r3, r1
 8004eea:	431a      	orrs	r2, r3
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	601a      	str	r2, [r3, #0]
}
 8004ef0:	bf00      	nop
 8004ef2:	371c      	adds	r7, #28
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	58026000 	.word	0x58026000

08004f00 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	3360      	adds	r3, #96	@ 0x60
 8004f0e:	461a      	mov	r2, r3
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	4413      	add	r3, r2
 8004f16:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	f003 031f 	and.w	r3, r3, #31
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	fa01 f303 	lsl.w	r3, r1, r3
 8004f4c:	431a      	orrs	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	611a      	str	r2, [r3, #16]
}
 8004f52:	bf00      	nop
 8004f54:	3714      	adds	r7, #20
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
	...

08004f60 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b087      	sub	sp, #28
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8004fa0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d00e      	beq.n	8004f92 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	3360      	adds	r3, #96	@ 0x60
 8004f78:	461a      	mov	r2, r3
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4413      	add	r3, r2
 8004f80:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	601a      	str	r2, [r3, #0]
  }
}
 8004f92:	bf00      	nop
 8004f94:	371c      	adds	r7, #28
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	58026000 	.word	0x58026000

08004fa4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b087      	sub	sp, #28
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8004fe4 <LL_ADC_SetOffsetSaturation+0x40>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d10e      	bne.n	8004fd6 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3360      	adds	r3, #96	@ 0x60
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4413      	add	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8004fd6:	bf00      	nop
 8004fd8:	371c      	adds	r7, #28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr
 8004fe2:	bf00      	nop
 8004fe4:	58026000 	.word	0x58026000

08004fe8 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b087      	sub	sp, #28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4a0c      	ldr	r2, [pc, #48]	@ (8005028 <LL_ADC_SetOffsetSign+0x40>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d10e      	bne.n	800501a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	3360      	adds	r3, #96	@ 0x60
 8005000:	461a      	mov	r2, r3
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	4413      	add	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	431a      	orrs	r2, r3
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800501a:	bf00      	nop
 800501c:	371c      	adds	r7, #28
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	58026000 	.word	0x58026000

0800502c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	3360      	adds	r3, #96	@ 0x60
 800503c:	461a      	mov	r2, r3
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	4a0c      	ldr	r2, [pc, #48]	@ (800507c <LL_ADC_SetOffsetState+0x50>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d108      	bne.n	8005060 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	431a      	orrs	r2, r3
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800505e:	e007      	b.n	8005070 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	431a      	orrs	r2, r3
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	601a      	str	r2, [r3, #0]
}
 8005070:	bf00      	nop
 8005072:	371c      	adds	r7, #28
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	58026000 	.word	0x58026000

08005080 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005080:	b480      	push	{r7}
 8005082:	b087      	sub	sp, #28
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	3330      	adds	r3, #48	@ 0x30
 8005090:	461a      	mov	r2, r3
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	0a1b      	lsrs	r3, r3, #8
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	f003 030c 	and.w	r3, r3, #12
 800509c:	4413      	add	r3, r2
 800509e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f003 031f 	and.w	r3, r3, #31
 80050aa:	211f      	movs	r1, #31
 80050ac:	fa01 f303 	lsl.w	r3, r1, r3
 80050b0:	43db      	mvns	r3, r3
 80050b2:	401a      	ands	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	0e9b      	lsrs	r3, r3, #26
 80050b8:	f003 011f 	and.w	r1, r3, #31
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 031f 	and.w	r3, r3, #31
 80050c2:	fa01 f303 	lsl.w	r3, r1, r3
 80050c6:	431a      	orrs	r2, r3
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80050cc:	bf00      	nop
 80050ce:	371c      	adds	r7, #28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	3314      	adds	r3, #20
 80050e8:	461a      	mov	r2, r3
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	0e5b      	lsrs	r3, r3, #25
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	4413      	add	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	0d1b      	lsrs	r3, r3, #20
 8005100:	f003 031f 	and.w	r3, r3, #31
 8005104:	2107      	movs	r1, #7
 8005106:	fa01 f303 	lsl.w	r3, r1, r3
 800510a:	43db      	mvns	r3, r3
 800510c:	401a      	ands	r2, r3
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	0d1b      	lsrs	r3, r3, #20
 8005112:	f003 031f 	and.w	r3, r3, #31
 8005116:	6879      	ldr	r1, [r7, #4]
 8005118:	fa01 f303 	lsl.w	r3, r1, r3
 800511c:	431a      	orrs	r2, r3
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005122:	bf00      	nop
 8005124:	371c      	adds	r7, #28
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
	...

08005130 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	4a1a      	ldr	r2, [pc, #104]	@ (80051a8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d115      	bne.n	8005170 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005150:	43db      	mvns	r3, r3
 8005152:	401a      	ands	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f003 0318 	and.w	r3, r3, #24
 800515a:	4914      	ldr	r1, [pc, #80]	@ (80051ac <LL_ADC_SetChannelSingleDiff+0x7c>)
 800515c:	40d9      	lsrs	r1, r3
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	400b      	ands	r3, r1
 8005162:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005166:	431a      	orrs	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800516e:	e014      	b.n	800519a <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800517c:	43db      	mvns	r3, r3
 800517e:	401a      	ands	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f003 0318 	and.w	r3, r3, #24
 8005186:	4909      	ldr	r1, [pc, #36]	@ (80051ac <LL_ADC_SetChannelSingleDiff+0x7c>)
 8005188:	40d9      	lsrs	r1, r3
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	400b      	ands	r3, r1
 800518e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005192:	431a      	orrs	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800519a:	bf00      	nop
 800519c:	3714      	adds	r7, #20
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	58026000 	.word	0x58026000
 80051ac:	000fffff 	.word	0x000fffff

080051b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689a      	ldr	r2, [r3, #8]
 80051bc:	4b04      	ldr	r3, [pc, #16]	@ (80051d0 <LL_ADC_DisableDeepPowerDown+0x20>)
 80051be:	4013      	ands	r3, r2
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	6093      	str	r3, [r2, #8]
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr
 80051d0:	5fffffc0 	.word	0x5fffffc0

080051d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051e8:	d101      	bne.n	80051ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80051ea:	2301      	movs	r3, #1
 80051ec:	e000      	b.n	80051f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689a      	ldr	r2, [r3, #8]
 8005208:	4b05      	ldr	r3, [pc, #20]	@ (8005220 <LL_ADC_EnableInternalRegulator+0x24>)
 800520a:	4013      	ands	r3, r2
 800520c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	6fffffc0 	.word	0x6fffffc0

08005224 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005234:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005238:	d101      	bne.n	800523e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800523a:	2301      	movs	r3, #1
 800523c:	e000      	b.n	8005240 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f003 0301 	and.w	r3, r3, #1
 800525c:	2b01      	cmp	r3, #1
 800525e:	d101      	bne.n	8005264 <LL_ADC_IsEnabled+0x18>
 8005260:	2301      	movs	r3, #1
 8005262:	e000      	b.n	8005266 <LL_ADC_IsEnabled+0x1a>
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f003 0304 	and.w	r3, r3, #4
 8005282:	2b04      	cmp	r3, #4
 8005284:	d101      	bne.n	800528a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005286:	2301      	movs	r3, #1
 8005288:	e000      	b.n	800528c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800528a:	2300      	movs	r3, #0
}
 800528c:	4618      	mov	r0, r3
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f003 0308 	and.w	r3, r3, #8
 80052a8:	2b08      	cmp	r3, #8
 80052aa:	d101      	bne.n	80052b0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80052ac:	2301      	movs	r3, #1
 80052ae:	e000      	b.n	80052b2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
	...

080052c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80052c0:	b590      	push	{r4, r7, lr}
 80052c2:	b089      	sub	sp, #36	@ 0x24
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052c8:	2300      	movs	r3, #0
 80052ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e1ee      	b.n	80056b8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d109      	bne.n	80052fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7fe ff25 	bl	8004138 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4618      	mov	r0, r3
 8005302:	f7ff ff67 	bl	80051d4 <LL_ADC_IsDeepPowerDownEnabled>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d004      	beq.n	8005316 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f7ff ff4d 	bl	80051b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff ff82 	bl	8005224 <LL_ADC_IsInternalRegulatorEnabled>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d114      	bne.n	8005350 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff ff66 	bl	80051fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005330:	4b8e      	ldr	r3, [pc, #568]	@ (800556c <HAL_ADC_Init+0x2ac>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	099b      	lsrs	r3, r3, #6
 8005336:	4a8e      	ldr	r2, [pc, #568]	@ (8005570 <HAL_ADC_Init+0x2b0>)
 8005338:	fba2 2303 	umull	r2, r3, r2, r3
 800533c:	099b      	lsrs	r3, r3, #6
 800533e:	3301      	adds	r3, #1
 8005340:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005342:	e002      	b.n	800534a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	3b01      	subs	r3, #1
 8005348:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1f9      	bne.n	8005344 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4618      	mov	r0, r3
 8005356:	f7ff ff65 	bl	8005224 <LL_ADC_IsInternalRegulatorEnabled>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10d      	bne.n	800537c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005364:	f043 0210 	orr.w	r2, r3, #16
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005370:	f043 0201 	orr.w	r2, r3, #1
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4618      	mov	r0, r3
 8005382:	f7ff ff76 	bl	8005272 <LL_ADC_REG_IsConversionOngoing>
 8005386:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800538c:	f003 0310 	and.w	r3, r3, #16
 8005390:	2b00      	cmp	r3, #0
 8005392:	f040 8188 	bne.w	80056a6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	2b00      	cmp	r3, #0
 800539a:	f040 8184 	bne.w	80056a6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053a2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80053a6:	f043 0202 	orr.w	r2, r3, #2
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7ff ff4a 	bl	800524c <LL_ADC_IsEnabled>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d136      	bne.n	800542c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a6c      	ldr	r2, [pc, #432]	@ (8005574 <HAL_ADC_Init+0x2b4>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d004      	beq.n	80053d2 <HAL_ADC_Init+0x112>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a6a      	ldr	r2, [pc, #424]	@ (8005578 <HAL_ADC_Init+0x2b8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d10e      	bne.n	80053f0 <HAL_ADC_Init+0x130>
 80053d2:	4868      	ldr	r0, [pc, #416]	@ (8005574 <HAL_ADC_Init+0x2b4>)
 80053d4:	f7ff ff3a 	bl	800524c <LL_ADC_IsEnabled>
 80053d8:	4604      	mov	r4, r0
 80053da:	4867      	ldr	r0, [pc, #412]	@ (8005578 <HAL_ADC_Init+0x2b8>)
 80053dc:	f7ff ff36 	bl	800524c <LL_ADC_IsEnabled>
 80053e0:	4603      	mov	r3, r0
 80053e2:	4323      	orrs	r3, r4
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	e008      	b.n	8005402 <HAL_ADC_Init+0x142>
 80053f0:	4862      	ldr	r0, [pc, #392]	@ (800557c <HAL_ADC_Init+0x2bc>)
 80053f2:	f7ff ff2b 	bl	800524c <LL_ADC_IsEnabled>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	bf0c      	ite	eq
 80053fc:	2301      	moveq	r3, #1
 80053fe:	2300      	movne	r3, #0
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d012      	beq.n	800542c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a5a      	ldr	r2, [pc, #360]	@ (8005574 <HAL_ADC_Init+0x2b4>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d004      	beq.n	800541a <HAL_ADC_Init+0x15a>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a58      	ldr	r2, [pc, #352]	@ (8005578 <HAL_ADC_Init+0x2b8>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d101      	bne.n	800541e <HAL_ADC_Init+0x15e>
 800541a:	4a59      	ldr	r2, [pc, #356]	@ (8005580 <HAL_ADC_Init+0x2c0>)
 800541c:	e000      	b.n	8005420 <HAL_ADC_Init+0x160>
 800541e:	4a59      	ldr	r2, [pc, #356]	@ (8005584 <HAL_ADC_Init+0x2c4>)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	4619      	mov	r1, r3
 8005426:	4610      	mov	r0, r2
 8005428:	f7ff fcca 	bl	8004dc0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a52      	ldr	r2, [pc, #328]	@ (800557c <HAL_ADC_Init+0x2bc>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d129      	bne.n	800548a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	7e5b      	ldrb	r3, [r3, #25]
 800543a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8005440:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8005446:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	2b08      	cmp	r3, #8
 800544e:	d013      	beq.n	8005478 <HAL_ADC_Init+0x1b8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	2b0c      	cmp	r3, #12
 8005456:	d00d      	beq.n	8005474 <HAL_ADC_Init+0x1b4>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	2b1c      	cmp	r3, #28
 800545e:	d007      	beq.n	8005470 <HAL_ADC_Init+0x1b0>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	2b18      	cmp	r3, #24
 8005466:	d101      	bne.n	800546c <HAL_ADC_Init+0x1ac>
 8005468:	2318      	movs	r3, #24
 800546a:	e006      	b.n	800547a <HAL_ADC_Init+0x1ba>
 800546c:	2300      	movs	r3, #0
 800546e:	e004      	b.n	800547a <HAL_ADC_Init+0x1ba>
 8005470:	2310      	movs	r3, #16
 8005472:	e002      	b.n	800547a <HAL_ADC_Init+0x1ba>
 8005474:	2308      	movs	r3, #8
 8005476:	e000      	b.n	800547a <HAL_ADC_Init+0x1ba>
 8005478:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800547a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005482:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8005484:	4313      	orrs	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]
 8005488:	e00e      	b.n	80054a8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	7e5b      	ldrb	r3, [r3, #25]
 800548e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005494:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800549a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054a2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80054a4:	4313      	orrs	r3, r2
 80054a6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d106      	bne.n	80054c0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b6:	3b01      	subs	r3, #1
 80054b8:	045b      	lsls	r3, r3, #17
 80054ba:	69ba      	ldr	r2, [r7, #24]
 80054bc:	4313      	orrs	r3, r2
 80054be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d009      	beq.n	80054dc <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054cc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80054d6:	69ba      	ldr	r2, [r7, #24]
 80054d8:	4313      	orrs	r3, r2
 80054da:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a26      	ldr	r2, [pc, #152]	@ (800557c <HAL_ADC_Init+0x2bc>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d115      	bne.n	8005512 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68da      	ldr	r2, [r3, #12]
 80054ec:	4b26      	ldr	r3, [pc, #152]	@ (8005588 <HAL_ADC_Init+0x2c8>)
 80054ee:	4013      	ands	r3, r2
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6812      	ldr	r2, [r2, #0]
 80054f4:	69b9      	ldr	r1, [r7, #24]
 80054f6:	430b      	orrs	r3, r1
 80054f8:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	611a      	str	r2, [r3, #16]
 8005510:	e009      	b.n	8005526 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68da      	ldr	r2, [r3, #12]
 8005518:	4b1c      	ldr	r3, [pc, #112]	@ (800558c <HAL_ADC_Init+0x2cc>)
 800551a:	4013      	ands	r3, r2
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	6812      	ldr	r2, [r2, #0]
 8005520:	69b9      	ldr	r1, [r7, #24]
 8005522:	430b      	orrs	r3, r1
 8005524:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4618      	mov	r0, r3
 800552c:	f7ff fea1 	bl	8005272 <LL_ADC_REG_IsConversionOngoing>
 8005530:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff feae 	bl	8005298 <LL_ADC_INJ_IsConversionOngoing>
 800553c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	f040 808e 	bne.w	8005662 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	f040 808a 	bne.w	8005662 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a0a      	ldr	r2, [pc, #40]	@ (800557c <HAL_ADC_Init+0x2bc>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d11b      	bne.n	8005590 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	7e1b      	ldrb	r3, [r3, #24]
 800555c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005564:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8005566:	4313      	orrs	r3, r2
 8005568:	61bb      	str	r3, [r7, #24]
 800556a:	e018      	b.n	800559e <HAL_ADC_Init+0x2de>
 800556c:	24000000 	.word	0x24000000
 8005570:	053e2d63 	.word	0x053e2d63
 8005574:	40022000 	.word	0x40022000
 8005578:	40022100 	.word	0x40022100
 800557c:	58026000 	.word	0x58026000
 8005580:	40022300 	.word	0x40022300
 8005584:	58026300 	.word	0x58026300
 8005588:	fff04007 	.word	0xfff04007
 800558c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	7e1b      	ldrb	r3, [r3, #24]
 8005594:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800559a:	4313      	orrs	r3, r2
 800559c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68da      	ldr	r2, [r3, #12]
 80055a4:	4b46      	ldr	r3, [pc, #280]	@ (80056c0 <HAL_ADC_Init+0x400>)
 80055a6:	4013      	ands	r3, r2
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6812      	ldr	r2, [r2, #0]
 80055ac:	69b9      	ldr	r1, [r7, #24]
 80055ae:	430b      	orrs	r3, r1
 80055b0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d137      	bne.n	800562c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a3f      	ldr	r2, [pc, #252]	@ (80056c4 <HAL_ADC_Init+0x404>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d116      	bne.n	80055fa <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	691a      	ldr	r2, [r3, #16]
 80055d2:	4b3d      	ldr	r3, [pc, #244]	@ (80056c8 <HAL_ADC_Init+0x408>)
 80055d4:	4013      	ands	r3, r2
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80055de:	4311      	orrs	r1, r2
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80055e4:	4311      	orrs	r1, r2
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80055ea:	430a      	orrs	r2, r1
 80055ec:	431a      	orrs	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f042 0201 	orr.w	r2, r2, #1
 80055f6:	611a      	str	r2, [r3, #16]
 80055f8:	e020      	b.n	800563c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	4b32      	ldr	r3, [pc, #200]	@ (80056cc <HAL_ADC_Init+0x40c>)
 8005602:	4013      	ands	r3, r2
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005608:	3a01      	subs	r2, #1
 800560a:	0411      	lsls	r1, r2, #16
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005610:	4311      	orrs	r1, r2
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005616:	4311      	orrs	r1, r2
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800561c:	430a      	orrs	r2, r1
 800561e:	431a      	orrs	r2, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f042 0201 	orr.w	r2, r2, #1
 8005628:	611a      	str	r2, [r3, #16]
 800562a:	e007      	b.n	800563c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	691a      	ldr	r2, [r3, #16]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0201 	bic.w	r2, r2, #1
 800563a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	430a      	orrs	r2, r1
 8005650:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a1b      	ldr	r2, [pc, #108]	@ (80056c4 <HAL_ADC_Init+0x404>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d002      	beq.n	8005662 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 fd0b 	bl	8006078 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d10c      	bne.n	8005684 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005670:	f023 010f 	bic.w	r1, r3, #15
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	1e5a      	subs	r2, r3, #1
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	631a      	str	r2, [r3, #48]	@ 0x30
 8005682:	e007      	b.n	8005694 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 020f 	bic.w	r2, r2, #15
 8005692:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005698:	f023 0303 	bic.w	r3, r3, #3
 800569c:	f043 0201 	orr.w	r2, r3, #1
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	661a      	str	r2, [r3, #96]	@ 0x60
 80056a4:	e007      	b.n	80056b6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056aa:	f043 0210 	orr.w	r2, r3, #16
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80056b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3724      	adds	r7, #36	@ 0x24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd90      	pop	{r4, r7, pc}
 80056c0:	ffffbffc 	.word	0xffffbffc
 80056c4:	58026000 	.word	0x58026000
 80056c8:	fc00f81f 	.word	0xfc00f81f
 80056cc:	fc00f81e 	.word	0xfc00f81e

080056d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80056d0:	b590      	push	{r4, r7, lr}
 80056d2:	b0a5      	sub	sp, #148	@ 0x94
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056da:	2300      	movs	r3, #0
 80056dc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80056e0:	2300      	movs	r3, #0
 80056e2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056ea:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	4aa4      	ldr	r2, [pc, #656]	@ (8005984 <HAL_ADC_ConfigChannel+0x2b4>)
 80056f2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d102      	bne.n	8005704 <HAL_ADC_ConfigChannel+0x34>
 80056fe:	2302      	movs	r3, #2
 8005700:	f000 bca2 	b.w	8006048 <HAL_ADC_ConfigChannel+0x978>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4618      	mov	r0, r3
 8005712:	f7ff fdae 	bl	8005272 <LL_ADC_REG_IsConversionOngoing>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	f040 8486 	bne.w	800602a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2b00      	cmp	r3, #0
 8005724:	db31      	blt.n	800578a <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a97      	ldr	r2, [pc, #604]	@ (8005988 <HAL_ADC_ConfigChannel+0x2b8>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d02c      	beq.n	800578a <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005738:	2b00      	cmp	r3, #0
 800573a:	d108      	bne.n	800574e <HAL_ADC_ConfigChannel+0x7e>
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	0e9b      	lsrs	r3, r3, #26
 8005742:	f003 031f 	and.w	r3, r3, #31
 8005746:	2201      	movs	r2, #1
 8005748:	fa02 f303 	lsl.w	r3, r2, r3
 800574c:	e016      	b.n	800577c <HAL_ADC_ConfigChannel+0xac>
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005754:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005756:	fa93 f3a3 	rbit	r3, r3
 800575a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800575c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800575e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005760:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005762:	2b00      	cmp	r3, #0
 8005764:	d101      	bne.n	800576a <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8005766:	2320      	movs	r3, #32
 8005768:	e003      	b.n	8005772 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800576a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800576c:	fab3 f383 	clz	r3, r3
 8005770:	b2db      	uxtb	r3, r3
 8005772:	f003 031f 	and.w	r3, r3, #31
 8005776:	2201      	movs	r2, #1
 8005778:	fa02 f303 	lsl.w	r3, r2, r3
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	6812      	ldr	r2, [r2, #0]
 8005780:	69d1      	ldr	r1, [r2, #28]
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	6812      	ldr	r2, [r2, #0]
 8005786:	430b      	orrs	r3, r1
 8005788:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6818      	ldr	r0, [r3, #0]
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	6859      	ldr	r1, [r3, #4]
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	461a      	mov	r2, r3
 8005798:	f7ff fc72 	bl	8005080 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7ff fd66 	bl	8005272 <LL_ADC_REG_IsConversionOngoing>
 80057a6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7ff fd72 	bl	8005298 <LL_ADC_INJ_IsConversionOngoing>
 80057b4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80057b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f040 824a 	bne.w	8005c56 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80057c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f040 8245 	bne.w	8005c56 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6818      	ldr	r0, [r3, #0]
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	6819      	ldr	r1, [r3, #0]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	461a      	mov	r2, r3
 80057da:	f7ff fc7d 	bl	80050d8 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a69      	ldr	r2, [pc, #420]	@ (8005988 <HAL_ADC_ConfigChannel+0x2b8>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d10d      	bne.n	8005804 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	695a      	ldr	r2, [r3, #20]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	08db      	lsrs	r3, r3, #3
 80057f4:	f003 0303 	and.w	r3, r3, #3
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	fa02 f303 	lsl.w	r3, r2, r3
 80057fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005802:	e032      	b.n	800586a <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005804:	4b61      	ldr	r3, [pc, #388]	@ (800598c <HAL_ADC_ConfigChannel+0x2bc>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800580c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005810:	d10b      	bne.n	800582a <HAL_ADC_ConfigChannel+0x15a>
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	695a      	ldr	r2, [r3, #20]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	089b      	lsrs	r3, r3, #2
 800581e:	f003 0307 	and.w	r3, r3, #7
 8005822:	005b      	lsls	r3, r3, #1
 8005824:	fa02 f303 	lsl.w	r3, r2, r3
 8005828:	e01d      	b.n	8005866 <HAL_ADC_ConfigChannel+0x196>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f003 0310 	and.w	r3, r3, #16
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10b      	bne.n	8005850 <HAL_ADC_ConfigChannel+0x180>
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	695a      	ldr	r2, [r3, #20]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	089b      	lsrs	r3, r3, #2
 8005844:	f003 0307 	and.w	r3, r3, #7
 8005848:	005b      	lsls	r3, r3, #1
 800584a:	fa02 f303 	lsl.w	r3, r2, r3
 800584e:	e00a      	b.n	8005866 <HAL_ADC_ConfigChannel+0x196>
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	695a      	ldr	r2, [r3, #20]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	089b      	lsrs	r3, r3, #2
 800585c:	f003 0304 	and.w	r3, r3, #4
 8005860:	005b      	lsls	r3, r3, #1
 8005862:	fa02 f303 	lsl.w	r3, r2, r3
 8005866:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	2b04      	cmp	r3, #4
 8005870:	d048      	beq.n	8005904 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6818      	ldr	r0, [r3, #0]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	6919      	ldr	r1, [r3, #16]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005882:	f7ff fb0b 	bl	8004e9c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a3f      	ldr	r2, [pc, #252]	@ (8005988 <HAL_ADC_ConfigChannel+0x2b8>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d119      	bne.n	80058c4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6818      	ldr	r0, [r3, #0]
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	6919      	ldr	r1, [r3, #16]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	69db      	ldr	r3, [r3, #28]
 800589c:	461a      	mov	r2, r3
 800589e:	f7ff fba3 	bl	8004fe8 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6818      	ldr	r0, [r3, #0]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	6919      	ldr	r1, [r3, #16]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d102      	bne.n	80058ba <HAL_ADC_ConfigChannel+0x1ea>
 80058b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80058b8:	e000      	b.n	80058bc <HAL_ADC_ConfigChannel+0x1ec>
 80058ba:	2300      	movs	r3, #0
 80058bc:	461a      	mov	r2, r3
 80058be:	f7ff fb71 	bl	8004fa4 <LL_ADC_SetOffsetSaturation>
 80058c2:	e1c8      	b.n	8005c56 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6818      	ldr	r0, [r3, #0]
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	6919      	ldr	r1, [r3, #16]
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d102      	bne.n	80058dc <HAL_ADC_ConfigChannel+0x20c>
 80058d6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80058da:	e000      	b.n	80058de <HAL_ADC_ConfigChannel+0x20e>
 80058dc:	2300      	movs	r3, #0
 80058de:	461a      	mov	r2, r3
 80058e0:	f7ff fb3e 	bl	8004f60 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6818      	ldr	r0, [r3, #0]
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	6919      	ldr	r1, [r3, #16]
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	7e1b      	ldrb	r3, [r3, #24]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d102      	bne.n	80058fa <HAL_ADC_ConfigChannel+0x22a>
 80058f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80058f8:	e000      	b.n	80058fc <HAL_ADC_ConfigChannel+0x22c>
 80058fa:	2300      	movs	r3, #0
 80058fc:	461a      	mov	r2, r3
 80058fe:	f7ff fb15 	bl	8004f2c <LL_ADC_SetDataRightShift>
 8005902:	e1a8      	b.n	8005c56 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a1f      	ldr	r2, [pc, #124]	@ (8005988 <HAL_ADC_ConfigChannel+0x2b8>)
 800590a:	4293      	cmp	r3, r2
 800590c:	f040 815b 	bne.w	8005bc6 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2100      	movs	r1, #0
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff faf2 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 800591c:	4603      	mov	r3, r0
 800591e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10a      	bne.n	800593c <HAL_ADC_ConfigChannel+0x26c>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2100      	movs	r1, #0
 800592c:	4618      	mov	r0, r3
 800592e:	f7ff fae7 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005932:	4603      	mov	r3, r0
 8005934:	0e9b      	lsrs	r3, r3, #26
 8005936:	f003 021f 	and.w	r2, r3, #31
 800593a:	e017      	b.n	800596c <HAL_ADC_ConfigChannel+0x29c>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2100      	movs	r1, #0
 8005942:	4618      	mov	r0, r3
 8005944:	f7ff fadc 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005948:	4603      	mov	r3, r0
 800594a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800594e:	fa93 f3a3 	rbit	r3, r3
 8005952:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005954:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005956:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800595e:	2320      	movs	r3, #32
 8005960:	e003      	b.n	800596a <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8005962:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005964:	fab3 f383 	clz	r3, r3
 8005968:	b2db      	uxtb	r3, r3
 800596a:	461a      	mov	r2, r3
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005974:	2b00      	cmp	r3, #0
 8005976:	d10b      	bne.n	8005990 <HAL_ADC_ConfigChannel+0x2c0>
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	0e9b      	lsrs	r3, r3, #26
 800597e:	f003 031f 	and.w	r3, r3, #31
 8005982:	e017      	b.n	80059b4 <HAL_ADC_ConfigChannel+0x2e4>
 8005984:	47ff0000 	.word	0x47ff0000
 8005988:	58026000 	.word	0x58026000
 800598c:	5c001000 	.word	0x5c001000
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005996:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005998:	fa93 f3a3 	rbit	r3, r3
 800599c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800599e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059a0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80059a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d101      	bne.n	80059ac <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80059a8:	2320      	movs	r3, #32
 80059aa:	e003      	b.n	80059b4 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80059ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059ae:	fab3 f383 	clz	r3, r3
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d106      	bne.n	80059c6 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2200      	movs	r2, #0
 80059be:	2100      	movs	r1, #0
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7ff fb33 	bl	800502c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2101      	movs	r1, #1
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7ff fa97 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 80059d2:	4603      	mov	r3, r0
 80059d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10a      	bne.n	80059f2 <HAL_ADC_ConfigChannel+0x322>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2101      	movs	r1, #1
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7ff fa8c 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 80059e8:	4603      	mov	r3, r0
 80059ea:	0e9b      	lsrs	r3, r3, #26
 80059ec:	f003 021f 	and.w	r2, r3, #31
 80059f0:	e017      	b.n	8005a22 <HAL_ADC_ConfigChannel+0x352>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2101      	movs	r1, #1
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff fa81 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 80059fe:	4603      	mov	r3, r0
 8005a00:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a04:	fa93 f3a3 	rbit	r3, r3
 8005a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a0c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005a0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d101      	bne.n	8005a18 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8005a14:	2320      	movs	r3, #32
 8005a16:	e003      	b.n	8005a20 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8005a18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a1a:	fab3 f383 	clz	r3, r3
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	461a      	mov	r2, r3
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d105      	bne.n	8005a3a <HAL_ADC_ConfigChannel+0x36a>
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	0e9b      	lsrs	r3, r3, #26
 8005a34:	f003 031f 	and.w	r3, r3, #31
 8005a38:	e011      	b.n	8005a5e <HAL_ADC_ConfigChannel+0x38e>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a42:	fa93 f3a3 	rbit	r3, r3
 8005a46:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005a48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005a4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8005a52:	2320      	movs	r3, #32
 8005a54:	e003      	b.n	8005a5e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8005a56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a58:	fab3 f383 	clz	r3, r3
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d106      	bne.n	8005a70 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2200      	movs	r2, #0
 8005a68:	2101      	movs	r1, #1
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f7ff fade 	bl	800502c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2102      	movs	r1, #2
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7ff fa42 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10a      	bne.n	8005a9c <HAL_ADC_ConfigChannel+0x3cc>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2102      	movs	r1, #2
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f7ff fa37 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005a92:	4603      	mov	r3, r0
 8005a94:	0e9b      	lsrs	r3, r3, #26
 8005a96:	f003 021f 	and.w	r2, r3, #31
 8005a9a:	e017      	b.n	8005acc <HAL_ADC_ConfigChannel+0x3fc>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2102      	movs	r1, #2
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7ff fa2c 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aae:	fa93 f3a3 	rbit	r3, r3
 8005ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8005abe:	2320      	movs	r3, #32
 8005ac0:	e003      	b.n	8005aca <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8005ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ac4:	fab3 f383 	clz	r3, r3
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	461a      	mov	r2, r3
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d105      	bne.n	8005ae4 <HAL_ADC_ConfigChannel+0x414>
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	0e9b      	lsrs	r3, r3, #26
 8005ade:	f003 031f 	and.w	r3, r3, #31
 8005ae2:	e011      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x438>
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aec:	fa93 f3a3 	rbit	r3, r3
 8005af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8005afc:	2320      	movs	r3, #32
 8005afe:	e003      	b.n	8005b08 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8005b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b02:	fab3 f383 	clz	r3, r3
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d106      	bne.n	8005b1a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2200      	movs	r2, #0
 8005b12:	2102      	movs	r1, #2
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7ff fa89 	bl	800502c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	2103      	movs	r1, #3
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7ff f9ed 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005b26:	4603      	mov	r3, r0
 8005b28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10a      	bne.n	8005b46 <HAL_ADC_ConfigChannel+0x476>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2103      	movs	r1, #3
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7ff f9e2 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	0e9b      	lsrs	r3, r3, #26
 8005b40:	f003 021f 	and.w	r2, r3, #31
 8005b44:	e017      	b.n	8005b76 <HAL_ADC_ConfigChannel+0x4a6>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2103      	movs	r1, #3
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f7ff f9d7 	bl	8004f00 <LL_ADC_GetOffsetChannel>
 8005b52:	4603      	mov	r3, r0
 8005b54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	fa93 f3a3 	rbit	r3, r3
 8005b5c:	61fb      	str	r3, [r7, #28]
  return result;
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d101      	bne.n	8005b6c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005b68:	2320      	movs	r3, #32
 8005b6a:	e003      	b.n	8005b74 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6e:	fab3 f383 	clz	r3, r3
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	461a      	mov	r2, r3
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d105      	bne.n	8005b8e <HAL_ADC_ConfigChannel+0x4be>
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	0e9b      	lsrs	r3, r3, #26
 8005b88:	f003 031f 	and.w	r3, r3, #31
 8005b8c:	e011      	b.n	8005bb2 <HAL_ADC_ConfigChannel+0x4e2>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	fa93 f3a3 	rbit	r3, r3
 8005b9a:	613b      	str	r3, [r7, #16]
  return result;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8005ba6:	2320      	movs	r3, #32
 8005ba8:	e003      	b.n	8005bb2 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	fab3 f383 	clz	r3, r3
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d14f      	bne.n	8005c56 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2103      	movs	r1, #3
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7ff fa34 	bl	800502c <LL_ADC_SetOffsetState>
 8005bc4:	e047      	b.n	8005c56 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bcc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	069b      	lsls	r3, r3, #26
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d107      	bne.n	8005bea <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005be8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bf0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	069b      	lsls	r3, r3, #26
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d107      	bne.n	8005c0e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005c0c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c14:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	069b      	lsls	r3, r3, #26
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d107      	bne.n	8005c32 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005c30:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	069b      	lsls	r3, r3, #26
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d107      	bne.n	8005c56 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005c54:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7ff faf6 	bl	800524c <LL_ADC_IsEnabled>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	f040 81ea 	bne.w	800603c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6818      	ldr	r0, [r3, #0]
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	6819      	ldr	r1, [r3, #0]
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	461a      	mov	r2, r3
 8005c76:	f7ff fa5b 	bl	8005130 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	4a7a      	ldr	r2, [pc, #488]	@ (8005e68 <HAL_ADC_ConfigChannel+0x798>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	f040 80e0 	bne.w	8005e46 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4977      	ldr	r1, [pc, #476]	@ (8005e6c <HAL_ADC_ConfigChannel+0x79c>)
 8005c90:	428b      	cmp	r3, r1
 8005c92:	d147      	bne.n	8005d24 <HAL_ADC_ConfigChannel+0x654>
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4975      	ldr	r1, [pc, #468]	@ (8005e70 <HAL_ADC_ConfigChannel+0x7a0>)
 8005c9a:	428b      	cmp	r3, r1
 8005c9c:	d040      	beq.n	8005d20 <HAL_ADC_ConfigChannel+0x650>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4974      	ldr	r1, [pc, #464]	@ (8005e74 <HAL_ADC_ConfigChannel+0x7a4>)
 8005ca4:	428b      	cmp	r3, r1
 8005ca6:	d039      	beq.n	8005d1c <HAL_ADC_ConfigChannel+0x64c>
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4972      	ldr	r1, [pc, #456]	@ (8005e78 <HAL_ADC_ConfigChannel+0x7a8>)
 8005cae:	428b      	cmp	r3, r1
 8005cb0:	d032      	beq.n	8005d18 <HAL_ADC_ConfigChannel+0x648>
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4971      	ldr	r1, [pc, #452]	@ (8005e7c <HAL_ADC_ConfigChannel+0x7ac>)
 8005cb8:	428b      	cmp	r3, r1
 8005cba:	d02b      	beq.n	8005d14 <HAL_ADC_ConfigChannel+0x644>
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	496f      	ldr	r1, [pc, #444]	@ (8005e80 <HAL_ADC_ConfigChannel+0x7b0>)
 8005cc2:	428b      	cmp	r3, r1
 8005cc4:	d024      	beq.n	8005d10 <HAL_ADC_ConfigChannel+0x640>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	496e      	ldr	r1, [pc, #440]	@ (8005e84 <HAL_ADC_ConfigChannel+0x7b4>)
 8005ccc:	428b      	cmp	r3, r1
 8005cce:	d01d      	beq.n	8005d0c <HAL_ADC_ConfigChannel+0x63c>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	496c      	ldr	r1, [pc, #432]	@ (8005e88 <HAL_ADC_ConfigChannel+0x7b8>)
 8005cd6:	428b      	cmp	r3, r1
 8005cd8:	d016      	beq.n	8005d08 <HAL_ADC_ConfigChannel+0x638>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	496b      	ldr	r1, [pc, #428]	@ (8005e8c <HAL_ADC_ConfigChannel+0x7bc>)
 8005ce0:	428b      	cmp	r3, r1
 8005ce2:	d00f      	beq.n	8005d04 <HAL_ADC_ConfigChannel+0x634>
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4969      	ldr	r1, [pc, #420]	@ (8005e90 <HAL_ADC_ConfigChannel+0x7c0>)
 8005cea:	428b      	cmp	r3, r1
 8005cec:	d008      	beq.n	8005d00 <HAL_ADC_ConfigChannel+0x630>
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4968      	ldr	r1, [pc, #416]	@ (8005e94 <HAL_ADC_ConfigChannel+0x7c4>)
 8005cf4:	428b      	cmp	r3, r1
 8005cf6:	d101      	bne.n	8005cfc <HAL_ADC_ConfigChannel+0x62c>
 8005cf8:	4b67      	ldr	r3, [pc, #412]	@ (8005e98 <HAL_ADC_ConfigChannel+0x7c8>)
 8005cfa:	e0a0      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	e09e      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d00:	4b66      	ldr	r3, [pc, #408]	@ (8005e9c <HAL_ADC_ConfigChannel+0x7cc>)
 8005d02:	e09c      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d04:	4b66      	ldr	r3, [pc, #408]	@ (8005ea0 <HAL_ADC_ConfigChannel+0x7d0>)
 8005d06:	e09a      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d08:	4b60      	ldr	r3, [pc, #384]	@ (8005e8c <HAL_ADC_ConfigChannel+0x7bc>)
 8005d0a:	e098      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d0c:	4b5e      	ldr	r3, [pc, #376]	@ (8005e88 <HAL_ADC_ConfigChannel+0x7b8>)
 8005d0e:	e096      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d10:	4b64      	ldr	r3, [pc, #400]	@ (8005ea4 <HAL_ADC_ConfigChannel+0x7d4>)
 8005d12:	e094      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d14:	4b64      	ldr	r3, [pc, #400]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005d16:	e092      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d18:	4b64      	ldr	r3, [pc, #400]	@ (8005eac <HAL_ADC_ConfigChannel+0x7dc>)
 8005d1a:	e090      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d1c:	4b64      	ldr	r3, [pc, #400]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x7e0>)
 8005d1e:	e08e      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d20:	2301      	movs	r3, #1
 8005d22:	e08c      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4962      	ldr	r1, [pc, #392]	@ (8005eb4 <HAL_ADC_ConfigChannel+0x7e4>)
 8005d2a:	428b      	cmp	r3, r1
 8005d2c:	d140      	bne.n	8005db0 <HAL_ADC_ConfigChannel+0x6e0>
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	494f      	ldr	r1, [pc, #316]	@ (8005e70 <HAL_ADC_ConfigChannel+0x7a0>)
 8005d34:	428b      	cmp	r3, r1
 8005d36:	d039      	beq.n	8005dac <HAL_ADC_ConfigChannel+0x6dc>
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	494d      	ldr	r1, [pc, #308]	@ (8005e74 <HAL_ADC_ConfigChannel+0x7a4>)
 8005d3e:	428b      	cmp	r3, r1
 8005d40:	d032      	beq.n	8005da8 <HAL_ADC_ConfigChannel+0x6d8>
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	494c      	ldr	r1, [pc, #304]	@ (8005e78 <HAL_ADC_ConfigChannel+0x7a8>)
 8005d48:	428b      	cmp	r3, r1
 8005d4a:	d02b      	beq.n	8005da4 <HAL_ADC_ConfigChannel+0x6d4>
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	494a      	ldr	r1, [pc, #296]	@ (8005e7c <HAL_ADC_ConfigChannel+0x7ac>)
 8005d52:	428b      	cmp	r3, r1
 8005d54:	d024      	beq.n	8005da0 <HAL_ADC_ConfigChannel+0x6d0>
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4949      	ldr	r1, [pc, #292]	@ (8005e80 <HAL_ADC_ConfigChannel+0x7b0>)
 8005d5c:	428b      	cmp	r3, r1
 8005d5e:	d01d      	beq.n	8005d9c <HAL_ADC_ConfigChannel+0x6cc>
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4947      	ldr	r1, [pc, #284]	@ (8005e84 <HAL_ADC_ConfigChannel+0x7b4>)
 8005d66:	428b      	cmp	r3, r1
 8005d68:	d016      	beq.n	8005d98 <HAL_ADC_ConfigChannel+0x6c8>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4946      	ldr	r1, [pc, #280]	@ (8005e88 <HAL_ADC_ConfigChannel+0x7b8>)
 8005d70:	428b      	cmp	r3, r1
 8005d72:	d00f      	beq.n	8005d94 <HAL_ADC_ConfigChannel+0x6c4>
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4944      	ldr	r1, [pc, #272]	@ (8005e8c <HAL_ADC_ConfigChannel+0x7bc>)
 8005d7a:	428b      	cmp	r3, r1
 8005d7c:	d008      	beq.n	8005d90 <HAL_ADC_ConfigChannel+0x6c0>
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4944      	ldr	r1, [pc, #272]	@ (8005e94 <HAL_ADC_ConfigChannel+0x7c4>)
 8005d84:	428b      	cmp	r3, r1
 8005d86:	d101      	bne.n	8005d8c <HAL_ADC_ConfigChannel+0x6bc>
 8005d88:	4b43      	ldr	r3, [pc, #268]	@ (8005e98 <HAL_ADC_ConfigChannel+0x7c8>)
 8005d8a:	e058      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	e056      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d90:	4b43      	ldr	r3, [pc, #268]	@ (8005ea0 <HAL_ADC_ConfigChannel+0x7d0>)
 8005d92:	e054      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d94:	4b3d      	ldr	r3, [pc, #244]	@ (8005e8c <HAL_ADC_ConfigChannel+0x7bc>)
 8005d96:	e052      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d98:	4b3b      	ldr	r3, [pc, #236]	@ (8005e88 <HAL_ADC_ConfigChannel+0x7b8>)
 8005d9a:	e050      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005d9c:	4b41      	ldr	r3, [pc, #260]	@ (8005ea4 <HAL_ADC_ConfigChannel+0x7d4>)
 8005d9e:	e04e      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005da0:	4b41      	ldr	r3, [pc, #260]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005da2:	e04c      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005da4:	4b41      	ldr	r3, [pc, #260]	@ (8005eac <HAL_ADC_ConfigChannel+0x7dc>)
 8005da6:	e04a      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005da8:	4b41      	ldr	r3, [pc, #260]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x7e0>)
 8005daa:	e048      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005dac:	2301      	movs	r3, #1
 8005dae:	e046      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4940      	ldr	r1, [pc, #256]	@ (8005eb8 <HAL_ADC_ConfigChannel+0x7e8>)
 8005db6:	428b      	cmp	r3, r1
 8005db8:	d140      	bne.n	8005e3c <HAL_ADC_ConfigChannel+0x76c>
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	492c      	ldr	r1, [pc, #176]	@ (8005e70 <HAL_ADC_ConfigChannel+0x7a0>)
 8005dc0:	428b      	cmp	r3, r1
 8005dc2:	d039      	beq.n	8005e38 <HAL_ADC_ConfigChannel+0x768>
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	492a      	ldr	r1, [pc, #168]	@ (8005e74 <HAL_ADC_ConfigChannel+0x7a4>)
 8005dca:	428b      	cmp	r3, r1
 8005dcc:	d032      	beq.n	8005e34 <HAL_ADC_ConfigChannel+0x764>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4929      	ldr	r1, [pc, #164]	@ (8005e78 <HAL_ADC_ConfigChannel+0x7a8>)
 8005dd4:	428b      	cmp	r3, r1
 8005dd6:	d02b      	beq.n	8005e30 <HAL_ADC_ConfigChannel+0x760>
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4927      	ldr	r1, [pc, #156]	@ (8005e7c <HAL_ADC_ConfigChannel+0x7ac>)
 8005dde:	428b      	cmp	r3, r1
 8005de0:	d024      	beq.n	8005e2c <HAL_ADC_ConfigChannel+0x75c>
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4926      	ldr	r1, [pc, #152]	@ (8005e80 <HAL_ADC_ConfigChannel+0x7b0>)
 8005de8:	428b      	cmp	r3, r1
 8005dea:	d01d      	beq.n	8005e28 <HAL_ADC_ConfigChannel+0x758>
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4924      	ldr	r1, [pc, #144]	@ (8005e84 <HAL_ADC_ConfigChannel+0x7b4>)
 8005df2:	428b      	cmp	r3, r1
 8005df4:	d016      	beq.n	8005e24 <HAL_ADC_ConfigChannel+0x754>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4923      	ldr	r1, [pc, #140]	@ (8005e88 <HAL_ADC_ConfigChannel+0x7b8>)
 8005dfc:	428b      	cmp	r3, r1
 8005dfe:	d00f      	beq.n	8005e20 <HAL_ADC_ConfigChannel+0x750>
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4926      	ldr	r1, [pc, #152]	@ (8005ea0 <HAL_ADC_ConfigChannel+0x7d0>)
 8005e06:	428b      	cmp	r3, r1
 8005e08:	d008      	beq.n	8005e1c <HAL_ADC_ConfigChannel+0x74c>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	492b      	ldr	r1, [pc, #172]	@ (8005ebc <HAL_ADC_ConfigChannel+0x7ec>)
 8005e10:	428b      	cmp	r3, r1
 8005e12:	d101      	bne.n	8005e18 <HAL_ADC_ConfigChannel+0x748>
 8005e14:	4b2a      	ldr	r3, [pc, #168]	@ (8005ec0 <HAL_ADC_ConfigChannel+0x7f0>)
 8005e16:	e012      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e18:	2300      	movs	r3, #0
 8005e1a:	e010      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e1c:	4b27      	ldr	r3, [pc, #156]	@ (8005ebc <HAL_ADC_ConfigChannel+0x7ec>)
 8005e1e:	e00e      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e20:	4b1a      	ldr	r3, [pc, #104]	@ (8005e8c <HAL_ADC_ConfigChannel+0x7bc>)
 8005e22:	e00c      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e24:	4b18      	ldr	r3, [pc, #96]	@ (8005e88 <HAL_ADC_ConfigChannel+0x7b8>)
 8005e26:	e00a      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e28:	4b1e      	ldr	r3, [pc, #120]	@ (8005ea4 <HAL_ADC_ConfigChannel+0x7d4>)
 8005e2a:	e008      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ea8 <HAL_ADC_ConfigChannel+0x7d8>)
 8005e2e:	e006      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e30:	4b1e      	ldr	r3, [pc, #120]	@ (8005eac <HAL_ADC_ConfigChannel+0x7dc>)
 8005e32:	e004      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e34:	4b1e      	ldr	r3, [pc, #120]	@ (8005eb0 <HAL_ADC_ConfigChannel+0x7e0>)
 8005e36:	e002      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e000      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x76e>
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4610      	mov	r0, r2
 8005e42:	f7fe fff1 	bl	8004e28 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f280 80f6 	bge.w	800603c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a05      	ldr	r2, [pc, #20]	@ (8005e6c <HAL_ADC_ConfigChannel+0x79c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d004      	beq.n	8005e64 <HAL_ADC_ConfigChannel+0x794>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a15      	ldr	r2, [pc, #84]	@ (8005eb4 <HAL_ADC_ConfigChannel+0x7e4>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d131      	bne.n	8005ec8 <HAL_ADC_ConfigChannel+0x7f8>
 8005e64:	4b17      	ldr	r3, [pc, #92]	@ (8005ec4 <HAL_ADC_ConfigChannel+0x7f4>)
 8005e66:	e030      	b.n	8005eca <HAL_ADC_ConfigChannel+0x7fa>
 8005e68:	47ff0000 	.word	0x47ff0000
 8005e6c:	40022000 	.word	0x40022000
 8005e70:	04300002 	.word	0x04300002
 8005e74:	08600004 	.word	0x08600004
 8005e78:	0c900008 	.word	0x0c900008
 8005e7c:	10c00010 	.word	0x10c00010
 8005e80:	14f00020 	.word	0x14f00020
 8005e84:	2a000400 	.word	0x2a000400
 8005e88:	2e300800 	.word	0x2e300800
 8005e8c:	32601000 	.word	0x32601000
 8005e90:	43210000 	.word	0x43210000
 8005e94:	4b840000 	.word	0x4b840000
 8005e98:	4fb80000 	.word	0x4fb80000
 8005e9c:	47520000 	.word	0x47520000
 8005ea0:	36902000 	.word	0x36902000
 8005ea4:	25b00200 	.word	0x25b00200
 8005ea8:	21800100 	.word	0x21800100
 8005eac:	1d500080 	.word	0x1d500080
 8005eb0:	19200040 	.word	0x19200040
 8005eb4:	40022100 	.word	0x40022100
 8005eb8:	58026000 	.word	0x58026000
 8005ebc:	3ac04000 	.word	0x3ac04000
 8005ec0:	3ef08000 	.word	0x3ef08000
 8005ec4:	40022300 	.word	0x40022300
 8005ec8:	4b61      	ldr	r3, [pc, #388]	@ (8006050 <HAL_ADC_ConfigChannel+0x980>)
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7fe ff9e 	bl	8004e0c <LL_ADC_GetCommonPathInternalCh>
 8005ed0:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a5f      	ldr	r2, [pc, #380]	@ (8006054 <HAL_ADC_ConfigChannel+0x984>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d004      	beq.n	8005ee6 <HAL_ADC_ConfigChannel+0x816>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a5d      	ldr	r2, [pc, #372]	@ (8006058 <HAL_ADC_ConfigChannel+0x988>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d10e      	bne.n	8005f04 <HAL_ADC_ConfigChannel+0x834>
 8005ee6:	485b      	ldr	r0, [pc, #364]	@ (8006054 <HAL_ADC_ConfigChannel+0x984>)
 8005ee8:	f7ff f9b0 	bl	800524c <LL_ADC_IsEnabled>
 8005eec:	4604      	mov	r4, r0
 8005eee:	485a      	ldr	r0, [pc, #360]	@ (8006058 <HAL_ADC_ConfigChannel+0x988>)
 8005ef0:	f7ff f9ac 	bl	800524c <LL_ADC_IsEnabled>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	4323      	orrs	r3, r4
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	bf0c      	ite	eq
 8005efc:	2301      	moveq	r3, #1
 8005efe:	2300      	movne	r3, #0
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	e008      	b.n	8005f16 <HAL_ADC_ConfigChannel+0x846>
 8005f04:	4855      	ldr	r0, [pc, #340]	@ (800605c <HAL_ADC_ConfigChannel+0x98c>)
 8005f06:	f7ff f9a1 	bl	800524c <LL_ADC_IsEnabled>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	bf0c      	ite	eq
 8005f10:	2301      	moveq	r3, #1
 8005f12:	2300      	movne	r3, #0
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d07d      	beq.n	8006016 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a50      	ldr	r2, [pc, #320]	@ (8006060 <HAL_ADC_ConfigChannel+0x990>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d130      	bne.n	8005f86 <HAL_ADC_ConfigChannel+0x8b6>
 8005f24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d12b      	bne.n	8005f86 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a4a      	ldr	r2, [pc, #296]	@ (800605c <HAL_ADC_ConfigChannel+0x98c>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	f040 8081 	bne.w	800603c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a45      	ldr	r2, [pc, #276]	@ (8006054 <HAL_ADC_ConfigChannel+0x984>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d004      	beq.n	8005f4e <HAL_ADC_ConfigChannel+0x87e>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a43      	ldr	r2, [pc, #268]	@ (8006058 <HAL_ADC_ConfigChannel+0x988>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d101      	bne.n	8005f52 <HAL_ADC_ConfigChannel+0x882>
 8005f4e:	4a45      	ldr	r2, [pc, #276]	@ (8006064 <HAL_ADC_ConfigChannel+0x994>)
 8005f50:	e000      	b.n	8005f54 <HAL_ADC_ConfigChannel+0x884>
 8005f52:	4a3f      	ldr	r2, [pc, #252]	@ (8006050 <HAL_ADC_ConfigChannel+0x980>)
 8005f54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	4610      	mov	r0, r2
 8005f5e:	f7fe ff42 	bl	8004de6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005f62:	4b41      	ldr	r3, [pc, #260]	@ (8006068 <HAL_ADC_ConfigChannel+0x998>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	099b      	lsrs	r3, r3, #6
 8005f68:	4a40      	ldr	r2, [pc, #256]	@ (800606c <HAL_ADC_ConfigChannel+0x99c>)
 8005f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6e:	099b      	lsrs	r3, r3, #6
 8005f70:	3301      	adds	r3, #1
 8005f72:	005b      	lsls	r3, r3, #1
 8005f74:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8005f76:	e002      	b.n	8005f7e <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1f9      	bne.n	8005f78 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005f84:	e05a      	b.n	800603c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a39      	ldr	r2, [pc, #228]	@ (8006070 <HAL_ADC_ConfigChannel+0x9a0>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d11e      	bne.n	8005fce <HAL_ADC_ConfigChannel+0x8fe>
 8005f90:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d119      	bne.n	8005fce <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a2f      	ldr	r2, [pc, #188]	@ (800605c <HAL_ADC_ConfigChannel+0x98c>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d14b      	bne.n	800603c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8006054 <HAL_ADC_ConfigChannel+0x984>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d004      	beq.n	8005fb8 <HAL_ADC_ConfigChannel+0x8e8>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a29      	ldr	r2, [pc, #164]	@ (8006058 <HAL_ADC_ConfigChannel+0x988>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d101      	bne.n	8005fbc <HAL_ADC_ConfigChannel+0x8ec>
 8005fb8:	4a2a      	ldr	r2, [pc, #168]	@ (8006064 <HAL_ADC_ConfigChannel+0x994>)
 8005fba:	e000      	b.n	8005fbe <HAL_ADC_ConfigChannel+0x8ee>
 8005fbc:	4a24      	ldr	r2, [pc, #144]	@ (8006050 <HAL_ADC_ConfigChannel+0x980>)
 8005fbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005fc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	f7fe ff0d 	bl	8004de6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005fcc:	e036      	b.n	800603c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a28      	ldr	r2, [pc, #160]	@ (8006074 <HAL_ADC_ConfigChannel+0x9a4>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d131      	bne.n	800603c <HAL_ADC_ConfigChannel+0x96c>
 8005fd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005fda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d12c      	bne.n	800603c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a1d      	ldr	r2, [pc, #116]	@ (800605c <HAL_ADC_ConfigChannel+0x98c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d127      	bne.n	800603c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a18      	ldr	r2, [pc, #96]	@ (8006054 <HAL_ADC_ConfigChannel+0x984>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d004      	beq.n	8006000 <HAL_ADC_ConfigChannel+0x930>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a17      	ldr	r2, [pc, #92]	@ (8006058 <HAL_ADC_ConfigChannel+0x988>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d101      	bne.n	8006004 <HAL_ADC_ConfigChannel+0x934>
 8006000:	4a18      	ldr	r2, [pc, #96]	@ (8006064 <HAL_ADC_ConfigChannel+0x994>)
 8006002:	e000      	b.n	8006006 <HAL_ADC_ConfigChannel+0x936>
 8006004:	4a12      	ldr	r2, [pc, #72]	@ (8006050 <HAL_ADC_ConfigChannel+0x980>)
 8006006:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006008:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800600c:	4619      	mov	r1, r3
 800600e:	4610      	mov	r0, r2
 8006010:	f7fe fee9 	bl	8004de6 <LL_ADC_SetCommonPathInternalCh>
 8006014:	e012      	b.n	800603c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800601a:	f043 0220 	orr.w	r2, r3, #32
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8006028:	e008      	b.n	800603c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800602e:	f043 0220 	orr.w	r2, r3, #32
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8006044:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8006048:	4618      	mov	r0, r3
 800604a:	3794      	adds	r7, #148	@ 0x94
 800604c:	46bd      	mov	sp, r7
 800604e:	bd90      	pop	{r4, r7, pc}
 8006050:	58026300 	.word	0x58026300
 8006054:	40022000 	.word	0x40022000
 8006058:	40022100 	.word	0x40022100
 800605c:	58026000 	.word	0x58026000
 8006060:	c7520000 	.word	0xc7520000
 8006064:	40022300 	.word	0x40022300
 8006068:	24000000 	.word	0x24000000
 800606c:	053e2d63 	.word	0x053e2d63
 8006070:	c3210000 	.word	0xc3210000
 8006074:	cb840000 	.word	0xcb840000

08006078 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a6c      	ldr	r2, [pc, #432]	@ (8006238 <ADC_ConfigureBoostMode+0x1c0>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <ADC_ConfigureBoostMode+0x1c>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a6b      	ldr	r2, [pc, #428]	@ (800623c <ADC_ConfigureBoostMode+0x1c4>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d109      	bne.n	80060a8 <ADC_ConfigureBoostMode+0x30>
 8006094:	4b6a      	ldr	r3, [pc, #424]	@ (8006240 <ADC_ConfigureBoostMode+0x1c8>)
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800609c:	2b00      	cmp	r3, #0
 800609e:	bf14      	ite	ne
 80060a0:	2301      	movne	r3, #1
 80060a2:	2300      	moveq	r3, #0
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	e008      	b.n	80060ba <ADC_ConfigureBoostMode+0x42>
 80060a8:	4b66      	ldr	r3, [pc, #408]	@ (8006244 <ADC_ConfigureBoostMode+0x1cc>)
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	bf14      	ite	ne
 80060b4:	2301      	movne	r3, #1
 80060b6:	2300      	moveq	r3, #0
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d01c      	beq.n	80060f8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80060be:	f004 fadd 	bl	800a67c <HAL_RCC_GetHCLKFreq>
 80060c2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80060cc:	d010      	beq.n	80060f0 <ADC_ConfigureBoostMode+0x78>
 80060ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80060d2:	d873      	bhi.n	80061bc <ADC_ConfigureBoostMode+0x144>
 80060d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060d8:	d002      	beq.n	80060e0 <ADC_ConfigureBoostMode+0x68>
 80060da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060de:	d16d      	bne.n	80061bc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	0c1b      	lsrs	r3, r3, #16
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ec:	60fb      	str	r3, [r7, #12]
        break;
 80060ee:	e068      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	089b      	lsrs	r3, r3, #2
 80060f4:	60fb      	str	r3, [r7, #12]
        break;
 80060f6:	e064      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80060f8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80060fc:	f04f 0100 	mov.w	r1, #0
 8006100:	f005 fcfa 	bl	800baf8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006104:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800610e:	d051      	beq.n	80061b4 <ADC_ConfigureBoostMode+0x13c>
 8006110:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006114:	d854      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 8006116:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800611a:	d047      	beq.n	80061ac <ADC_ConfigureBoostMode+0x134>
 800611c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006120:	d84e      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 8006122:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006126:	d03d      	beq.n	80061a4 <ADC_ConfigureBoostMode+0x12c>
 8006128:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800612c:	d848      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 800612e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006132:	d033      	beq.n	800619c <ADC_ConfigureBoostMode+0x124>
 8006134:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006138:	d842      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 800613a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800613e:	d029      	beq.n	8006194 <ADC_ConfigureBoostMode+0x11c>
 8006140:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006144:	d83c      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 8006146:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800614a:	d01a      	beq.n	8006182 <ADC_ConfigureBoostMode+0x10a>
 800614c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006150:	d836      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 8006152:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006156:	d014      	beq.n	8006182 <ADC_ConfigureBoostMode+0x10a>
 8006158:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800615c:	d830      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 800615e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006162:	d00e      	beq.n	8006182 <ADC_ConfigureBoostMode+0x10a>
 8006164:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006168:	d82a      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 800616a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800616e:	d008      	beq.n	8006182 <ADC_ConfigureBoostMode+0x10a>
 8006170:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006174:	d824      	bhi.n	80061c0 <ADC_ConfigureBoostMode+0x148>
 8006176:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800617a:	d002      	beq.n	8006182 <ADC_ConfigureBoostMode+0x10a>
 800617c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006180:	d11e      	bne.n	80061c0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	0c9b      	lsrs	r3, r3, #18
 8006188:	005b      	lsls	r3, r3, #1
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006190:	60fb      	str	r3, [r7, #12]
        break;
 8006192:	e016      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	091b      	lsrs	r3, r3, #4
 8006198:	60fb      	str	r3, [r7, #12]
        break;
 800619a:	e012      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	095b      	lsrs	r3, r3, #5
 80061a0:	60fb      	str	r3, [r7, #12]
        break;
 80061a2:	e00e      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	099b      	lsrs	r3, r3, #6
 80061a8:	60fb      	str	r3, [r7, #12]
        break;
 80061aa:	e00a      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	09db      	lsrs	r3, r3, #7
 80061b0:	60fb      	str	r3, [r7, #12]
        break;
 80061b2:	e006      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	0a1b      	lsrs	r3, r3, #8
 80061b8:	60fb      	str	r3, [r7, #12]
        break;
 80061ba:	e002      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80061bc:	bf00      	nop
 80061be:	e000      	b.n	80061c2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80061c0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	085b      	lsrs	r3, r3, #1
 80061c6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006248 <ADC_ConfigureBoostMode+0x1d0>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d808      	bhi.n	80061e2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689a      	ldr	r2, [r3, #8]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80061de:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80061e0:	e025      	b.n	800622e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4a19      	ldr	r2, [pc, #100]	@ (800624c <ADC_ConfigureBoostMode+0x1d4>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d80a      	bhi.n	8006200 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061fc:	609a      	str	r2, [r3, #8]
}
 80061fe:	e016      	b.n	800622e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4a13      	ldr	r2, [pc, #76]	@ (8006250 <ADC_ConfigureBoostMode+0x1d8>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d80a      	bhi.n	800621e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800621a:	609a      	str	r2, [r3, #8]
}
 800621c:	e007      	b.n	800622e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	689a      	ldr	r2, [r3, #8]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800622c:	609a      	str	r2, [r3, #8]
}
 800622e:	bf00      	nop
 8006230:	3710      	adds	r7, #16
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop
 8006238:	40022000 	.word	0x40022000
 800623c:	40022100 	.word	0x40022100
 8006240:	40022300 	.word	0x40022300
 8006244:	58026300 	.word	0x58026300
 8006248:	005f5e10 	.word	0x005f5e10
 800624c:	00bebc20 	.word	0x00bebc20
 8006250:	017d7840 	.word	0x017d7840

08006254 <__NVIC_SetPriorityGrouping>:
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006264:	4b0b      	ldr	r3, [pc, #44]	@ (8006294 <__NVIC_SetPriorityGrouping+0x40>)
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006270:	4013      	ands	r3, r2
 8006272:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800627c:	4b06      	ldr	r3, [pc, #24]	@ (8006298 <__NVIC_SetPriorityGrouping+0x44>)
 800627e:	4313      	orrs	r3, r2
 8006280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006282:	4a04      	ldr	r2, [pc, #16]	@ (8006294 <__NVIC_SetPriorityGrouping+0x40>)
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	60d3      	str	r3, [r2, #12]
}
 8006288:	bf00      	nop
 800628a:	3714      	adds	r7, #20
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr
 8006294:	e000ed00 	.word	0xe000ed00
 8006298:	05fa0000 	.word	0x05fa0000

0800629c <__NVIC_GetPriorityGrouping>:
{
 800629c:	b480      	push	{r7}
 800629e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062a0:	4b04      	ldr	r3, [pc, #16]	@ (80062b4 <__NVIC_GetPriorityGrouping+0x18>)
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	0a1b      	lsrs	r3, r3, #8
 80062a6:	f003 0307 	and.w	r3, r3, #7
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	e000ed00 	.word	0xe000ed00

080062b8 <__NVIC_EnableIRQ>:
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	4603      	mov	r3, r0
 80062c0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80062c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	db0b      	blt.n	80062e2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062ca:	88fb      	ldrh	r3, [r7, #6]
 80062cc:	f003 021f 	and.w	r2, r3, #31
 80062d0:	4907      	ldr	r1, [pc, #28]	@ (80062f0 <__NVIC_EnableIRQ+0x38>)
 80062d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062d6:	095b      	lsrs	r3, r3, #5
 80062d8:	2001      	movs	r0, #1
 80062da:	fa00 f202 	lsl.w	r2, r0, r2
 80062de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	e000e100 	.word	0xe000e100

080062f4 <__NVIC_SetPriority>:
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	4603      	mov	r3, r0
 80062fc:	6039      	str	r1, [r7, #0]
 80062fe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006300:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006304:	2b00      	cmp	r3, #0
 8006306:	db0a      	blt.n	800631e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	b2da      	uxtb	r2, r3
 800630c:	490c      	ldr	r1, [pc, #48]	@ (8006340 <__NVIC_SetPriority+0x4c>)
 800630e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006312:	0112      	lsls	r2, r2, #4
 8006314:	b2d2      	uxtb	r2, r2
 8006316:	440b      	add	r3, r1
 8006318:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800631c:	e00a      	b.n	8006334 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	b2da      	uxtb	r2, r3
 8006322:	4908      	ldr	r1, [pc, #32]	@ (8006344 <__NVIC_SetPriority+0x50>)
 8006324:	88fb      	ldrh	r3, [r7, #6]
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	3b04      	subs	r3, #4
 800632c:	0112      	lsls	r2, r2, #4
 800632e:	b2d2      	uxtb	r2, r2
 8006330:	440b      	add	r3, r1
 8006332:	761a      	strb	r2, [r3, #24]
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	e000e100 	.word	0xe000e100
 8006344:	e000ed00 	.word	0xe000ed00

08006348 <NVIC_EncodePriority>:
{
 8006348:	b480      	push	{r7}
 800634a:	b089      	sub	sp, #36	@ 0x24
 800634c:	af00      	add	r7, sp, #0
 800634e:	60f8      	str	r0, [r7, #12]
 8006350:	60b9      	str	r1, [r7, #8]
 8006352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f003 0307 	and.w	r3, r3, #7
 800635a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	f1c3 0307 	rsb	r3, r3, #7
 8006362:	2b04      	cmp	r3, #4
 8006364:	bf28      	it	cs
 8006366:	2304      	movcs	r3, #4
 8006368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	3304      	adds	r3, #4
 800636e:	2b06      	cmp	r3, #6
 8006370:	d902      	bls.n	8006378 <NVIC_EncodePriority+0x30>
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	3b03      	subs	r3, #3
 8006376:	e000      	b.n	800637a <NVIC_EncodePriority+0x32>
 8006378:	2300      	movs	r3, #0
 800637a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800637c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	43da      	mvns	r2, r3
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	401a      	ands	r2, r3
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006390:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	fa01 f303 	lsl.w	r3, r1, r3
 800639a:	43d9      	mvns	r1, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063a0:	4313      	orrs	r3, r2
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3724      	adds	r7, #36	@ 0x24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b082      	sub	sp, #8
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f7ff ff4c 	bl	8006254 <__NVIC_SetPriorityGrouping>
}
 80063bc:	bf00      	nop
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b086      	sub	sp, #24
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	4603      	mov	r3, r0
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
 80063d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80063d2:	f7ff ff63 	bl	800629c <__NVIC_GetPriorityGrouping>
 80063d6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	68b9      	ldr	r1, [r7, #8]
 80063dc:	6978      	ldr	r0, [r7, #20]
 80063de:	f7ff ffb3 	bl	8006348 <NVIC_EncodePriority>
 80063e2:	4602      	mov	r2, r0
 80063e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80063e8:	4611      	mov	r1, r2
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7ff ff82 	bl	80062f4 <__NVIC_SetPriority>
}
 80063f0:	bf00      	nop
 80063f2:	3718      	adds	r7, #24
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	4603      	mov	r3, r0
 8006400:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006402:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006406:	4618      	mov	r0, r3
 8006408:	f7ff ff56 	bl	80062b8 <__NVIC_EnableIRQ>
}
 800640c:	bf00      	nop
 800640e:	3708      	adds	r7, #8
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}

08006414 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006414:	b480      	push	{r7}
 8006416:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8006418:	f3bf 8f5f 	dmb	sy
}
 800641c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800641e:	4b07      	ldr	r3, [pc, #28]	@ (800643c <HAL_MPU_Disable+0x28>)
 8006420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006422:	4a06      	ldr	r2, [pc, #24]	@ (800643c <HAL_MPU_Disable+0x28>)
 8006424:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006428:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800642a:	4b05      	ldr	r3, [pc, #20]	@ (8006440 <HAL_MPU_Disable+0x2c>)
 800642c:	2200      	movs	r2, #0
 800642e:	605a      	str	r2, [r3, #4]
}
 8006430:	bf00      	nop
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	e000ed00 	.word	0xe000ed00
 8006440:	e000ed90 	.word	0xe000ed90

08006444 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800644c:	4a0b      	ldr	r2, [pc, #44]	@ (800647c <HAL_MPU_Enable+0x38>)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f043 0301 	orr.w	r3, r3, #1
 8006454:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006456:	4b0a      	ldr	r3, [pc, #40]	@ (8006480 <HAL_MPU_Enable+0x3c>)
 8006458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645a:	4a09      	ldr	r2, [pc, #36]	@ (8006480 <HAL_MPU_Enable+0x3c>)
 800645c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006460:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006462:	f3bf 8f4f 	dsb	sy
}
 8006466:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006468:	f3bf 8f6f 	isb	sy
}
 800646c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800646e:	bf00      	nop
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	e000ed90 	.word	0xe000ed90
 8006480:	e000ed00 	.word	0xe000ed00

08006484 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	785a      	ldrb	r2, [r3, #1]
 8006490:	4b1b      	ldr	r3, [pc, #108]	@ (8006500 <HAL_MPU_ConfigRegion+0x7c>)
 8006492:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006494:	4b1a      	ldr	r3, [pc, #104]	@ (8006500 <HAL_MPU_ConfigRegion+0x7c>)
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	4a19      	ldr	r2, [pc, #100]	@ (8006500 <HAL_MPU_ConfigRegion+0x7c>)
 800649a:	f023 0301 	bic.w	r3, r3, #1
 800649e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80064a0:	4a17      	ldr	r2, [pc, #92]	@ (8006500 <HAL_MPU_ConfigRegion+0x7c>)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	7b1b      	ldrb	r3, [r3, #12]
 80064ac:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	7adb      	ldrb	r3, [r3, #11]
 80064b2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	7a9b      	ldrb	r3, [r3, #10]
 80064ba:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80064bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	7b5b      	ldrb	r3, [r3, #13]
 80064c2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80064c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	7b9b      	ldrb	r3, [r3, #14]
 80064ca:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80064cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	7bdb      	ldrb	r3, [r3, #15]
 80064d2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80064d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	7a5b      	ldrb	r3, [r3, #9]
 80064da:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80064dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	7a1b      	ldrb	r3, [r3, #8]
 80064e2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80064e4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	7812      	ldrb	r2, [r2, #0]
 80064ea:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064ec:	4a04      	ldr	r2, [pc, #16]	@ (8006500 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80064ee:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064f0:	6113      	str	r3, [r2, #16]
}
 80064f2:	bf00      	nop
 80064f4:	370c      	adds	r7, #12
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	e000ed90 	.word	0xe000ed90

08006504 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800650c:	f7fe fc28 	bl	8004d60 <HAL_GetTick>
 8006510:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e312      	b.n	8006b42 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a66      	ldr	r2, [pc, #408]	@ (80066bc <HAL_DMA_Init+0x1b8>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d04a      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a65      	ldr	r2, [pc, #404]	@ (80066c0 <HAL_DMA_Init+0x1bc>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d045      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a63      	ldr	r2, [pc, #396]	@ (80066c4 <HAL_DMA_Init+0x1c0>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d040      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a62      	ldr	r2, [pc, #392]	@ (80066c8 <HAL_DMA_Init+0x1c4>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d03b      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a60      	ldr	r2, [pc, #384]	@ (80066cc <HAL_DMA_Init+0x1c8>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d036      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a5f      	ldr	r2, [pc, #380]	@ (80066d0 <HAL_DMA_Init+0x1cc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d031      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a5d      	ldr	r2, [pc, #372]	@ (80066d4 <HAL_DMA_Init+0x1d0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d02c      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a5c      	ldr	r2, [pc, #368]	@ (80066d8 <HAL_DMA_Init+0x1d4>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d027      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a5a      	ldr	r2, [pc, #360]	@ (80066dc <HAL_DMA_Init+0x1d8>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d022      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a59      	ldr	r2, [pc, #356]	@ (80066e0 <HAL_DMA_Init+0x1dc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d01d      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a57      	ldr	r2, [pc, #348]	@ (80066e4 <HAL_DMA_Init+0x1e0>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d018      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a56      	ldr	r2, [pc, #344]	@ (80066e8 <HAL_DMA_Init+0x1e4>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d013      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a54      	ldr	r2, [pc, #336]	@ (80066ec <HAL_DMA_Init+0x1e8>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d00e      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a53      	ldr	r2, [pc, #332]	@ (80066f0 <HAL_DMA_Init+0x1ec>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d009      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a51      	ldr	r2, [pc, #324]	@ (80066f4 <HAL_DMA_Init+0x1f0>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d004      	beq.n	80065bc <HAL_DMA_Init+0xb8>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a50      	ldr	r2, [pc, #320]	@ (80066f8 <HAL_DMA_Init+0x1f4>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d101      	bne.n	80065c0 <HAL_DMA_Init+0xbc>
 80065bc:	2301      	movs	r3, #1
 80065be:	e000      	b.n	80065c2 <HAL_DMA_Init+0xbe>
 80065c0:	2300      	movs	r3, #0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 813c 	beq.w	8006840 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a37      	ldr	r2, [pc, #220]	@ (80066bc <HAL_DMA_Init+0x1b8>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d04a      	beq.n	8006678 <HAL_DMA_Init+0x174>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a36      	ldr	r2, [pc, #216]	@ (80066c0 <HAL_DMA_Init+0x1bc>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d045      	beq.n	8006678 <HAL_DMA_Init+0x174>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a34      	ldr	r2, [pc, #208]	@ (80066c4 <HAL_DMA_Init+0x1c0>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d040      	beq.n	8006678 <HAL_DMA_Init+0x174>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a33      	ldr	r2, [pc, #204]	@ (80066c8 <HAL_DMA_Init+0x1c4>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d03b      	beq.n	8006678 <HAL_DMA_Init+0x174>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a31      	ldr	r2, [pc, #196]	@ (80066cc <HAL_DMA_Init+0x1c8>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d036      	beq.n	8006678 <HAL_DMA_Init+0x174>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a30      	ldr	r2, [pc, #192]	@ (80066d0 <HAL_DMA_Init+0x1cc>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d031      	beq.n	8006678 <HAL_DMA_Init+0x174>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a2e      	ldr	r2, [pc, #184]	@ (80066d4 <HAL_DMA_Init+0x1d0>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d02c      	beq.n	8006678 <HAL_DMA_Init+0x174>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a2d      	ldr	r2, [pc, #180]	@ (80066d8 <HAL_DMA_Init+0x1d4>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d027      	beq.n	8006678 <HAL_DMA_Init+0x174>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a2b      	ldr	r2, [pc, #172]	@ (80066dc <HAL_DMA_Init+0x1d8>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d022      	beq.n	8006678 <HAL_DMA_Init+0x174>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a2a      	ldr	r2, [pc, #168]	@ (80066e0 <HAL_DMA_Init+0x1dc>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d01d      	beq.n	8006678 <HAL_DMA_Init+0x174>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a28      	ldr	r2, [pc, #160]	@ (80066e4 <HAL_DMA_Init+0x1e0>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d018      	beq.n	8006678 <HAL_DMA_Init+0x174>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a27      	ldr	r2, [pc, #156]	@ (80066e8 <HAL_DMA_Init+0x1e4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d013      	beq.n	8006678 <HAL_DMA_Init+0x174>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a25      	ldr	r2, [pc, #148]	@ (80066ec <HAL_DMA_Init+0x1e8>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d00e      	beq.n	8006678 <HAL_DMA_Init+0x174>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a24      	ldr	r2, [pc, #144]	@ (80066f0 <HAL_DMA_Init+0x1ec>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d009      	beq.n	8006678 <HAL_DMA_Init+0x174>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a22      	ldr	r2, [pc, #136]	@ (80066f4 <HAL_DMA_Init+0x1f0>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d004      	beq.n	8006678 <HAL_DMA_Init+0x174>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a21      	ldr	r2, [pc, #132]	@ (80066f8 <HAL_DMA_Init+0x1f4>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d108      	bne.n	800668a <HAL_DMA_Init+0x186>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f022 0201 	bic.w	r2, r2, #1
 8006686:	601a      	str	r2, [r3, #0]
 8006688:	e007      	b.n	800669a <HAL_DMA_Init+0x196>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0201 	bic.w	r2, r2, #1
 8006698:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800669a:	e02f      	b.n	80066fc <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800669c:	f7fe fb60 	bl	8004d60 <HAL_GetTick>
 80066a0:	4602      	mov	r2, r0
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	1ad3      	subs	r3, r2, r3
 80066a6:	2b05      	cmp	r3, #5
 80066a8:	d928      	bls.n	80066fc <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2220      	movs	r2, #32
 80066ae:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2203      	movs	r2, #3
 80066b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e242      	b.n	8006b42 <HAL_DMA_Init+0x63e>
 80066bc:	40020010 	.word	0x40020010
 80066c0:	40020028 	.word	0x40020028
 80066c4:	40020040 	.word	0x40020040
 80066c8:	40020058 	.word	0x40020058
 80066cc:	40020070 	.word	0x40020070
 80066d0:	40020088 	.word	0x40020088
 80066d4:	400200a0 	.word	0x400200a0
 80066d8:	400200b8 	.word	0x400200b8
 80066dc:	40020410 	.word	0x40020410
 80066e0:	40020428 	.word	0x40020428
 80066e4:	40020440 	.word	0x40020440
 80066e8:	40020458 	.word	0x40020458
 80066ec:	40020470 	.word	0x40020470
 80066f0:	40020488 	.word	0x40020488
 80066f4:	400204a0 	.word	0x400204a0
 80066f8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0301 	and.w	r3, r3, #1
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1c8      	bne.n	800669c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	4b83      	ldr	r3, [pc, #524]	@ (8006924 <HAL_DMA_Init+0x420>)
 8006716:	4013      	ands	r3, r2
 8006718:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006722:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800672e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	699b      	ldr	r3, [r3, #24]
 8006734:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800673a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	4313      	orrs	r3, r2
 8006746:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674c:	2b04      	cmp	r3, #4
 800674e:	d107      	bne.n	8006760 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006758:	4313      	orrs	r3, r2
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	4313      	orrs	r3, r2
 800675e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	2b28      	cmp	r3, #40	@ 0x28
 8006766:	d903      	bls.n	8006770 <HAL_DMA_Init+0x26c>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	2b2e      	cmp	r3, #46	@ 0x2e
 800676e:	d91f      	bls.n	80067b0 <HAL_DMA_Init+0x2ac>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	2b3e      	cmp	r3, #62	@ 0x3e
 8006776:	d903      	bls.n	8006780 <HAL_DMA_Init+0x27c>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	2b42      	cmp	r3, #66	@ 0x42
 800677e:	d917      	bls.n	80067b0 <HAL_DMA_Init+0x2ac>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	2b46      	cmp	r3, #70	@ 0x46
 8006786:	d903      	bls.n	8006790 <HAL_DMA_Init+0x28c>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	2b48      	cmp	r3, #72	@ 0x48
 800678e:	d90f      	bls.n	80067b0 <HAL_DMA_Init+0x2ac>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	2b4e      	cmp	r3, #78	@ 0x4e
 8006796:	d903      	bls.n	80067a0 <HAL_DMA_Init+0x29c>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	2b52      	cmp	r3, #82	@ 0x52
 800679e:	d907      	bls.n	80067b0 <HAL_DMA_Init+0x2ac>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	2b73      	cmp	r3, #115	@ 0x73
 80067a6:	d905      	bls.n	80067b4 <HAL_DMA_Init+0x2b0>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	2b77      	cmp	r3, #119	@ 0x77
 80067ae:	d801      	bhi.n	80067b4 <HAL_DMA_Init+0x2b0>
 80067b0:	2301      	movs	r3, #1
 80067b2:	e000      	b.n	80067b6 <HAL_DMA_Init+0x2b2>
 80067b4:	2300      	movs	r3, #0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d003      	beq.n	80067c2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067c0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	695b      	ldr	r3, [r3, #20]
 80067d0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	f023 0307 	bic.w	r3, r3, #7
 80067d8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067de:	697a      	ldr	r2, [r7, #20]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e8:	2b04      	cmp	r3, #4
 80067ea:	d117      	bne.n	800681c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067f0:	697a      	ldr	r2, [r7, #20]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00e      	beq.n	800681c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f002 fb3a 	bl	8008e78 <DMA_CheckFifoParam>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d008      	beq.n	800681c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2240      	movs	r2, #64	@ 0x40
 800680e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e192      	b.n	8006b42 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f002 fa75 	bl	8008d14 <DMA_CalcBaseAndBitshift>
 800682a:	4603      	mov	r3, r0
 800682c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006832:	f003 031f 	and.w	r3, r3, #31
 8006836:	223f      	movs	r2, #63	@ 0x3f
 8006838:	409a      	lsls	r2, r3
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	609a      	str	r2, [r3, #8]
 800683e:	e0c8      	b.n	80069d2 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a38      	ldr	r2, [pc, #224]	@ (8006928 <HAL_DMA_Init+0x424>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d022      	beq.n	8006890 <HAL_DMA_Init+0x38c>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a37      	ldr	r2, [pc, #220]	@ (800692c <HAL_DMA_Init+0x428>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d01d      	beq.n	8006890 <HAL_DMA_Init+0x38c>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a35      	ldr	r2, [pc, #212]	@ (8006930 <HAL_DMA_Init+0x42c>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d018      	beq.n	8006890 <HAL_DMA_Init+0x38c>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a34      	ldr	r2, [pc, #208]	@ (8006934 <HAL_DMA_Init+0x430>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d013      	beq.n	8006890 <HAL_DMA_Init+0x38c>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a32      	ldr	r2, [pc, #200]	@ (8006938 <HAL_DMA_Init+0x434>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d00e      	beq.n	8006890 <HAL_DMA_Init+0x38c>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a31      	ldr	r2, [pc, #196]	@ (800693c <HAL_DMA_Init+0x438>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d009      	beq.n	8006890 <HAL_DMA_Init+0x38c>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a2f      	ldr	r2, [pc, #188]	@ (8006940 <HAL_DMA_Init+0x43c>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d004      	beq.n	8006890 <HAL_DMA_Init+0x38c>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a2e      	ldr	r2, [pc, #184]	@ (8006944 <HAL_DMA_Init+0x440>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d101      	bne.n	8006894 <HAL_DMA_Init+0x390>
 8006890:	2301      	movs	r3, #1
 8006892:	e000      	b.n	8006896 <HAL_DMA_Init+0x392>
 8006894:	2300      	movs	r3, #0
 8006896:	2b00      	cmp	r3, #0
 8006898:	f000 8092 	beq.w	80069c0 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a21      	ldr	r2, [pc, #132]	@ (8006928 <HAL_DMA_Init+0x424>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d021      	beq.n	80068ea <HAL_DMA_Init+0x3e6>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a20      	ldr	r2, [pc, #128]	@ (800692c <HAL_DMA_Init+0x428>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d01c      	beq.n	80068ea <HAL_DMA_Init+0x3e6>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a1e      	ldr	r2, [pc, #120]	@ (8006930 <HAL_DMA_Init+0x42c>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d017      	beq.n	80068ea <HAL_DMA_Init+0x3e6>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a1d      	ldr	r2, [pc, #116]	@ (8006934 <HAL_DMA_Init+0x430>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d012      	beq.n	80068ea <HAL_DMA_Init+0x3e6>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a1b      	ldr	r2, [pc, #108]	@ (8006938 <HAL_DMA_Init+0x434>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d00d      	beq.n	80068ea <HAL_DMA_Init+0x3e6>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a1a      	ldr	r2, [pc, #104]	@ (800693c <HAL_DMA_Init+0x438>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d008      	beq.n	80068ea <HAL_DMA_Init+0x3e6>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a18      	ldr	r2, [pc, #96]	@ (8006940 <HAL_DMA_Init+0x43c>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d003      	beq.n	80068ea <HAL_DMA_Init+0x3e6>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a17      	ldr	r2, [pc, #92]	@ (8006944 <HAL_DMA_Init+0x440>)
 80068e8:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2202      	movs	r2, #2
 80068ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	4b10      	ldr	r3, [pc, #64]	@ (8006948 <HAL_DMA_Init+0x444>)
 8006906:	4013      	ands	r3, r2
 8006908:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	2b40      	cmp	r3, #64	@ 0x40
 8006910:	d01c      	beq.n	800694c <HAL_DMA_Init+0x448>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	2b80      	cmp	r3, #128	@ 0x80
 8006918:	d102      	bne.n	8006920 <HAL_DMA_Init+0x41c>
 800691a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800691e:	e016      	b.n	800694e <HAL_DMA_Init+0x44a>
 8006920:	2300      	movs	r3, #0
 8006922:	e014      	b.n	800694e <HAL_DMA_Init+0x44a>
 8006924:	fe10803f 	.word	0xfe10803f
 8006928:	58025408 	.word	0x58025408
 800692c:	5802541c 	.word	0x5802541c
 8006930:	58025430 	.word	0x58025430
 8006934:	58025444 	.word	0x58025444
 8006938:	58025458 	.word	0x58025458
 800693c:	5802546c 	.word	0x5802546c
 8006940:	58025480 	.word	0x58025480
 8006944:	58025494 	.word	0x58025494
 8006948:	fffe000f 	.word	0xfffe000f
 800694c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	68d2      	ldr	r2, [r2, #12]
 8006952:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006954:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800695c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006964:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800696c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69db      	ldr	r3, [r3, #28]
 8006972:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006974:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800697c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	4313      	orrs	r3, r2
 8006982:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	697a      	ldr	r2, [r7, #20]
 800698a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	461a      	mov	r2, r3
 8006992:	4b6e      	ldr	r3, [pc, #440]	@ (8006b4c <HAL_DMA_Init+0x648>)
 8006994:	4413      	add	r3, r2
 8006996:	4a6e      	ldr	r2, [pc, #440]	@ (8006b50 <HAL_DMA_Init+0x64c>)
 8006998:	fba2 2303 	umull	r2, r3, r2, r3
 800699c:	091b      	lsrs	r3, r3, #4
 800699e:	009a      	lsls	r2, r3, #2
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f002 f9b5 	bl	8008d14 <DMA_CalcBaseAndBitshift>
 80069aa:	4603      	mov	r3, r0
 80069ac:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069b2:	f003 031f 	and.w	r3, r3, #31
 80069b6:	2201      	movs	r2, #1
 80069b8:	409a      	lsls	r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	605a      	str	r2, [r3, #4]
 80069be:	e008      	b.n	80069d2 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2240      	movs	r2, #64	@ 0x40
 80069c4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2203      	movs	r2, #3
 80069ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e0b7      	b.n	8006b42 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a5f      	ldr	r2, [pc, #380]	@ (8006b54 <HAL_DMA_Init+0x650>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d072      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a5d      	ldr	r2, [pc, #372]	@ (8006b58 <HAL_DMA_Init+0x654>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d06d      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a5c      	ldr	r2, [pc, #368]	@ (8006b5c <HAL_DMA_Init+0x658>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d068      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a5a      	ldr	r2, [pc, #360]	@ (8006b60 <HAL_DMA_Init+0x65c>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d063      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a59      	ldr	r2, [pc, #356]	@ (8006b64 <HAL_DMA_Init+0x660>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d05e      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a57      	ldr	r2, [pc, #348]	@ (8006b68 <HAL_DMA_Init+0x664>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d059      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a56      	ldr	r2, [pc, #344]	@ (8006b6c <HAL_DMA_Init+0x668>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d054      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a54      	ldr	r2, [pc, #336]	@ (8006b70 <HAL_DMA_Init+0x66c>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d04f      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a53      	ldr	r2, [pc, #332]	@ (8006b74 <HAL_DMA_Init+0x670>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d04a      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a51      	ldr	r2, [pc, #324]	@ (8006b78 <HAL_DMA_Init+0x674>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d045      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a50      	ldr	r2, [pc, #320]	@ (8006b7c <HAL_DMA_Init+0x678>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d040      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a4e      	ldr	r2, [pc, #312]	@ (8006b80 <HAL_DMA_Init+0x67c>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d03b      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a4d      	ldr	r2, [pc, #308]	@ (8006b84 <HAL_DMA_Init+0x680>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d036      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a4b      	ldr	r2, [pc, #300]	@ (8006b88 <HAL_DMA_Init+0x684>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d031      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a4a      	ldr	r2, [pc, #296]	@ (8006b8c <HAL_DMA_Init+0x688>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d02c      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a48      	ldr	r2, [pc, #288]	@ (8006b90 <HAL_DMA_Init+0x68c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d027      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a47      	ldr	r2, [pc, #284]	@ (8006b94 <HAL_DMA_Init+0x690>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d022      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a45      	ldr	r2, [pc, #276]	@ (8006b98 <HAL_DMA_Init+0x694>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d01d      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a44      	ldr	r2, [pc, #272]	@ (8006b9c <HAL_DMA_Init+0x698>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d018      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a42      	ldr	r2, [pc, #264]	@ (8006ba0 <HAL_DMA_Init+0x69c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d013      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a41      	ldr	r2, [pc, #260]	@ (8006ba4 <HAL_DMA_Init+0x6a0>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d00e      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a3f      	ldr	r2, [pc, #252]	@ (8006ba8 <HAL_DMA_Init+0x6a4>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d009      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a3e      	ldr	r2, [pc, #248]	@ (8006bac <HAL_DMA_Init+0x6a8>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d004      	beq.n	8006ac2 <HAL_DMA_Init+0x5be>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a3c      	ldr	r2, [pc, #240]	@ (8006bb0 <HAL_DMA_Init+0x6ac>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d101      	bne.n	8006ac6 <HAL_DMA_Init+0x5c2>
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e000      	b.n	8006ac8 <HAL_DMA_Init+0x5c4>
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d032      	beq.n	8006b32 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f002 fa4f 	bl	8008f70 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	2b80      	cmp	r3, #128	@ 0x80
 8006ad8:	d102      	bne.n	8006ae0 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685a      	ldr	r2, [r3, #4]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae8:	b2d2      	uxtb	r2, r2
 8006aea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006af4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d010      	beq.n	8006b20 <HAL_DMA_Init+0x61c>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d80c      	bhi.n	8006b20 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f002 facc 	bl	80090a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b10:	2200      	movs	r2, #0
 8006b12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006b1c:	605a      	str	r2, [r3, #4]
 8006b1e:	e008      	b.n	8006b32 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3718      	adds	r7, #24
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	a7fdabf8 	.word	0xa7fdabf8
 8006b50:	cccccccd 	.word	0xcccccccd
 8006b54:	40020010 	.word	0x40020010
 8006b58:	40020028 	.word	0x40020028
 8006b5c:	40020040 	.word	0x40020040
 8006b60:	40020058 	.word	0x40020058
 8006b64:	40020070 	.word	0x40020070
 8006b68:	40020088 	.word	0x40020088
 8006b6c:	400200a0 	.word	0x400200a0
 8006b70:	400200b8 	.word	0x400200b8
 8006b74:	40020410 	.word	0x40020410
 8006b78:	40020428 	.word	0x40020428
 8006b7c:	40020440 	.word	0x40020440
 8006b80:	40020458 	.word	0x40020458
 8006b84:	40020470 	.word	0x40020470
 8006b88:	40020488 	.word	0x40020488
 8006b8c:	400204a0 	.word	0x400204a0
 8006b90:	400204b8 	.word	0x400204b8
 8006b94:	58025408 	.word	0x58025408
 8006b98:	5802541c 	.word	0x5802541c
 8006b9c:	58025430 	.word	0x58025430
 8006ba0:	58025444 	.word	0x58025444
 8006ba4:	58025458 	.word	0x58025458
 8006ba8:	5802546c 	.word	0x5802546c
 8006bac:	58025480 	.word	0x58025480
 8006bb0:	58025494 	.word	0x58025494

08006bb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b086      	sub	sp, #24
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
 8006bc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d101      	bne.n	8006bd0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e226      	b.n	800701e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d101      	bne.n	8006bde <HAL_DMA_Start_IT+0x2a>
 8006bda:	2302      	movs	r3, #2
 8006bdc:	e21f      	b.n	800701e <HAL_DMA_Start_IT+0x46a>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	f040 820a 	bne.w	8007008 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a68      	ldr	r2, [pc, #416]	@ (8006da8 <HAL_DMA_Start_IT+0x1f4>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d04a      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a66      	ldr	r2, [pc, #408]	@ (8006dac <HAL_DMA_Start_IT+0x1f8>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d045      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a65      	ldr	r2, [pc, #404]	@ (8006db0 <HAL_DMA_Start_IT+0x1fc>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d040      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a63      	ldr	r2, [pc, #396]	@ (8006db4 <HAL_DMA_Start_IT+0x200>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d03b      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a62      	ldr	r2, [pc, #392]	@ (8006db8 <HAL_DMA_Start_IT+0x204>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d036      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a60      	ldr	r2, [pc, #384]	@ (8006dbc <HAL_DMA_Start_IT+0x208>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d031      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a5f      	ldr	r2, [pc, #380]	@ (8006dc0 <HAL_DMA_Start_IT+0x20c>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d02c      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a5d      	ldr	r2, [pc, #372]	@ (8006dc4 <HAL_DMA_Start_IT+0x210>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d027      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a5c      	ldr	r2, [pc, #368]	@ (8006dc8 <HAL_DMA_Start_IT+0x214>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d022      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a5a      	ldr	r2, [pc, #360]	@ (8006dcc <HAL_DMA_Start_IT+0x218>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d01d      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a59      	ldr	r2, [pc, #356]	@ (8006dd0 <HAL_DMA_Start_IT+0x21c>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d018      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a57      	ldr	r2, [pc, #348]	@ (8006dd4 <HAL_DMA_Start_IT+0x220>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d013      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a56      	ldr	r2, [pc, #344]	@ (8006dd8 <HAL_DMA_Start_IT+0x224>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d00e      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a54      	ldr	r2, [pc, #336]	@ (8006ddc <HAL_DMA_Start_IT+0x228>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d009      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a53      	ldr	r2, [pc, #332]	@ (8006de0 <HAL_DMA_Start_IT+0x22c>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d004      	beq.n	8006ca2 <HAL_DMA_Start_IT+0xee>
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a51      	ldr	r2, [pc, #324]	@ (8006de4 <HAL_DMA_Start_IT+0x230>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d108      	bne.n	8006cb4 <HAL_DMA_Start_IT+0x100>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 0201 	bic.w	r2, r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]
 8006cb2:	e007      	b.n	8006cc4 <HAL_DMA_Start_IT+0x110>
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f022 0201 	bic.w	r2, r2, #1
 8006cc2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	68b9      	ldr	r1, [r7, #8]
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f001 fe76 	bl	80089bc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a34      	ldr	r2, [pc, #208]	@ (8006da8 <HAL_DMA_Start_IT+0x1f4>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d04a      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a33      	ldr	r2, [pc, #204]	@ (8006dac <HAL_DMA_Start_IT+0x1f8>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d045      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a31      	ldr	r2, [pc, #196]	@ (8006db0 <HAL_DMA_Start_IT+0x1fc>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d040      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a30      	ldr	r2, [pc, #192]	@ (8006db4 <HAL_DMA_Start_IT+0x200>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d03b      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a2e      	ldr	r2, [pc, #184]	@ (8006db8 <HAL_DMA_Start_IT+0x204>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d036      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a2d      	ldr	r2, [pc, #180]	@ (8006dbc <HAL_DMA_Start_IT+0x208>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d031      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a2b      	ldr	r2, [pc, #172]	@ (8006dc0 <HAL_DMA_Start_IT+0x20c>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d02c      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8006dc4 <HAL_DMA_Start_IT+0x210>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d027      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a28      	ldr	r2, [pc, #160]	@ (8006dc8 <HAL_DMA_Start_IT+0x214>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d022      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a27      	ldr	r2, [pc, #156]	@ (8006dcc <HAL_DMA_Start_IT+0x218>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d01d      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a25      	ldr	r2, [pc, #148]	@ (8006dd0 <HAL_DMA_Start_IT+0x21c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d018      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a24      	ldr	r2, [pc, #144]	@ (8006dd4 <HAL_DMA_Start_IT+0x220>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d013      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a22      	ldr	r2, [pc, #136]	@ (8006dd8 <HAL_DMA_Start_IT+0x224>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d00e      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a21      	ldr	r2, [pc, #132]	@ (8006ddc <HAL_DMA_Start_IT+0x228>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d009      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a1f      	ldr	r2, [pc, #124]	@ (8006de0 <HAL_DMA_Start_IT+0x22c>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d004      	beq.n	8006d70 <HAL_DMA_Start_IT+0x1bc>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a1e      	ldr	r2, [pc, #120]	@ (8006de4 <HAL_DMA_Start_IT+0x230>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d101      	bne.n	8006d74 <HAL_DMA_Start_IT+0x1c0>
 8006d70:	2301      	movs	r3, #1
 8006d72:	e000      	b.n	8006d76 <HAL_DMA_Start_IT+0x1c2>
 8006d74:	2300      	movs	r3, #0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d036      	beq.n	8006de8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f023 021e 	bic.w	r2, r3, #30
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f042 0216 	orr.w	r2, r2, #22
 8006d8c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d03e      	beq.n	8006e14 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f042 0208 	orr.w	r2, r2, #8
 8006da4:	601a      	str	r2, [r3, #0]
 8006da6:	e035      	b.n	8006e14 <HAL_DMA_Start_IT+0x260>
 8006da8:	40020010 	.word	0x40020010
 8006dac:	40020028 	.word	0x40020028
 8006db0:	40020040 	.word	0x40020040
 8006db4:	40020058 	.word	0x40020058
 8006db8:	40020070 	.word	0x40020070
 8006dbc:	40020088 	.word	0x40020088
 8006dc0:	400200a0 	.word	0x400200a0
 8006dc4:	400200b8 	.word	0x400200b8
 8006dc8:	40020410 	.word	0x40020410
 8006dcc:	40020428 	.word	0x40020428
 8006dd0:	40020440 	.word	0x40020440
 8006dd4:	40020458 	.word	0x40020458
 8006dd8:	40020470 	.word	0x40020470
 8006ddc:	40020488 	.word	0x40020488
 8006de0:	400204a0 	.word	0x400204a0
 8006de4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f023 020e 	bic.w	r2, r3, #14
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f042 020a 	orr.w	r2, r2, #10
 8006dfa:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d007      	beq.n	8006e14 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0204 	orr.w	r2, r2, #4
 8006e12:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a83      	ldr	r2, [pc, #524]	@ (8007028 <HAL_DMA_Start_IT+0x474>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d072      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a82      	ldr	r2, [pc, #520]	@ (800702c <HAL_DMA_Start_IT+0x478>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d06d      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a80      	ldr	r2, [pc, #512]	@ (8007030 <HAL_DMA_Start_IT+0x47c>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d068      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a7f      	ldr	r2, [pc, #508]	@ (8007034 <HAL_DMA_Start_IT+0x480>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d063      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a7d      	ldr	r2, [pc, #500]	@ (8007038 <HAL_DMA_Start_IT+0x484>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d05e      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a7c      	ldr	r2, [pc, #496]	@ (800703c <HAL_DMA_Start_IT+0x488>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d059      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a7a      	ldr	r2, [pc, #488]	@ (8007040 <HAL_DMA_Start_IT+0x48c>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d054      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a79      	ldr	r2, [pc, #484]	@ (8007044 <HAL_DMA_Start_IT+0x490>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d04f      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a77      	ldr	r2, [pc, #476]	@ (8007048 <HAL_DMA_Start_IT+0x494>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d04a      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a76      	ldr	r2, [pc, #472]	@ (800704c <HAL_DMA_Start_IT+0x498>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d045      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a74      	ldr	r2, [pc, #464]	@ (8007050 <HAL_DMA_Start_IT+0x49c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d040      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a73      	ldr	r2, [pc, #460]	@ (8007054 <HAL_DMA_Start_IT+0x4a0>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d03b      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a71      	ldr	r2, [pc, #452]	@ (8007058 <HAL_DMA_Start_IT+0x4a4>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d036      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a70      	ldr	r2, [pc, #448]	@ (800705c <HAL_DMA_Start_IT+0x4a8>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d031      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a6e      	ldr	r2, [pc, #440]	@ (8007060 <HAL_DMA_Start_IT+0x4ac>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d02c      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a6d      	ldr	r2, [pc, #436]	@ (8007064 <HAL_DMA_Start_IT+0x4b0>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d027      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a6b      	ldr	r2, [pc, #428]	@ (8007068 <HAL_DMA_Start_IT+0x4b4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d022      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a6a      	ldr	r2, [pc, #424]	@ (800706c <HAL_DMA_Start_IT+0x4b8>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d01d      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a68      	ldr	r2, [pc, #416]	@ (8007070 <HAL_DMA_Start_IT+0x4bc>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d018      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a67      	ldr	r2, [pc, #412]	@ (8007074 <HAL_DMA_Start_IT+0x4c0>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d013      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a65      	ldr	r2, [pc, #404]	@ (8007078 <HAL_DMA_Start_IT+0x4c4>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d00e      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a64      	ldr	r2, [pc, #400]	@ (800707c <HAL_DMA_Start_IT+0x4c8>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d009      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a62      	ldr	r2, [pc, #392]	@ (8007080 <HAL_DMA_Start_IT+0x4cc>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d004      	beq.n	8006f04 <HAL_DMA_Start_IT+0x350>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a61      	ldr	r2, [pc, #388]	@ (8007084 <HAL_DMA_Start_IT+0x4d0>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d101      	bne.n	8006f08 <HAL_DMA_Start_IT+0x354>
 8006f04:	2301      	movs	r3, #1
 8006f06:	e000      	b.n	8006f0a <HAL_DMA_Start_IT+0x356>
 8006f08:	2300      	movs	r3, #0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d01a      	beq.n	8006f44 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d007      	beq.n	8006f2c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f2a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d007      	beq.n	8006f44 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f42:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a37      	ldr	r2, [pc, #220]	@ (8007028 <HAL_DMA_Start_IT+0x474>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d04a      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a36      	ldr	r2, [pc, #216]	@ (800702c <HAL_DMA_Start_IT+0x478>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d045      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a34      	ldr	r2, [pc, #208]	@ (8007030 <HAL_DMA_Start_IT+0x47c>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d040      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a33      	ldr	r2, [pc, #204]	@ (8007034 <HAL_DMA_Start_IT+0x480>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d03b      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a31      	ldr	r2, [pc, #196]	@ (8007038 <HAL_DMA_Start_IT+0x484>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d036      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a30      	ldr	r2, [pc, #192]	@ (800703c <HAL_DMA_Start_IT+0x488>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d031      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a2e      	ldr	r2, [pc, #184]	@ (8007040 <HAL_DMA_Start_IT+0x48c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d02c      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a2d      	ldr	r2, [pc, #180]	@ (8007044 <HAL_DMA_Start_IT+0x490>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d027      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a2b      	ldr	r2, [pc, #172]	@ (8007048 <HAL_DMA_Start_IT+0x494>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d022      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a2a      	ldr	r2, [pc, #168]	@ (800704c <HAL_DMA_Start_IT+0x498>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d01d      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a28      	ldr	r2, [pc, #160]	@ (8007050 <HAL_DMA_Start_IT+0x49c>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d018      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a27      	ldr	r2, [pc, #156]	@ (8007054 <HAL_DMA_Start_IT+0x4a0>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d013      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a25      	ldr	r2, [pc, #148]	@ (8007058 <HAL_DMA_Start_IT+0x4a4>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d00e      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a24      	ldr	r2, [pc, #144]	@ (800705c <HAL_DMA_Start_IT+0x4a8>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d009      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a22      	ldr	r2, [pc, #136]	@ (8007060 <HAL_DMA_Start_IT+0x4ac>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d004      	beq.n	8006fe4 <HAL_DMA_Start_IT+0x430>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a21      	ldr	r2, [pc, #132]	@ (8007064 <HAL_DMA_Start_IT+0x4b0>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d108      	bne.n	8006ff6 <HAL_DMA_Start_IT+0x442>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f042 0201 	orr.w	r2, r2, #1
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	e012      	b.n	800701c <HAL_DMA_Start_IT+0x468>
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f042 0201 	orr.w	r2, r2, #1
 8007004:	601a      	str	r2, [r3, #0]
 8007006:	e009      	b.n	800701c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800700e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800701c:	7dfb      	ldrb	r3, [r7, #23]
}
 800701e:	4618      	mov	r0, r3
 8007020:	3718      	adds	r7, #24
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	40020010 	.word	0x40020010
 800702c:	40020028 	.word	0x40020028
 8007030:	40020040 	.word	0x40020040
 8007034:	40020058 	.word	0x40020058
 8007038:	40020070 	.word	0x40020070
 800703c:	40020088 	.word	0x40020088
 8007040:	400200a0 	.word	0x400200a0
 8007044:	400200b8 	.word	0x400200b8
 8007048:	40020410 	.word	0x40020410
 800704c:	40020428 	.word	0x40020428
 8007050:	40020440 	.word	0x40020440
 8007054:	40020458 	.word	0x40020458
 8007058:	40020470 	.word	0x40020470
 800705c:	40020488 	.word	0x40020488
 8007060:	400204a0 	.word	0x400204a0
 8007064:	400204b8 	.word	0x400204b8
 8007068:	58025408 	.word	0x58025408
 800706c:	5802541c 	.word	0x5802541c
 8007070:	58025430 	.word	0x58025430
 8007074:	58025444 	.word	0x58025444
 8007078:	58025458 	.word	0x58025458
 800707c:	5802546c 	.word	0x5802546c
 8007080:	58025480 	.word	0x58025480
 8007084:	58025494 	.word	0x58025494

08007088 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b086      	sub	sp, #24
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007090:	f7fd fe66 	bl	8004d60 <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d101      	bne.n	80070a0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e2dc      	b.n	800765a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	2b02      	cmp	r3, #2
 80070aa:	d008      	beq.n	80070be <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2280      	movs	r2, #128	@ 0x80
 80070b0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e2cd      	b.n	800765a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a76      	ldr	r2, [pc, #472]	@ (800729c <HAL_DMA_Abort+0x214>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d04a      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a74      	ldr	r2, [pc, #464]	@ (80072a0 <HAL_DMA_Abort+0x218>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d045      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a73      	ldr	r2, [pc, #460]	@ (80072a4 <HAL_DMA_Abort+0x21c>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d040      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a71      	ldr	r2, [pc, #452]	@ (80072a8 <HAL_DMA_Abort+0x220>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d03b      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a70      	ldr	r2, [pc, #448]	@ (80072ac <HAL_DMA_Abort+0x224>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d036      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a6e      	ldr	r2, [pc, #440]	@ (80072b0 <HAL_DMA_Abort+0x228>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d031      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a6d      	ldr	r2, [pc, #436]	@ (80072b4 <HAL_DMA_Abort+0x22c>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d02c      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a6b      	ldr	r2, [pc, #428]	@ (80072b8 <HAL_DMA_Abort+0x230>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d027      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a6a      	ldr	r2, [pc, #424]	@ (80072bc <HAL_DMA_Abort+0x234>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d022      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a68      	ldr	r2, [pc, #416]	@ (80072c0 <HAL_DMA_Abort+0x238>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d01d      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a67      	ldr	r2, [pc, #412]	@ (80072c4 <HAL_DMA_Abort+0x23c>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d018      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a65      	ldr	r2, [pc, #404]	@ (80072c8 <HAL_DMA_Abort+0x240>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d013      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a64      	ldr	r2, [pc, #400]	@ (80072cc <HAL_DMA_Abort+0x244>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00e      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a62      	ldr	r2, [pc, #392]	@ (80072d0 <HAL_DMA_Abort+0x248>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d009      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a61      	ldr	r2, [pc, #388]	@ (80072d4 <HAL_DMA_Abort+0x24c>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d004      	beq.n	800715e <HAL_DMA_Abort+0xd6>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a5f      	ldr	r2, [pc, #380]	@ (80072d8 <HAL_DMA_Abort+0x250>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d101      	bne.n	8007162 <HAL_DMA_Abort+0xda>
 800715e:	2301      	movs	r3, #1
 8007160:	e000      	b.n	8007164 <HAL_DMA_Abort+0xdc>
 8007162:	2300      	movs	r3, #0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d013      	beq.n	8007190 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f022 021e 	bic.w	r2, r2, #30
 8007176:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	695a      	ldr	r2, [r3, #20]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007186:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	617b      	str	r3, [r7, #20]
 800718e:	e00a      	b.n	80071a6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 020e 	bic.w	r2, r2, #14
 800719e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a3c      	ldr	r2, [pc, #240]	@ (800729c <HAL_DMA_Abort+0x214>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d072      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a3a      	ldr	r2, [pc, #232]	@ (80072a0 <HAL_DMA_Abort+0x218>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d06d      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a39      	ldr	r2, [pc, #228]	@ (80072a4 <HAL_DMA_Abort+0x21c>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d068      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a37      	ldr	r2, [pc, #220]	@ (80072a8 <HAL_DMA_Abort+0x220>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d063      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a36      	ldr	r2, [pc, #216]	@ (80072ac <HAL_DMA_Abort+0x224>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d05e      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a34      	ldr	r2, [pc, #208]	@ (80072b0 <HAL_DMA_Abort+0x228>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d059      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a33      	ldr	r2, [pc, #204]	@ (80072b4 <HAL_DMA_Abort+0x22c>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d054      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a31      	ldr	r2, [pc, #196]	@ (80072b8 <HAL_DMA_Abort+0x230>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d04f      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a30      	ldr	r2, [pc, #192]	@ (80072bc <HAL_DMA_Abort+0x234>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d04a      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a2e      	ldr	r2, [pc, #184]	@ (80072c0 <HAL_DMA_Abort+0x238>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d045      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a2d      	ldr	r2, [pc, #180]	@ (80072c4 <HAL_DMA_Abort+0x23c>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d040      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a2b      	ldr	r2, [pc, #172]	@ (80072c8 <HAL_DMA_Abort+0x240>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d03b      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a2a      	ldr	r2, [pc, #168]	@ (80072cc <HAL_DMA_Abort+0x244>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d036      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a28      	ldr	r2, [pc, #160]	@ (80072d0 <HAL_DMA_Abort+0x248>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d031      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a27      	ldr	r2, [pc, #156]	@ (80072d4 <HAL_DMA_Abort+0x24c>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d02c      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a25      	ldr	r2, [pc, #148]	@ (80072d8 <HAL_DMA_Abort+0x250>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d027      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a24      	ldr	r2, [pc, #144]	@ (80072dc <HAL_DMA_Abort+0x254>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d022      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a22      	ldr	r2, [pc, #136]	@ (80072e0 <HAL_DMA_Abort+0x258>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d01d      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a21      	ldr	r2, [pc, #132]	@ (80072e4 <HAL_DMA_Abort+0x25c>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d018      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a1f      	ldr	r2, [pc, #124]	@ (80072e8 <HAL_DMA_Abort+0x260>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d013      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a1e      	ldr	r2, [pc, #120]	@ (80072ec <HAL_DMA_Abort+0x264>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d00e      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a1c      	ldr	r2, [pc, #112]	@ (80072f0 <HAL_DMA_Abort+0x268>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d009      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a1b      	ldr	r2, [pc, #108]	@ (80072f4 <HAL_DMA_Abort+0x26c>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d004      	beq.n	8007296 <HAL_DMA_Abort+0x20e>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a19      	ldr	r2, [pc, #100]	@ (80072f8 <HAL_DMA_Abort+0x270>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d132      	bne.n	80072fc <HAL_DMA_Abort+0x274>
 8007296:	2301      	movs	r3, #1
 8007298:	e031      	b.n	80072fe <HAL_DMA_Abort+0x276>
 800729a:	bf00      	nop
 800729c:	40020010 	.word	0x40020010
 80072a0:	40020028 	.word	0x40020028
 80072a4:	40020040 	.word	0x40020040
 80072a8:	40020058 	.word	0x40020058
 80072ac:	40020070 	.word	0x40020070
 80072b0:	40020088 	.word	0x40020088
 80072b4:	400200a0 	.word	0x400200a0
 80072b8:	400200b8 	.word	0x400200b8
 80072bc:	40020410 	.word	0x40020410
 80072c0:	40020428 	.word	0x40020428
 80072c4:	40020440 	.word	0x40020440
 80072c8:	40020458 	.word	0x40020458
 80072cc:	40020470 	.word	0x40020470
 80072d0:	40020488 	.word	0x40020488
 80072d4:	400204a0 	.word	0x400204a0
 80072d8:	400204b8 	.word	0x400204b8
 80072dc:	58025408 	.word	0x58025408
 80072e0:	5802541c 	.word	0x5802541c
 80072e4:	58025430 	.word	0x58025430
 80072e8:	58025444 	.word	0x58025444
 80072ec:	58025458 	.word	0x58025458
 80072f0:	5802546c 	.word	0x5802546c
 80072f4:	58025480 	.word	0x58025480
 80072f8:	58025494 	.word	0x58025494
 80072fc:	2300      	movs	r3, #0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d007      	beq.n	8007312 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800730c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007310:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a6d      	ldr	r2, [pc, #436]	@ (80074cc <HAL_DMA_Abort+0x444>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d04a      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a6b      	ldr	r2, [pc, #428]	@ (80074d0 <HAL_DMA_Abort+0x448>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d045      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a6a      	ldr	r2, [pc, #424]	@ (80074d4 <HAL_DMA_Abort+0x44c>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d040      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a68      	ldr	r2, [pc, #416]	@ (80074d8 <HAL_DMA_Abort+0x450>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d03b      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a67      	ldr	r2, [pc, #412]	@ (80074dc <HAL_DMA_Abort+0x454>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d036      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a65      	ldr	r2, [pc, #404]	@ (80074e0 <HAL_DMA_Abort+0x458>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d031      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a64      	ldr	r2, [pc, #400]	@ (80074e4 <HAL_DMA_Abort+0x45c>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d02c      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a62      	ldr	r2, [pc, #392]	@ (80074e8 <HAL_DMA_Abort+0x460>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d027      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a61      	ldr	r2, [pc, #388]	@ (80074ec <HAL_DMA_Abort+0x464>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d022      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a5f      	ldr	r2, [pc, #380]	@ (80074f0 <HAL_DMA_Abort+0x468>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d01d      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a5e      	ldr	r2, [pc, #376]	@ (80074f4 <HAL_DMA_Abort+0x46c>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d018      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a5c      	ldr	r2, [pc, #368]	@ (80074f8 <HAL_DMA_Abort+0x470>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d013      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a5b      	ldr	r2, [pc, #364]	@ (80074fc <HAL_DMA_Abort+0x474>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d00e      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a59      	ldr	r2, [pc, #356]	@ (8007500 <HAL_DMA_Abort+0x478>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d009      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a58      	ldr	r2, [pc, #352]	@ (8007504 <HAL_DMA_Abort+0x47c>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d004      	beq.n	80073b2 <HAL_DMA_Abort+0x32a>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a56      	ldr	r2, [pc, #344]	@ (8007508 <HAL_DMA_Abort+0x480>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d108      	bne.n	80073c4 <HAL_DMA_Abort+0x33c>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f022 0201 	bic.w	r2, r2, #1
 80073c0:	601a      	str	r2, [r3, #0]
 80073c2:	e007      	b.n	80073d4 <HAL_DMA_Abort+0x34c>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 0201 	bic.w	r2, r2, #1
 80073d2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80073d4:	e013      	b.n	80073fe <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80073d6:	f7fd fcc3 	bl	8004d60 <HAL_GetTick>
 80073da:	4602      	mov	r2, r0
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b05      	cmp	r3, #5
 80073e2:	d90c      	bls.n	80073fe <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2220      	movs	r2, #32
 80073e8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2203      	movs	r2, #3
 80073ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	e12d      	b.n	800765a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1e5      	bne.n	80073d6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a2f      	ldr	r2, [pc, #188]	@ (80074cc <HAL_DMA_Abort+0x444>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d04a      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a2d      	ldr	r2, [pc, #180]	@ (80074d0 <HAL_DMA_Abort+0x448>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d045      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a2c      	ldr	r2, [pc, #176]	@ (80074d4 <HAL_DMA_Abort+0x44c>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d040      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a2a      	ldr	r2, [pc, #168]	@ (80074d8 <HAL_DMA_Abort+0x450>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d03b      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a29      	ldr	r2, [pc, #164]	@ (80074dc <HAL_DMA_Abort+0x454>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d036      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a27      	ldr	r2, [pc, #156]	@ (80074e0 <HAL_DMA_Abort+0x458>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d031      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a26      	ldr	r2, [pc, #152]	@ (80074e4 <HAL_DMA_Abort+0x45c>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d02c      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a24      	ldr	r2, [pc, #144]	@ (80074e8 <HAL_DMA_Abort+0x460>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d027      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a23      	ldr	r2, [pc, #140]	@ (80074ec <HAL_DMA_Abort+0x464>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d022      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a21      	ldr	r2, [pc, #132]	@ (80074f0 <HAL_DMA_Abort+0x468>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d01d      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a20      	ldr	r2, [pc, #128]	@ (80074f4 <HAL_DMA_Abort+0x46c>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d018      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a1e      	ldr	r2, [pc, #120]	@ (80074f8 <HAL_DMA_Abort+0x470>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d013      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a1d      	ldr	r2, [pc, #116]	@ (80074fc <HAL_DMA_Abort+0x474>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d00e      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a1b      	ldr	r2, [pc, #108]	@ (8007500 <HAL_DMA_Abort+0x478>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d009      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a1a      	ldr	r2, [pc, #104]	@ (8007504 <HAL_DMA_Abort+0x47c>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d004      	beq.n	80074aa <HAL_DMA_Abort+0x422>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a18      	ldr	r2, [pc, #96]	@ (8007508 <HAL_DMA_Abort+0x480>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d101      	bne.n	80074ae <HAL_DMA_Abort+0x426>
 80074aa:	2301      	movs	r3, #1
 80074ac:	e000      	b.n	80074b0 <HAL_DMA_Abort+0x428>
 80074ae:	2300      	movs	r3, #0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d02b      	beq.n	800750c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074b8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074be:	f003 031f 	and.w	r3, r3, #31
 80074c2:	223f      	movs	r2, #63	@ 0x3f
 80074c4:	409a      	lsls	r2, r3
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	609a      	str	r2, [r3, #8]
 80074ca:	e02a      	b.n	8007522 <HAL_DMA_Abort+0x49a>
 80074cc:	40020010 	.word	0x40020010
 80074d0:	40020028 	.word	0x40020028
 80074d4:	40020040 	.word	0x40020040
 80074d8:	40020058 	.word	0x40020058
 80074dc:	40020070 	.word	0x40020070
 80074e0:	40020088 	.word	0x40020088
 80074e4:	400200a0 	.word	0x400200a0
 80074e8:	400200b8 	.word	0x400200b8
 80074ec:	40020410 	.word	0x40020410
 80074f0:	40020428 	.word	0x40020428
 80074f4:	40020440 	.word	0x40020440
 80074f8:	40020458 	.word	0x40020458
 80074fc:	40020470 	.word	0x40020470
 8007500:	40020488 	.word	0x40020488
 8007504:	400204a0 	.word	0x400204a0
 8007508:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007510:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007516:	f003 031f 	and.w	r3, r3, #31
 800751a:	2201      	movs	r2, #1
 800751c:	409a      	lsls	r2, r3
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a4f      	ldr	r2, [pc, #316]	@ (8007664 <HAL_DMA_Abort+0x5dc>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d072      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a4d      	ldr	r2, [pc, #308]	@ (8007668 <HAL_DMA_Abort+0x5e0>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d06d      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a4c      	ldr	r2, [pc, #304]	@ (800766c <HAL_DMA_Abort+0x5e4>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d068      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a4a      	ldr	r2, [pc, #296]	@ (8007670 <HAL_DMA_Abort+0x5e8>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d063      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a49      	ldr	r2, [pc, #292]	@ (8007674 <HAL_DMA_Abort+0x5ec>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d05e      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a47      	ldr	r2, [pc, #284]	@ (8007678 <HAL_DMA_Abort+0x5f0>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d059      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a46      	ldr	r2, [pc, #280]	@ (800767c <HAL_DMA_Abort+0x5f4>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d054      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a44      	ldr	r2, [pc, #272]	@ (8007680 <HAL_DMA_Abort+0x5f8>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d04f      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a43      	ldr	r2, [pc, #268]	@ (8007684 <HAL_DMA_Abort+0x5fc>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d04a      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a41      	ldr	r2, [pc, #260]	@ (8007688 <HAL_DMA_Abort+0x600>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d045      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a40      	ldr	r2, [pc, #256]	@ (800768c <HAL_DMA_Abort+0x604>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d040      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a3e      	ldr	r2, [pc, #248]	@ (8007690 <HAL_DMA_Abort+0x608>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d03b      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a3d      	ldr	r2, [pc, #244]	@ (8007694 <HAL_DMA_Abort+0x60c>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d036      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a3b      	ldr	r2, [pc, #236]	@ (8007698 <HAL_DMA_Abort+0x610>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d031      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a3a      	ldr	r2, [pc, #232]	@ (800769c <HAL_DMA_Abort+0x614>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d02c      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a38      	ldr	r2, [pc, #224]	@ (80076a0 <HAL_DMA_Abort+0x618>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d027      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a37      	ldr	r2, [pc, #220]	@ (80076a4 <HAL_DMA_Abort+0x61c>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d022      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a35      	ldr	r2, [pc, #212]	@ (80076a8 <HAL_DMA_Abort+0x620>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d01d      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a34      	ldr	r2, [pc, #208]	@ (80076ac <HAL_DMA_Abort+0x624>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d018      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a32      	ldr	r2, [pc, #200]	@ (80076b0 <HAL_DMA_Abort+0x628>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d013      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a31      	ldr	r2, [pc, #196]	@ (80076b4 <HAL_DMA_Abort+0x62c>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d00e      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a2f      	ldr	r2, [pc, #188]	@ (80076b8 <HAL_DMA_Abort+0x630>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d009      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a2e      	ldr	r2, [pc, #184]	@ (80076bc <HAL_DMA_Abort+0x634>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d004      	beq.n	8007612 <HAL_DMA_Abort+0x58a>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a2c      	ldr	r2, [pc, #176]	@ (80076c0 <HAL_DMA_Abort+0x638>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d101      	bne.n	8007616 <HAL_DMA_Abort+0x58e>
 8007612:	2301      	movs	r3, #1
 8007614:	e000      	b.n	8007618 <HAL_DMA_Abort+0x590>
 8007616:	2300      	movs	r3, #0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d015      	beq.n	8007648 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007624:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800762a:	2b00      	cmp	r3, #0
 800762c:	d00c      	beq.n	8007648 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007638:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800763c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007646:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3718      	adds	r7, #24
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	40020010 	.word	0x40020010
 8007668:	40020028 	.word	0x40020028
 800766c:	40020040 	.word	0x40020040
 8007670:	40020058 	.word	0x40020058
 8007674:	40020070 	.word	0x40020070
 8007678:	40020088 	.word	0x40020088
 800767c:	400200a0 	.word	0x400200a0
 8007680:	400200b8 	.word	0x400200b8
 8007684:	40020410 	.word	0x40020410
 8007688:	40020428 	.word	0x40020428
 800768c:	40020440 	.word	0x40020440
 8007690:	40020458 	.word	0x40020458
 8007694:	40020470 	.word	0x40020470
 8007698:	40020488 	.word	0x40020488
 800769c:	400204a0 	.word	0x400204a0
 80076a0:	400204b8 	.word	0x400204b8
 80076a4:	58025408 	.word	0x58025408
 80076a8:	5802541c 	.word	0x5802541c
 80076ac:	58025430 	.word	0x58025430
 80076b0:	58025444 	.word	0x58025444
 80076b4:	58025458 	.word	0x58025458
 80076b8:	5802546c 	.word	0x5802546c
 80076bc:	58025480 	.word	0x58025480
 80076c0:	58025494 	.word	0x58025494

080076c4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d101      	bne.n	80076d6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e237      	b.n	8007b46 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d004      	beq.n	80076ec <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2280      	movs	r2, #128	@ 0x80
 80076e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e22c      	b.n	8007b46 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a5c      	ldr	r2, [pc, #368]	@ (8007864 <HAL_DMA_Abort_IT+0x1a0>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d04a      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a5b      	ldr	r2, [pc, #364]	@ (8007868 <HAL_DMA_Abort_IT+0x1a4>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d045      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a59      	ldr	r2, [pc, #356]	@ (800786c <HAL_DMA_Abort_IT+0x1a8>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d040      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a58      	ldr	r2, [pc, #352]	@ (8007870 <HAL_DMA_Abort_IT+0x1ac>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d03b      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a56      	ldr	r2, [pc, #344]	@ (8007874 <HAL_DMA_Abort_IT+0x1b0>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d036      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a55      	ldr	r2, [pc, #340]	@ (8007878 <HAL_DMA_Abort_IT+0x1b4>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d031      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a53      	ldr	r2, [pc, #332]	@ (800787c <HAL_DMA_Abort_IT+0x1b8>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d02c      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a52      	ldr	r2, [pc, #328]	@ (8007880 <HAL_DMA_Abort_IT+0x1bc>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d027      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a50      	ldr	r2, [pc, #320]	@ (8007884 <HAL_DMA_Abort_IT+0x1c0>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d022      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a4f      	ldr	r2, [pc, #316]	@ (8007888 <HAL_DMA_Abort_IT+0x1c4>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d01d      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a4d      	ldr	r2, [pc, #308]	@ (800788c <HAL_DMA_Abort_IT+0x1c8>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d018      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a4c      	ldr	r2, [pc, #304]	@ (8007890 <HAL_DMA_Abort_IT+0x1cc>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d013      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a4a      	ldr	r2, [pc, #296]	@ (8007894 <HAL_DMA_Abort_IT+0x1d0>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d00e      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a49      	ldr	r2, [pc, #292]	@ (8007898 <HAL_DMA_Abort_IT+0x1d4>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d009      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a47      	ldr	r2, [pc, #284]	@ (800789c <HAL_DMA_Abort_IT+0x1d8>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d004      	beq.n	800778c <HAL_DMA_Abort_IT+0xc8>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a46      	ldr	r2, [pc, #280]	@ (80078a0 <HAL_DMA_Abort_IT+0x1dc>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d101      	bne.n	8007790 <HAL_DMA_Abort_IT+0xcc>
 800778c:	2301      	movs	r3, #1
 800778e:	e000      	b.n	8007792 <HAL_DMA_Abort_IT+0xce>
 8007790:	2300      	movs	r3, #0
 8007792:	2b00      	cmp	r3, #0
 8007794:	f000 8086 	beq.w	80078a4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2204      	movs	r2, #4
 800779c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a2f      	ldr	r2, [pc, #188]	@ (8007864 <HAL_DMA_Abort_IT+0x1a0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d04a      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a2e      	ldr	r2, [pc, #184]	@ (8007868 <HAL_DMA_Abort_IT+0x1a4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d045      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a2c      	ldr	r2, [pc, #176]	@ (800786c <HAL_DMA_Abort_IT+0x1a8>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d040      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a2b      	ldr	r2, [pc, #172]	@ (8007870 <HAL_DMA_Abort_IT+0x1ac>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d03b      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a29      	ldr	r2, [pc, #164]	@ (8007874 <HAL_DMA_Abort_IT+0x1b0>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d036      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a28      	ldr	r2, [pc, #160]	@ (8007878 <HAL_DMA_Abort_IT+0x1b4>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d031      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a26      	ldr	r2, [pc, #152]	@ (800787c <HAL_DMA_Abort_IT+0x1b8>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d02c      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a25      	ldr	r2, [pc, #148]	@ (8007880 <HAL_DMA_Abort_IT+0x1bc>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d027      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a23      	ldr	r2, [pc, #140]	@ (8007884 <HAL_DMA_Abort_IT+0x1c0>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d022      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a22      	ldr	r2, [pc, #136]	@ (8007888 <HAL_DMA_Abort_IT+0x1c4>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d01d      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a20      	ldr	r2, [pc, #128]	@ (800788c <HAL_DMA_Abort_IT+0x1c8>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d018      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a1f      	ldr	r2, [pc, #124]	@ (8007890 <HAL_DMA_Abort_IT+0x1cc>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d013      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a1d      	ldr	r2, [pc, #116]	@ (8007894 <HAL_DMA_Abort_IT+0x1d0>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d00e      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a1c      	ldr	r2, [pc, #112]	@ (8007898 <HAL_DMA_Abort_IT+0x1d4>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d009      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a1a      	ldr	r2, [pc, #104]	@ (800789c <HAL_DMA_Abort_IT+0x1d8>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d004      	beq.n	8007840 <HAL_DMA_Abort_IT+0x17c>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a19      	ldr	r2, [pc, #100]	@ (80078a0 <HAL_DMA_Abort_IT+0x1dc>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d108      	bne.n	8007852 <HAL_DMA_Abort_IT+0x18e>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f022 0201 	bic.w	r2, r2, #1
 800784e:	601a      	str	r2, [r3, #0]
 8007850:	e178      	b.n	8007b44 <HAL_DMA_Abort_IT+0x480>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f022 0201 	bic.w	r2, r2, #1
 8007860:	601a      	str	r2, [r3, #0]
 8007862:	e16f      	b.n	8007b44 <HAL_DMA_Abort_IT+0x480>
 8007864:	40020010 	.word	0x40020010
 8007868:	40020028 	.word	0x40020028
 800786c:	40020040 	.word	0x40020040
 8007870:	40020058 	.word	0x40020058
 8007874:	40020070 	.word	0x40020070
 8007878:	40020088 	.word	0x40020088
 800787c:	400200a0 	.word	0x400200a0
 8007880:	400200b8 	.word	0x400200b8
 8007884:	40020410 	.word	0x40020410
 8007888:	40020428 	.word	0x40020428
 800788c:	40020440 	.word	0x40020440
 8007890:	40020458 	.word	0x40020458
 8007894:	40020470 	.word	0x40020470
 8007898:	40020488 	.word	0x40020488
 800789c:	400204a0 	.word	0x400204a0
 80078a0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f022 020e 	bic.w	r2, r2, #14
 80078b2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a6c      	ldr	r2, [pc, #432]	@ (8007a6c <HAL_DMA_Abort_IT+0x3a8>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d04a      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a6b      	ldr	r2, [pc, #428]	@ (8007a70 <HAL_DMA_Abort_IT+0x3ac>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d045      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a69      	ldr	r2, [pc, #420]	@ (8007a74 <HAL_DMA_Abort_IT+0x3b0>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d040      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a68      	ldr	r2, [pc, #416]	@ (8007a78 <HAL_DMA_Abort_IT+0x3b4>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d03b      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a66      	ldr	r2, [pc, #408]	@ (8007a7c <HAL_DMA_Abort_IT+0x3b8>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d036      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a65      	ldr	r2, [pc, #404]	@ (8007a80 <HAL_DMA_Abort_IT+0x3bc>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d031      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a63      	ldr	r2, [pc, #396]	@ (8007a84 <HAL_DMA_Abort_IT+0x3c0>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d02c      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a62      	ldr	r2, [pc, #392]	@ (8007a88 <HAL_DMA_Abort_IT+0x3c4>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d027      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a60      	ldr	r2, [pc, #384]	@ (8007a8c <HAL_DMA_Abort_IT+0x3c8>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d022      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a5f      	ldr	r2, [pc, #380]	@ (8007a90 <HAL_DMA_Abort_IT+0x3cc>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d01d      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a5d      	ldr	r2, [pc, #372]	@ (8007a94 <HAL_DMA_Abort_IT+0x3d0>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d018      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a5c      	ldr	r2, [pc, #368]	@ (8007a98 <HAL_DMA_Abort_IT+0x3d4>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d013      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a5a      	ldr	r2, [pc, #360]	@ (8007a9c <HAL_DMA_Abort_IT+0x3d8>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d00e      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a59      	ldr	r2, [pc, #356]	@ (8007aa0 <HAL_DMA_Abort_IT+0x3dc>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d009      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a57      	ldr	r2, [pc, #348]	@ (8007aa4 <HAL_DMA_Abort_IT+0x3e0>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d004      	beq.n	8007954 <HAL_DMA_Abort_IT+0x290>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a56      	ldr	r2, [pc, #344]	@ (8007aa8 <HAL_DMA_Abort_IT+0x3e4>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d108      	bne.n	8007966 <HAL_DMA_Abort_IT+0x2a2>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f022 0201 	bic.w	r2, r2, #1
 8007962:	601a      	str	r2, [r3, #0]
 8007964:	e007      	b.n	8007976 <HAL_DMA_Abort_IT+0x2b2>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f022 0201 	bic.w	r2, r2, #1
 8007974:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a3c      	ldr	r2, [pc, #240]	@ (8007a6c <HAL_DMA_Abort_IT+0x3a8>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d072      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a3a      	ldr	r2, [pc, #232]	@ (8007a70 <HAL_DMA_Abort_IT+0x3ac>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d06d      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a39      	ldr	r2, [pc, #228]	@ (8007a74 <HAL_DMA_Abort_IT+0x3b0>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d068      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a37      	ldr	r2, [pc, #220]	@ (8007a78 <HAL_DMA_Abort_IT+0x3b4>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d063      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a36      	ldr	r2, [pc, #216]	@ (8007a7c <HAL_DMA_Abort_IT+0x3b8>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d05e      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a34      	ldr	r2, [pc, #208]	@ (8007a80 <HAL_DMA_Abort_IT+0x3bc>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d059      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a33      	ldr	r2, [pc, #204]	@ (8007a84 <HAL_DMA_Abort_IT+0x3c0>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d054      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a31      	ldr	r2, [pc, #196]	@ (8007a88 <HAL_DMA_Abort_IT+0x3c4>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d04f      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a30      	ldr	r2, [pc, #192]	@ (8007a8c <HAL_DMA_Abort_IT+0x3c8>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d04a      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a2e      	ldr	r2, [pc, #184]	@ (8007a90 <HAL_DMA_Abort_IT+0x3cc>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d045      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a2d      	ldr	r2, [pc, #180]	@ (8007a94 <HAL_DMA_Abort_IT+0x3d0>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d040      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a2b      	ldr	r2, [pc, #172]	@ (8007a98 <HAL_DMA_Abort_IT+0x3d4>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d03b      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a2a      	ldr	r2, [pc, #168]	@ (8007a9c <HAL_DMA_Abort_IT+0x3d8>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d036      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a28      	ldr	r2, [pc, #160]	@ (8007aa0 <HAL_DMA_Abort_IT+0x3dc>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d031      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a27      	ldr	r2, [pc, #156]	@ (8007aa4 <HAL_DMA_Abort_IT+0x3e0>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d02c      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a25      	ldr	r2, [pc, #148]	@ (8007aa8 <HAL_DMA_Abort_IT+0x3e4>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d027      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a24      	ldr	r2, [pc, #144]	@ (8007aac <HAL_DMA_Abort_IT+0x3e8>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d022      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a22      	ldr	r2, [pc, #136]	@ (8007ab0 <HAL_DMA_Abort_IT+0x3ec>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d01d      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a21      	ldr	r2, [pc, #132]	@ (8007ab4 <HAL_DMA_Abort_IT+0x3f0>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d018      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a1f      	ldr	r2, [pc, #124]	@ (8007ab8 <HAL_DMA_Abort_IT+0x3f4>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d013      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a1e      	ldr	r2, [pc, #120]	@ (8007abc <HAL_DMA_Abort_IT+0x3f8>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d00e      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ac0 <HAL_DMA_Abort_IT+0x3fc>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d009      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a1b      	ldr	r2, [pc, #108]	@ (8007ac4 <HAL_DMA_Abort_IT+0x400>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d004      	beq.n	8007a66 <HAL_DMA_Abort_IT+0x3a2>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a19      	ldr	r2, [pc, #100]	@ (8007ac8 <HAL_DMA_Abort_IT+0x404>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d132      	bne.n	8007acc <HAL_DMA_Abort_IT+0x408>
 8007a66:	2301      	movs	r3, #1
 8007a68:	e031      	b.n	8007ace <HAL_DMA_Abort_IT+0x40a>
 8007a6a:	bf00      	nop
 8007a6c:	40020010 	.word	0x40020010
 8007a70:	40020028 	.word	0x40020028
 8007a74:	40020040 	.word	0x40020040
 8007a78:	40020058 	.word	0x40020058
 8007a7c:	40020070 	.word	0x40020070
 8007a80:	40020088 	.word	0x40020088
 8007a84:	400200a0 	.word	0x400200a0
 8007a88:	400200b8 	.word	0x400200b8
 8007a8c:	40020410 	.word	0x40020410
 8007a90:	40020428 	.word	0x40020428
 8007a94:	40020440 	.word	0x40020440
 8007a98:	40020458 	.word	0x40020458
 8007a9c:	40020470 	.word	0x40020470
 8007aa0:	40020488 	.word	0x40020488
 8007aa4:	400204a0 	.word	0x400204a0
 8007aa8:	400204b8 	.word	0x400204b8
 8007aac:	58025408 	.word	0x58025408
 8007ab0:	5802541c 	.word	0x5802541c
 8007ab4:	58025430 	.word	0x58025430
 8007ab8:	58025444 	.word	0x58025444
 8007abc:	58025458 	.word	0x58025458
 8007ac0:	5802546c 	.word	0x5802546c
 8007ac4:	58025480 	.word	0x58025480
 8007ac8:	58025494 	.word	0x58025494
 8007acc:	2300      	movs	r3, #0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d028      	beq.n	8007b24 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007adc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ae0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ae6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007aec:	f003 031f 	and.w	r3, r3, #31
 8007af0:	2201      	movs	r2, #1
 8007af2:	409a      	lsls	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007b00:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d00c      	beq.n	8007b24 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b18:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007b22:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d003      	beq.n	8007b44 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3710      	adds	r7, #16
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop

08007b50 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b08a      	sub	sp, #40	@ 0x28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007b5c:	4b67      	ldr	r3, [pc, #412]	@ (8007cfc <HAL_DMA_IRQHandler+0x1ac>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a67      	ldr	r2, [pc, #412]	@ (8007d00 <HAL_DMA_IRQHandler+0x1b0>)
 8007b62:	fba2 2303 	umull	r2, r3, r2, r3
 8007b66:	0a9b      	lsrs	r3, r3, #10
 8007b68:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b6e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b74:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8007b76:	6a3b      	ldr	r3, [r7, #32]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a5f      	ldr	r2, [pc, #380]	@ (8007d04 <HAL_DMA_IRQHandler+0x1b4>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d04a      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a5d      	ldr	r2, [pc, #372]	@ (8007d08 <HAL_DMA_IRQHandler+0x1b8>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d045      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a5c      	ldr	r2, [pc, #368]	@ (8007d0c <HAL_DMA_IRQHandler+0x1bc>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d040      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a5a      	ldr	r2, [pc, #360]	@ (8007d10 <HAL_DMA_IRQHandler+0x1c0>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d03b      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a59      	ldr	r2, [pc, #356]	@ (8007d14 <HAL_DMA_IRQHandler+0x1c4>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d036      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a57      	ldr	r2, [pc, #348]	@ (8007d18 <HAL_DMA_IRQHandler+0x1c8>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d031      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a56      	ldr	r2, [pc, #344]	@ (8007d1c <HAL_DMA_IRQHandler+0x1cc>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d02c      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a54      	ldr	r2, [pc, #336]	@ (8007d20 <HAL_DMA_IRQHandler+0x1d0>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d027      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a53      	ldr	r2, [pc, #332]	@ (8007d24 <HAL_DMA_IRQHandler+0x1d4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d022      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a51      	ldr	r2, [pc, #324]	@ (8007d28 <HAL_DMA_IRQHandler+0x1d8>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d01d      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a50      	ldr	r2, [pc, #320]	@ (8007d2c <HAL_DMA_IRQHandler+0x1dc>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d018      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a4e      	ldr	r2, [pc, #312]	@ (8007d30 <HAL_DMA_IRQHandler+0x1e0>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d013      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a4d      	ldr	r2, [pc, #308]	@ (8007d34 <HAL_DMA_IRQHandler+0x1e4>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d00e      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a4b      	ldr	r2, [pc, #300]	@ (8007d38 <HAL_DMA_IRQHandler+0x1e8>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d009      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a4a      	ldr	r2, [pc, #296]	@ (8007d3c <HAL_DMA_IRQHandler+0x1ec>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d004      	beq.n	8007c22 <HAL_DMA_IRQHandler+0xd2>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a48      	ldr	r2, [pc, #288]	@ (8007d40 <HAL_DMA_IRQHandler+0x1f0>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d101      	bne.n	8007c26 <HAL_DMA_IRQHandler+0xd6>
 8007c22:	2301      	movs	r3, #1
 8007c24:	e000      	b.n	8007c28 <HAL_DMA_IRQHandler+0xd8>
 8007c26:	2300      	movs	r3, #0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	f000 842b 	beq.w	8008484 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c32:	f003 031f 	and.w	r3, r3, #31
 8007c36:	2208      	movs	r2, #8
 8007c38:	409a      	lsls	r2, r3
 8007c3a:	69bb      	ldr	r3, [r7, #24]
 8007c3c:	4013      	ands	r3, r2
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	f000 80a2 	beq.w	8007d88 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a2e      	ldr	r2, [pc, #184]	@ (8007d04 <HAL_DMA_IRQHandler+0x1b4>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d04a      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a2d      	ldr	r2, [pc, #180]	@ (8007d08 <HAL_DMA_IRQHandler+0x1b8>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d045      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a2b      	ldr	r2, [pc, #172]	@ (8007d0c <HAL_DMA_IRQHandler+0x1bc>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d040      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a2a      	ldr	r2, [pc, #168]	@ (8007d10 <HAL_DMA_IRQHandler+0x1c0>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d03b      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a28      	ldr	r2, [pc, #160]	@ (8007d14 <HAL_DMA_IRQHandler+0x1c4>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d036      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a27      	ldr	r2, [pc, #156]	@ (8007d18 <HAL_DMA_IRQHandler+0x1c8>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d031      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a25      	ldr	r2, [pc, #148]	@ (8007d1c <HAL_DMA_IRQHandler+0x1cc>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d02c      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a24      	ldr	r2, [pc, #144]	@ (8007d20 <HAL_DMA_IRQHandler+0x1d0>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d027      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a22      	ldr	r2, [pc, #136]	@ (8007d24 <HAL_DMA_IRQHandler+0x1d4>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d022      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a21      	ldr	r2, [pc, #132]	@ (8007d28 <HAL_DMA_IRQHandler+0x1d8>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d01d      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a1f      	ldr	r2, [pc, #124]	@ (8007d2c <HAL_DMA_IRQHandler+0x1dc>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d018      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a1e      	ldr	r2, [pc, #120]	@ (8007d30 <HAL_DMA_IRQHandler+0x1e0>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d013      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a1c      	ldr	r2, [pc, #112]	@ (8007d34 <HAL_DMA_IRQHandler+0x1e4>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d00e      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a1b      	ldr	r2, [pc, #108]	@ (8007d38 <HAL_DMA_IRQHandler+0x1e8>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d009      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a19      	ldr	r2, [pc, #100]	@ (8007d3c <HAL_DMA_IRQHandler+0x1ec>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d004      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x194>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a18      	ldr	r2, [pc, #96]	@ (8007d40 <HAL_DMA_IRQHandler+0x1f0>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d12f      	bne.n	8007d44 <HAL_DMA_IRQHandler+0x1f4>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0304 	and.w	r3, r3, #4
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	bf14      	ite	ne
 8007cf2:	2301      	movne	r3, #1
 8007cf4:	2300      	moveq	r3, #0
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	e02e      	b.n	8007d58 <HAL_DMA_IRQHandler+0x208>
 8007cfa:	bf00      	nop
 8007cfc:	24000000 	.word	0x24000000
 8007d00:	1b4e81b5 	.word	0x1b4e81b5
 8007d04:	40020010 	.word	0x40020010
 8007d08:	40020028 	.word	0x40020028
 8007d0c:	40020040 	.word	0x40020040
 8007d10:	40020058 	.word	0x40020058
 8007d14:	40020070 	.word	0x40020070
 8007d18:	40020088 	.word	0x40020088
 8007d1c:	400200a0 	.word	0x400200a0
 8007d20:	400200b8 	.word	0x400200b8
 8007d24:	40020410 	.word	0x40020410
 8007d28:	40020428 	.word	0x40020428
 8007d2c:	40020440 	.word	0x40020440
 8007d30:	40020458 	.word	0x40020458
 8007d34:	40020470 	.word	0x40020470
 8007d38:	40020488 	.word	0x40020488
 8007d3c:	400204a0 	.word	0x400204a0
 8007d40:	400204b8 	.word	0x400204b8
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 0308 	and.w	r3, r3, #8
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	bf14      	ite	ne
 8007d52:	2301      	movne	r3, #1
 8007d54:	2300      	moveq	r3, #0
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d015      	beq.n	8007d88 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f022 0204 	bic.w	r2, r2, #4
 8007d6a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d70:	f003 031f 	and.w	r3, r3, #31
 8007d74:	2208      	movs	r2, #8
 8007d76:	409a      	lsls	r2, r3
 8007d78:	6a3b      	ldr	r3, [r7, #32]
 8007d7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d80:	f043 0201 	orr.w	r2, r3, #1
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d8c:	f003 031f 	and.w	r3, r3, #31
 8007d90:	69ba      	ldr	r2, [r7, #24]
 8007d92:	fa22 f303 	lsr.w	r3, r2, r3
 8007d96:	f003 0301 	and.w	r3, r3, #1
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d06e      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a69      	ldr	r2, [pc, #420]	@ (8007f48 <HAL_DMA_IRQHandler+0x3f8>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d04a      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a67      	ldr	r2, [pc, #412]	@ (8007f4c <HAL_DMA_IRQHandler+0x3fc>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d045      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a66      	ldr	r2, [pc, #408]	@ (8007f50 <HAL_DMA_IRQHandler+0x400>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d040      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a64      	ldr	r2, [pc, #400]	@ (8007f54 <HAL_DMA_IRQHandler+0x404>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d03b      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a63      	ldr	r2, [pc, #396]	@ (8007f58 <HAL_DMA_IRQHandler+0x408>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d036      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a61      	ldr	r2, [pc, #388]	@ (8007f5c <HAL_DMA_IRQHandler+0x40c>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d031      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a60      	ldr	r2, [pc, #384]	@ (8007f60 <HAL_DMA_IRQHandler+0x410>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d02c      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a5e      	ldr	r2, [pc, #376]	@ (8007f64 <HAL_DMA_IRQHandler+0x414>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d027      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a5d      	ldr	r2, [pc, #372]	@ (8007f68 <HAL_DMA_IRQHandler+0x418>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d022      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a5b      	ldr	r2, [pc, #364]	@ (8007f6c <HAL_DMA_IRQHandler+0x41c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d01d      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a5a      	ldr	r2, [pc, #360]	@ (8007f70 <HAL_DMA_IRQHandler+0x420>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d018      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a58      	ldr	r2, [pc, #352]	@ (8007f74 <HAL_DMA_IRQHandler+0x424>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d013      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a57      	ldr	r2, [pc, #348]	@ (8007f78 <HAL_DMA_IRQHandler+0x428>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d00e      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a55      	ldr	r2, [pc, #340]	@ (8007f7c <HAL_DMA_IRQHandler+0x42c>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d009      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a54      	ldr	r2, [pc, #336]	@ (8007f80 <HAL_DMA_IRQHandler+0x430>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d004      	beq.n	8007e3e <HAL_DMA_IRQHandler+0x2ee>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a52      	ldr	r2, [pc, #328]	@ (8007f84 <HAL_DMA_IRQHandler+0x434>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d10a      	bne.n	8007e54 <HAL_DMA_IRQHandler+0x304>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	695b      	ldr	r3, [r3, #20]
 8007e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	bf14      	ite	ne
 8007e4c:	2301      	movne	r3, #1
 8007e4e:	2300      	moveq	r3, #0
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	e003      	b.n	8007e5c <HAL_DMA_IRQHandler+0x30c>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00d      	beq.n	8007e7c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e64:	f003 031f 	and.w	r3, r3, #31
 8007e68:	2201      	movs	r2, #1
 8007e6a:	409a      	lsls	r2, r3
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e74:	f043 0202 	orr.w	r2, r3, #2
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e80:	f003 031f 	and.w	r3, r3, #31
 8007e84:	2204      	movs	r2, #4
 8007e86:	409a      	lsls	r2, r3
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	f000 808f 	beq.w	8007fb0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a2c      	ldr	r2, [pc, #176]	@ (8007f48 <HAL_DMA_IRQHandler+0x3f8>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d04a      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a2a      	ldr	r2, [pc, #168]	@ (8007f4c <HAL_DMA_IRQHandler+0x3fc>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d045      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a29      	ldr	r2, [pc, #164]	@ (8007f50 <HAL_DMA_IRQHandler+0x400>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d040      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a27      	ldr	r2, [pc, #156]	@ (8007f54 <HAL_DMA_IRQHandler+0x404>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d03b      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a26      	ldr	r2, [pc, #152]	@ (8007f58 <HAL_DMA_IRQHandler+0x408>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d036      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a24      	ldr	r2, [pc, #144]	@ (8007f5c <HAL_DMA_IRQHandler+0x40c>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d031      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a23      	ldr	r2, [pc, #140]	@ (8007f60 <HAL_DMA_IRQHandler+0x410>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d02c      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a21      	ldr	r2, [pc, #132]	@ (8007f64 <HAL_DMA_IRQHandler+0x414>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d027      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a20      	ldr	r2, [pc, #128]	@ (8007f68 <HAL_DMA_IRQHandler+0x418>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d022      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a1e      	ldr	r2, [pc, #120]	@ (8007f6c <HAL_DMA_IRQHandler+0x41c>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d01d      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a1d      	ldr	r2, [pc, #116]	@ (8007f70 <HAL_DMA_IRQHandler+0x420>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d018      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a1b      	ldr	r2, [pc, #108]	@ (8007f74 <HAL_DMA_IRQHandler+0x424>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d013      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a1a      	ldr	r2, [pc, #104]	@ (8007f78 <HAL_DMA_IRQHandler+0x428>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00e      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a18      	ldr	r2, [pc, #96]	@ (8007f7c <HAL_DMA_IRQHandler+0x42c>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d009      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a17      	ldr	r2, [pc, #92]	@ (8007f80 <HAL_DMA_IRQHandler+0x430>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d004      	beq.n	8007f32 <HAL_DMA_IRQHandler+0x3e2>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a15      	ldr	r2, [pc, #84]	@ (8007f84 <HAL_DMA_IRQHandler+0x434>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d12a      	bne.n	8007f88 <HAL_DMA_IRQHandler+0x438>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 0302 	and.w	r3, r3, #2
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	bf14      	ite	ne
 8007f40:	2301      	movne	r3, #1
 8007f42:	2300      	moveq	r3, #0
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	e023      	b.n	8007f90 <HAL_DMA_IRQHandler+0x440>
 8007f48:	40020010 	.word	0x40020010
 8007f4c:	40020028 	.word	0x40020028
 8007f50:	40020040 	.word	0x40020040
 8007f54:	40020058 	.word	0x40020058
 8007f58:	40020070 	.word	0x40020070
 8007f5c:	40020088 	.word	0x40020088
 8007f60:	400200a0 	.word	0x400200a0
 8007f64:	400200b8 	.word	0x400200b8
 8007f68:	40020410 	.word	0x40020410
 8007f6c:	40020428 	.word	0x40020428
 8007f70:	40020440 	.word	0x40020440
 8007f74:	40020458 	.word	0x40020458
 8007f78:	40020470 	.word	0x40020470
 8007f7c:	40020488 	.word	0x40020488
 8007f80:	400204a0 	.word	0x400204a0
 8007f84:	400204b8 	.word	0x400204b8
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00d      	beq.n	8007fb0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f98:	f003 031f 	and.w	r3, r3, #31
 8007f9c:	2204      	movs	r2, #4
 8007f9e:	409a      	lsls	r2, r3
 8007fa0:	6a3b      	ldr	r3, [r7, #32]
 8007fa2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fa8:	f043 0204 	orr.w	r2, r3, #4
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fb4:	f003 031f 	and.w	r3, r3, #31
 8007fb8:	2210      	movs	r2, #16
 8007fba:	409a      	lsls	r2, r3
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f000 80a6 	beq.w	8008112 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a85      	ldr	r2, [pc, #532]	@ (80081e0 <HAL_DMA_IRQHandler+0x690>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d04a      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a83      	ldr	r2, [pc, #524]	@ (80081e4 <HAL_DMA_IRQHandler+0x694>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d045      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a82      	ldr	r2, [pc, #520]	@ (80081e8 <HAL_DMA_IRQHandler+0x698>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d040      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a80      	ldr	r2, [pc, #512]	@ (80081ec <HAL_DMA_IRQHandler+0x69c>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d03b      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a7f      	ldr	r2, [pc, #508]	@ (80081f0 <HAL_DMA_IRQHandler+0x6a0>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d036      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a7d      	ldr	r2, [pc, #500]	@ (80081f4 <HAL_DMA_IRQHandler+0x6a4>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d031      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a7c      	ldr	r2, [pc, #496]	@ (80081f8 <HAL_DMA_IRQHandler+0x6a8>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d02c      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a7a      	ldr	r2, [pc, #488]	@ (80081fc <HAL_DMA_IRQHandler+0x6ac>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d027      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a79      	ldr	r2, [pc, #484]	@ (8008200 <HAL_DMA_IRQHandler+0x6b0>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d022      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a77      	ldr	r2, [pc, #476]	@ (8008204 <HAL_DMA_IRQHandler+0x6b4>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d01d      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a76      	ldr	r2, [pc, #472]	@ (8008208 <HAL_DMA_IRQHandler+0x6b8>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d018      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a74      	ldr	r2, [pc, #464]	@ (800820c <HAL_DMA_IRQHandler+0x6bc>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d013      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a73      	ldr	r2, [pc, #460]	@ (8008210 <HAL_DMA_IRQHandler+0x6c0>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d00e      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a71      	ldr	r2, [pc, #452]	@ (8008214 <HAL_DMA_IRQHandler+0x6c4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d009      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a70      	ldr	r2, [pc, #448]	@ (8008218 <HAL_DMA_IRQHandler+0x6c8>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d004      	beq.n	8008066 <HAL_DMA_IRQHandler+0x516>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a6e      	ldr	r2, [pc, #440]	@ (800821c <HAL_DMA_IRQHandler+0x6cc>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d10a      	bne.n	800807c <HAL_DMA_IRQHandler+0x52c>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f003 0308 	and.w	r3, r3, #8
 8008070:	2b00      	cmp	r3, #0
 8008072:	bf14      	ite	ne
 8008074:	2301      	movne	r3, #1
 8008076:	2300      	moveq	r3, #0
 8008078:	b2db      	uxtb	r3, r3
 800807a:	e009      	b.n	8008090 <HAL_DMA_IRQHandler+0x540>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0304 	and.w	r3, r3, #4
 8008086:	2b00      	cmp	r3, #0
 8008088:	bf14      	ite	ne
 800808a:	2301      	movne	r3, #1
 800808c:	2300      	moveq	r3, #0
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b00      	cmp	r3, #0
 8008092:	d03e      	beq.n	8008112 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008098:	f003 031f 	and.w	r3, r3, #31
 800809c:	2210      	movs	r2, #16
 800809e:	409a      	lsls	r2, r3
 80080a0:	6a3b      	ldr	r3, [r7, #32]
 80080a2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d018      	beq.n	80080e4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d108      	bne.n	80080d2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d024      	beq.n	8008112 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	4798      	blx	r3
 80080d0:	e01f      	b.n	8008112 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d01b      	beq.n	8008112 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	4798      	blx	r3
 80080e2:	e016      	b.n	8008112 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d107      	bne.n	8008102 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f022 0208 	bic.w	r2, r2, #8
 8008100:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008116:	f003 031f 	and.w	r3, r3, #31
 800811a:	2220      	movs	r2, #32
 800811c:	409a      	lsls	r2, r3
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	4013      	ands	r3, r2
 8008122:	2b00      	cmp	r3, #0
 8008124:	f000 8110 	beq.w	8008348 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a2c      	ldr	r2, [pc, #176]	@ (80081e0 <HAL_DMA_IRQHandler+0x690>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d04a      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a2b      	ldr	r2, [pc, #172]	@ (80081e4 <HAL_DMA_IRQHandler+0x694>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d045      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a29      	ldr	r2, [pc, #164]	@ (80081e8 <HAL_DMA_IRQHandler+0x698>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d040      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a28      	ldr	r2, [pc, #160]	@ (80081ec <HAL_DMA_IRQHandler+0x69c>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d03b      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a26      	ldr	r2, [pc, #152]	@ (80081f0 <HAL_DMA_IRQHandler+0x6a0>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d036      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a25      	ldr	r2, [pc, #148]	@ (80081f4 <HAL_DMA_IRQHandler+0x6a4>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d031      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a23      	ldr	r2, [pc, #140]	@ (80081f8 <HAL_DMA_IRQHandler+0x6a8>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d02c      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a22      	ldr	r2, [pc, #136]	@ (80081fc <HAL_DMA_IRQHandler+0x6ac>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d027      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a20      	ldr	r2, [pc, #128]	@ (8008200 <HAL_DMA_IRQHandler+0x6b0>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d022      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a1f      	ldr	r2, [pc, #124]	@ (8008204 <HAL_DMA_IRQHandler+0x6b4>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d01d      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a1d      	ldr	r2, [pc, #116]	@ (8008208 <HAL_DMA_IRQHandler+0x6b8>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d018      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a1c      	ldr	r2, [pc, #112]	@ (800820c <HAL_DMA_IRQHandler+0x6bc>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d013      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a1a      	ldr	r2, [pc, #104]	@ (8008210 <HAL_DMA_IRQHandler+0x6c0>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d00e      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a19      	ldr	r2, [pc, #100]	@ (8008214 <HAL_DMA_IRQHandler+0x6c4>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d009      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a17      	ldr	r2, [pc, #92]	@ (8008218 <HAL_DMA_IRQHandler+0x6c8>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d004      	beq.n	80081c8 <HAL_DMA_IRQHandler+0x678>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a16      	ldr	r2, [pc, #88]	@ (800821c <HAL_DMA_IRQHandler+0x6cc>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d12b      	bne.n	8008220 <HAL_DMA_IRQHandler+0x6d0>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 0310 	and.w	r3, r3, #16
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	bf14      	ite	ne
 80081d6:	2301      	movne	r3, #1
 80081d8:	2300      	moveq	r3, #0
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	e02a      	b.n	8008234 <HAL_DMA_IRQHandler+0x6e4>
 80081de:	bf00      	nop
 80081e0:	40020010 	.word	0x40020010
 80081e4:	40020028 	.word	0x40020028
 80081e8:	40020040 	.word	0x40020040
 80081ec:	40020058 	.word	0x40020058
 80081f0:	40020070 	.word	0x40020070
 80081f4:	40020088 	.word	0x40020088
 80081f8:	400200a0 	.word	0x400200a0
 80081fc:	400200b8 	.word	0x400200b8
 8008200:	40020410 	.word	0x40020410
 8008204:	40020428 	.word	0x40020428
 8008208:	40020440 	.word	0x40020440
 800820c:	40020458 	.word	0x40020458
 8008210:	40020470 	.word	0x40020470
 8008214:	40020488 	.word	0x40020488
 8008218:	400204a0 	.word	0x400204a0
 800821c:	400204b8 	.word	0x400204b8
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 0302 	and.w	r3, r3, #2
 800822a:	2b00      	cmp	r3, #0
 800822c:	bf14      	ite	ne
 800822e:	2301      	movne	r3, #1
 8008230:	2300      	moveq	r3, #0
 8008232:	b2db      	uxtb	r3, r3
 8008234:	2b00      	cmp	r3, #0
 8008236:	f000 8087 	beq.w	8008348 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800823e:	f003 031f 	and.w	r3, r3, #31
 8008242:	2220      	movs	r2, #32
 8008244:	409a      	lsls	r2, r3
 8008246:	6a3b      	ldr	r3, [r7, #32]
 8008248:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b04      	cmp	r3, #4
 8008254:	d139      	bne.n	80082ca <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f022 0216 	bic.w	r2, r2, #22
 8008264:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	695a      	ldr	r2, [r3, #20]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008274:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800827a:	2b00      	cmp	r3, #0
 800827c:	d103      	bne.n	8008286 <HAL_DMA_IRQHandler+0x736>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008282:	2b00      	cmp	r3, #0
 8008284:	d007      	beq.n	8008296 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f022 0208 	bic.w	r2, r2, #8
 8008294:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800829a:	f003 031f 	and.w	r3, r3, #31
 800829e:	223f      	movs	r2, #63	@ 0x3f
 80082a0:	409a      	lsls	r2, r3
 80082a2:	6a3b      	ldr	r3, [r7, #32]
 80082a4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	f000 834a 	beq.w	8008954 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	4798      	blx	r3
          }
          return;
 80082c8:	e344      	b.n	8008954 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d018      	beq.n	800830a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d108      	bne.n	80082f8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d02c      	beq.n	8008348 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	4798      	blx	r3
 80082f6:	e027      	b.n	8008348 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d023      	beq.n	8008348 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	4798      	blx	r3
 8008308:	e01e      	b.n	8008348 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008314:	2b00      	cmp	r3, #0
 8008316:	d10f      	bne.n	8008338 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f022 0210 	bic.w	r2, r2, #16
 8008326:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800833c:	2b00      	cmp	r3, #0
 800833e:	d003      	beq.n	8008348 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8306 	beq.w	800895e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b00      	cmp	r3, #0
 800835c:	f000 8088 	beq.w	8008470 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2204      	movs	r2, #4
 8008364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a7a      	ldr	r2, [pc, #488]	@ (8008558 <HAL_DMA_IRQHandler+0xa08>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d04a      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a79      	ldr	r2, [pc, #484]	@ (800855c <HAL_DMA_IRQHandler+0xa0c>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d045      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a77      	ldr	r2, [pc, #476]	@ (8008560 <HAL_DMA_IRQHandler+0xa10>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d040      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a76      	ldr	r2, [pc, #472]	@ (8008564 <HAL_DMA_IRQHandler+0xa14>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d03b      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a74      	ldr	r2, [pc, #464]	@ (8008568 <HAL_DMA_IRQHandler+0xa18>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d036      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a73      	ldr	r2, [pc, #460]	@ (800856c <HAL_DMA_IRQHandler+0xa1c>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d031      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a71      	ldr	r2, [pc, #452]	@ (8008570 <HAL_DMA_IRQHandler+0xa20>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d02c      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a70      	ldr	r2, [pc, #448]	@ (8008574 <HAL_DMA_IRQHandler+0xa24>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d027      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a6e      	ldr	r2, [pc, #440]	@ (8008578 <HAL_DMA_IRQHandler+0xa28>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d022      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a6d      	ldr	r2, [pc, #436]	@ (800857c <HAL_DMA_IRQHandler+0xa2c>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d01d      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a6b      	ldr	r2, [pc, #428]	@ (8008580 <HAL_DMA_IRQHandler+0xa30>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d018      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a6a      	ldr	r2, [pc, #424]	@ (8008584 <HAL_DMA_IRQHandler+0xa34>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d013      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a68      	ldr	r2, [pc, #416]	@ (8008588 <HAL_DMA_IRQHandler+0xa38>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d00e      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a67      	ldr	r2, [pc, #412]	@ (800858c <HAL_DMA_IRQHandler+0xa3c>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d009      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a65      	ldr	r2, [pc, #404]	@ (8008590 <HAL_DMA_IRQHandler+0xa40>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d004      	beq.n	8008408 <HAL_DMA_IRQHandler+0x8b8>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a64      	ldr	r2, [pc, #400]	@ (8008594 <HAL_DMA_IRQHandler+0xa44>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d108      	bne.n	800841a <HAL_DMA_IRQHandler+0x8ca>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f022 0201 	bic.w	r2, r2, #1
 8008416:	601a      	str	r2, [r3, #0]
 8008418:	e007      	b.n	800842a <HAL_DMA_IRQHandler+0x8da>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f022 0201 	bic.w	r2, r2, #1
 8008428:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	3301      	adds	r3, #1
 800842e:	60fb      	str	r3, [r7, #12]
 8008430:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008432:	429a      	cmp	r2, r3
 8008434:	d307      	bcc.n	8008446 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f003 0301 	and.w	r3, r3, #1
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1f2      	bne.n	800842a <HAL_DMA_IRQHandler+0x8da>
 8008444:	e000      	b.n	8008448 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008446:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 0301 	and.w	r3, r3, #1
 8008452:	2b00      	cmp	r3, #0
 8008454:	d004      	beq.n	8008460 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2203      	movs	r2, #3
 800845a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800845e:	e003      	b.n	8008468 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008474:	2b00      	cmp	r3, #0
 8008476:	f000 8272 	beq.w	800895e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	4798      	blx	r3
 8008482:	e26c      	b.n	800895e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a43      	ldr	r2, [pc, #268]	@ (8008598 <HAL_DMA_IRQHandler+0xa48>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d022      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x984>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a42      	ldr	r2, [pc, #264]	@ (800859c <HAL_DMA_IRQHandler+0xa4c>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d01d      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x984>
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a40      	ldr	r2, [pc, #256]	@ (80085a0 <HAL_DMA_IRQHandler+0xa50>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d018      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x984>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4a3f      	ldr	r2, [pc, #252]	@ (80085a4 <HAL_DMA_IRQHandler+0xa54>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d013      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x984>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a3d      	ldr	r2, [pc, #244]	@ (80085a8 <HAL_DMA_IRQHandler+0xa58>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d00e      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x984>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a3c      	ldr	r2, [pc, #240]	@ (80085ac <HAL_DMA_IRQHandler+0xa5c>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d009      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x984>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a3a      	ldr	r2, [pc, #232]	@ (80085b0 <HAL_DMA_IRQHandler+0xa60>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d004      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x984>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a39      	ldr	r2, [pc, #228]	@ (80085b4 <HAL_DMA_IRQHandler+0xa64>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d101      	bne.n	80084d8 <HAL_DMA_IRQHandler+0x988>
 80084d4:	2301      	movs	r3, #1
 80084d6:	e000      	b.n	80084da <HAL_DMA_IRQHandler+0x98a>
 80084d8:	2300      	movs	r3, #0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f000 823f 	beq.w	800895e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084ec:	f003 031f 	and.w	r3, r3, #31
 80084f0:	2204      	movs	r2, #4
 80084f2:	409a      	lsls	r2, r3
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	4013      	ands	r3, r2
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 80cd 	beq.w	8008698 <HAL_DMA_IRQHandler+0xb48>
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	f003 0304 	and.w	r3, r3, #4
 8008504:	2b00      	cmp	r3, #0
 8008506:	f000 80c7 	beq.w	8008698 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800850e:	f003 031f 	and.w	r3, r3, #31
 8008512:	2204      	movs	r2, #4
 8008514:	409a      	lsls	r2, r3
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008520:	2b00      	cmp	r3, #0
 8008522:	d049      	beq.n	80085b8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d109      	bne.n	8008542 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 8210 	beq.w	8008958 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008540:	e20a      	b.n	8008958 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 8206 	beq.w	8008958 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008554:	e200      	b.n	8008958 <HAL_DMA_IRQHandler+0xe08>
 8008556:	bf00      	nop
 8008558:	40020010 	.word	0x40020010
 800855c:	40020028 	.word	0x40020028
 8008560:	40020040 	.word	0x40020040
 8008564:	40020058 	.word	0x40020058
 8008568:	40020070 	.word	0x40020070
 800856c:	40020088 	.word	0x40020088
 8008570:	400200a0 	.word	0x400200a0
 8008574:	400200b8 	.word	0x400200b8
 8008578:	40020410 	.word	0x40020410
 800857c:	40020428 	.word	0x40020428
 8008580:	40020440 	.word	0x40020440
 8008584:	40020458 	.word	0x40020458
 8008588:	40020470 	.word	0x40020470
 800858c:	40020488 	.word	0x40020488
 8008590:	400204a0 	.word	0x400204a0
 8008594:	400204b8 	.word	0x400204b8
 8008598:	58025408 	.word	0x58025408
 800859c:	5802541c 	.word	0x5802541c
 80085a0:	58025430 	.word	0x58025430
 80085a4:	58025444 	.word	0x58025444
 80085a8:	58025458 	.word	0x58025458
 80085ac:	5802546c 	.word	0x5802546c
 80085b0:	58025480 	.word	0x58025480
 80085b4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	f003 0320 	and.w	r3, r3, #32
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d160      	bne.n	8008684 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a7f      	ldr	r2, [pc, #508]	@ (80087c4 <HAL_DMA_IRQHandler+0xc74>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d04a      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a7d      	ldr	r2, [pc, #500]	@ (80087c8 <HAL_DMA_IRQHandler+0xc78>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d045      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a7c      	ldr	r2, [pc, #496]	@ (80087cc <HAL_DMA_IRQHandler+0xc7c>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d040      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a7a      	ldr	r2, [pc, #488]	@ (80087d0 <HAL_DMA_IRQHandler+0xc80>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d03b      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a79      	ldr	r2, [pc, #484]	@ (80087d4 <HAL_DMA_IRQHandler+0xc84>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d036      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a77      	ldr	r2, [pc, #476]	@ (80087d8 <HAL_DMA_IRQHandler+0xc88>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d031      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a76      	ldr	r2, [pc, #472]	@ (80087dc <HAL_DMA_IRQHandler+0xc8c>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d02c      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a74      	ldr	r2, [pc, #464]	@ (80087e0 <HAL_DMA_IRQHandler+0xc90>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d027      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a73      	ldr	r2, [pc, #460]	@ (80087e4 <HAL_DMA_IRQHandler+0xc94>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d022      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a71      	ldr	r2, [pc, #452]	@ (80087e8 <HAL_DMA_IRQHandler+0xc98>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d01d      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a70      	ldr	r2, [pc, #448]	@ (80087ec <HAL_DMA_IRQHandler+0xc9c>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d018      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a6e      	ldr	r2, [pc, #440]	@ (80087f0 <HAL_DMA_IRQHandler+0xca0>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d013      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a6d      	ldr	r2, [pc, #436]	@ (80087f4 <HAL_DMA_IRQHandler+0xca4>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d00e      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a6b      	ldr	r2, [pc, #428]	@ (80087f8 <HAL_DMA_IRQHandler+0xca8>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d009      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a6a      	ldr	r2, [pc, #424]	@ (80087fc <HAL_DMA_IRQHandler+0xcac>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d004      	beq.n	8008662 <HAL_DMA_IRQHandler+0xb12>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a68      	ldr	r2, [pc, #416]	@ (8008800 <HAL_DMA_IRQHandler+0xcb0>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d108      	bne.n	8008674 <HAL_DMA_IRQHandler+0xb24>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f022 0208 	bic.w	r2, r2, #8
 8008670:	601a      	str	r2, [r3, #0]
 8008672:	e007      	b.n	8008684 <HAL_DMA_IRQHandler+0xb34>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f022 0204 	bic.w	r2, r2, #4
 8008682:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008688:	2b00      	cmp	r3, #0
 800868a:	f000 8165 	beq.w	8008958 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008696:	e15f      	b.n	8008958 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800869c:	f003 031f 	and.w	r3, r3, #31
 80086a0:	2202      	movs	r2, #2
 80086a2:	409a      	lsls	r2, r3
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	4013      	ands	r3, r2
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	f000 80c5 	beq.w	8008838 <HAL_DMA_IRQHandler+0xce8>
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	f000 80bf 	beq.w	8008838 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086be:	f003 031f 	and.w	r3, r3, #31
 80086c2:	2202      	movs	r2, #2
 80086c4:	409a      	lsls	r2, r3
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d018      	beq.n	8008706 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d109      	bne.n	80086f2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f000 813a 	beq.w	800895c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80086f0:	e134      	b.n	800895c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	f000 8130 	beq.w	800895c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008704:	e12a      	b.n	800895c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	f003 0320 	and.w	r3, r3, #32
 800870c:	2b00      	cmp	r3, #0
 800870e:	f040 8089 	bne.w	8008824 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a2b      	ldr	r2, [pc, #172]	@ (80087c4 <HAL_DMA_IRQHandler+0xc74>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d04a      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a29      	ldr	r2, [pc, #164]	@ (80087c8 <HAL_DMA_IRQHandler+0xc78>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d045      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a28      	ldr	r2, [pc, #160]	@ (80087cc <HAL_DMA_IRQHandler+0xc7c>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d040      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a26      	ldr	r2, [pc, #152]	@ (80087d0 <HAL_DMA_IRQHandler+0xc80>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d03b      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a25      	ldr	r2, [pc, #148]	@ (80087d4 <HAL_DMA_IRQHandler+0xc84>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d036      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a23      	ldr	r2, [pc, #140]	@ (80087d8 <HAL_DMA_IRQHandler+0xc88>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d031      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a22      	ldr	r2, [pc, #136]	@ (80087dc <HAL_DMA_IRQHandler+0xc8c>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d02c      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a20      	ldr	r2, [pc, #128]	@ (80087e0 <HAL_DMA_IRQHandler+0xc90>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d027      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a1f      	ldr	r2, [pc, #124]	@ (80087e4 <HAL_DMA_IRQHandler+0xc94>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d022      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a1d      	ldr	r2, [pc, #116]	@ (80087e8 <HAL_DMA_IRQHandler+0xc98>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d01d      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a1c      	ldr	r2, [pc, #112]	@ (80087ec <HAL_DMA_IRQHandler+0xc9c>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d018      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a1a      	ldr	r2, [pc, #104]	@ (80087f0 <HAL_DMA_IRQHandler+0xca0>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d013      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a19      	ldr	r2, [pc, #100]	@ (80087f4 <HAL_DMA_IRQHandler+0xca4>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d00e      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a17      	ldr	r2, [pc, #92]	@ (80087f8 <HAL_DMA_IRQHandler+0xca8>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d009      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a16      	ldr	r2, [pc, #88]	@ (80087fc <HAL_DMA_IRQHandler+0xcac>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d004      	beq.n	80087b2 <HAL_DMA_IRQHandler+0xc62>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a14      	ldr	r2, [pc, #80]	@ (8008800 <HAL_DMA_IRQHandler+0xcb0>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d128      	bne.n	8008804 <HAL_DMA_IRQHandler+0xcb4>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f022 0214 	bic.w	r2, r2, #20
 80087c0:	601a      	str	r2, [r3, #0]
 80087c2:	e027      	b.n	8008814 <HAL_DMA_IRQHandler+0xcc4>
 80087c4:	40020010 	.word	0x40020010
 80087c8:	40020028 	.word	0x40020028
 80087cc:	40020040 	.word	0x40020040
 80087d0:	40020058 	.word	0x40020058
 80087d4:	40020070 	.word	0x40020070
 80087d8:	40020088 	.word	0x40020088
 80087dc:	400200a0 	.word	0x400200a0
 80087e0:	400200b8 	.word	0x400200b8
 80087e4:	40020410 	.word	0x40020410
 80087e8:	40020428 	.word	0x40020428
 80087ec:	40020440 	.word	0x40020440
 80087f0:	40020458 	.word	0x40020458
 80087f4:	40020470 	.word	0x40020470
 80087f8:	40020488 	.word	0x40020488
 80087fc:	400204a0 	.word	0x400204a0
 8008800:	400204b8 	.word	0x400204b8
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f022 020a 	bic.w	r2, r2, #10
 8008812:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008828:	2b00      	cmp	r3, #0
 800882a:	f000 8097 	beq.w	800895c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008836:	e091      	b.n	800895c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800883c:	f003 031f 	and.w	r3, r3, #31
 8008840:	2208      	movs	r2, #8
 8008842:	409a      	lsls	r2, r3
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	4013      	ands	r3, r2
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 8088 	beq.w	800895e <HAL_DMA_IRQHandler+0xe0e>
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	f003 0308 	and.w	r3, r3, #8
 8008854:	2b00      	cmp	r3, #0
 8008856:	f000 8082 	beq.w	800895e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a41      	ldr	r2, [pc, #260]	@ (8008964 <HAL_DMA_IRQHandler+0xe14>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d04a      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a3f      	ldr	r2, [pc, #252]	@ (8008968 <HAL_DMA_IRQHandler+0xe18>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d045      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a3e      	ldr	r2, [pc, #248]	@ (800896c <HAL_DMA_IRQHandler+0xe1c>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d040      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a3c      	ldr	r2, [pc, #240]	@ (8008970 <HAL_DMA_IRQHandler+0xe20>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d03b      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a3b      	ldr	r2, [pc, #236]	@ (8008974 <HAL_DMA_IRQHandler+0xe24>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d036      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a39      	ldr	r2, [pc, #228]	@ (8008978 <HAL_DMA_IRQHandler+0xe28>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d031      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a38      	ldr	r2, [pc, #224]	@ (800897c <HAL_DMA_IRQHandler+0xe2c>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d02c      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a36      	ldr	r2, [pc, #216]	@ (8008980 <HAL_DMA_IRQHandler+0xe30>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d027      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a35      	ldr	r2, [pc, #212]	@ (8008984 <HAL_DMA_IRQHandler+0xe34>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d022      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a33      	ldr	r2, [pc, #204]	@ (8008988 <HAL_DMA_IRQHandler+0xe38>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d01d      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a32      	ldr	r2, [pc, #200]	@ (800898c <HAL_DMA_IRQHandler+0xe3c>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d018      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a30      	ldr	r2, [pc, #192]	@ (8008990 <HAL_DMA_IRQHandler+0xe40>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d013      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a2f      	ldr	r2, [pc, #188]	@ (8008994 <HAL_DMA_IRQHandler+0xe44>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d00e      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a2d      	ldr	r2, [pc, #180]	@ (8008998 <HAL_DMA_IRQHandler+0xe48>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d009      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a2c      	ldr	r2, [pc, #176]	@ (800899c <HAL_DMA_IRQHandler+0xe4c>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d004      	beq.n	80088fa <HAL_DMA_IRQHandler+0xdaa>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a2a      	ldr	r2, [pc, #168]	@ (80089a0 <HAL_DMA_IRQHandler+0xe50>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d108      	bne.n	800890c <HAL_DMA_IRQHandler+0xdbc>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f022 021c 	bic.w	r2, r2, #28
 8008908:	601a      	str	r2, [r3, #0]
 800890a:	e007      	b.n	800891c <HAL_DMA_IRQHandler+0xdcc>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f022 020e 	bic.w	r2, r2, #14
 800891a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008920:	f003 031f 	and.w	r3, r3, #31
 8008924:	2201      	movs	r2, #1
 8008926:	409a      	lsls	r2, r3
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2201      	movs	r2, #1
 8008936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2200      	movs	r2, #0
 800893e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008946:	2b00      	cmp	r3, #0
 8008948:	d009      	beq.n	800895e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	4798      	blx	r3
 8008952:	e004      	b.n	800895e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008954:	bf00      	nop
 8008956:	e002      	b.n	800895e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008958:	bf00      	nop
 800895a:	e000      	b.n	800895e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800895c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800895e:	3728      	adds	r7, #40	@ 0x28
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}
 8008964:	40020010 	.word	0x40020010
 8008968:	40020028 	.word	0x40020028
 800896c:	40020040 	.word	0x40020040
 8008970:	40020058 	.word	0x40020058
 8008974:	40020070 	.word	0x40020070
 8008978:	40020088 	.word	0x40020088
 800897c:	400200a0 	.word	0x400200a0
 8008980:	400200b8 	.word	0x400200b8
 8008984:	40020410 	.word	0x40020410
 8008988:	40020428 	.word	0x40020428
 800898c:	40020440 	.word	0x40020440
 8008990:	40020458 	.word	0x40020458
 8008994:	40020470 	.word	0x40020470
 8008998:	40020488 	.word	0x40020488
 800899c:	400204a0 	.word	0x400204a0
 80089a0:	400204b8 	.word	0x400204b8

080089a4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b083      	sub	sp, #12
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80089bc:	b480      	push	{r7}
 80089be:	b087      	sub	sp, #28
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	607a      	str	r2, [r7, #4]
 80089c8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089ce:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089d4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a7f      	ldr	r2, [pc, #508]	@ (8008bd8 <DMA_SetConfig+0x21c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d072      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a7d      	ldr	r2, [pc, #500]	@ (8008bdc <DMA_SetConfig+0x220>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d06d      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a7c      	ldr	r2, [pc, #496]	@ (8008be0 <DMA_SetConfig+0x224>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d068      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a7a      	ldr	r2, [pc, #488]	@ (8008be4 <DMA_SetConfig+0x228>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d063      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a79      	ldr	r2, [pc, #484]	@ (8008be8 <DMA_SetConfig+0x22c>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d05e      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a77      	ldr	r2, [pc, #476]	@ (8008bec <DMA_SetConfig+0x230>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d059      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a76      	ldr	r2, [pc, #472]	@ (8008bf0 <DMA_SetConfig+0x234>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d054      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a74      	ldr	r2, [pc, #464]	@ (8008bf4 <DMA_SetConfig+0x238>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d04f      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a73      	ldr	r2, [pc, #460]	@ (8008bf8 <DMA_SetConfig+0x23c>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d04a      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a71      	ldr	r2, [pc, #452]	@ (8008bfc <DMA_SetConfig+0x240>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d045      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a70      	ldr	r2, [pc, #448]	@ (8008c00 <DMA_SetConfig+0x244>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d040      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a6e      	ldr	r2, [pc, #440]	@ (8008c04 <DMA_SetConfig+0x248>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d03b      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a6d      	ldr	r2, [pc, #436]	@ (8008c08 <DMA_SetConfig+0x24c>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d036      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a6b      	ldr	r2, [pc, #428]	@ (8008c0c <DMA_SetConfig+0x250>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d031      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a6a      	ldr	r2, [pc, #424]	@ (8008c10 <DMA_SetConfig+0x254>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d02c      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a68      	ldr	r2, [pc, #416]	@ (8008c14 <DMA_SetConfig+0x258>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d027      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a67      	ldr	r2, [pc, #412]	@ (8008c18 <DMA_SetConfig+0x25c>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d022      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a65      	ldr	r2, [pc, #404]	@ (8008c1c <DMA_SetConfig+0x260>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d01d      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a64      	ldr	r2, [pc, #400]	@ (8008c20 <DMA_SetConfig+0x264>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d018      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a62      	ldr	r2, [pc, #392]	@ (8008c24 <DMA_SetConfig+0x268>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d013      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a61      	ldr	r2, [pc, #388]	@ (8008c28 <DMA_SetConfig+0x26c>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d00e      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a5f      	ldr	r2, [pc, #380]	@ (8008c2c <DMA_SetConfig+0x270>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d009      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a5e      	ldr	r2, [pc, #376]	@ (8008c30 <DMA_SetConfig+0x274>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d004      	beq.n	8008ac6 <DMA_SetConfig+0x10a>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a5c      	ldr	r2, [pc, #368]	@ (8008c34 <DMA_SetConfig+0x278>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d101      	bne.n	8008aca <DMA_SetConfig+0x10e>
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	e000      	b.n	8008acc <DMA_SetConfig+0x110>
 8008aca:	2300      	movs	r3, #0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d00d      	beq.n	8008aec <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ad4:	68fa      	ldr	r2, [r7, #12]
 8008ad6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008ad8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d004      	beq.n	8008aec <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008aea:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a39      	ldr	r2, [pc, #228]	@ (8008bd8 <DMA_SetConfig+0x21c>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d04a      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a38      	ldr	r2, [pc, #224]	@ (8008bdc <DMA_SetConfig+0x220>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d045      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a36      	ldr	r2, [pc, #216]	@ (8008be0 <DMA_SetConfig+0x224>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d040      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a35      	ldr	r2, [pc, #212]	@ (8008be4 <DMA_SetConfig+0x228>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d03b      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a33      	ldr	r2, [pc, #204]	@ (8008be8 <DMA_SetConfig+0x22c>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d036      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a32      	ldr	r2, [pc, #200]	@ (8008bec <DMA_SetConfig+0x230>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d031      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a30      	ldr	r2, [pc, #192]	@ (8008bf0 <DMA_SetConfig+0x234>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d02c      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a2f      	ldr	r2, [pc, #188]	@ (8008bf4 <DMA_SetConfig+0x238>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d027      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a2d      	ldr	r2, [pc, #180]	@ (8008bf8 <DMA_SetConfig+0x23c>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d022      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a2c      	ldr	r2, [pc, #176]	@ (8008bfc <DMA_SetConfig+0x240>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d01d      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a2a      	ldr	r2, [pc, #168]	@ (8008c00 <DMA_SetConfig+0x244>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d018      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a29      	ldr	r2, [pc, #164]	@ (8008c04 <DMA_SetConfig+0x248>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d013      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a27      	ldr	r2, [pc, #156]	@ (8008c08 <DMA_SetConfig+0x24c>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d00e      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a26      	ldr	r2, [pc, #152]	@ (8008c0c <DMA_SetConfig+0x250>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d009      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a24      	ldr	r2, [pc, #144]	@ (8008c10 <DMA_SetConfig+0x254>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d004      	beq.n	8008b8c <DMA_SetConfig+0x1d0>
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a23      	ldr	r2, [pc, #140]	@ (8008c14 <DMA_SetConfig+0x258>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d101      	bne.n	8008b90 <DMA_SetConfig+0x1d4>
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	e000      	b.n	8008b92 <DMA_SetConfig+0x1d6>
 8008b90:	2300      	movs	r3, #0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d059      	beq.n	8008c4a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b9a:	f003 031f 	and.w	r3, r3, #31
 8008b9e:	223f      	movs	r2, #63	@ 0x3f
 8008ba0:	409a      	lsls	r2, r3
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008bb4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	683a      	ldr	r2, [r7, #0]
 8008bbc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	2b40      	cmp	r3, #64	@ 0x40
 8008bc4:	d138      	bne.n	8008c38 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	687a      	ldr	r2, [r7, #4]
 8008bcc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	68ba      	ldr	r2, [r7, #8]
 8008bd4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008bd6:	e086      	b.n	8008ce6 <DMA_SetConfig+0x32a>
 8008bd8:	40020010 	.word	0x40020010
 8008bdc:	40020028 	.word	0x40020028
 8008be0:	40020040 	.word	0x40020040
 8008be4:	40020058 	.word	0x40020058
 8008be8:	40020070 	.word	0x40020070
 8008bec:	40020088 	.word	0x40020088
 8008bf0:	400200a0 	.word	0x400200a0
 8008bf4:	400200b8 	.word	0x400200b8
 8008bf8:	40020410 	.word	0x40020410
 8008bfc:	40020428 	.word	0x40020428
 8008c00:	40020440 	.word	0x40020440
 8008c04:	40020458 	.word	0x40020458
 8008c08:	40020470 	.word	0x40020470
 8008c0c:	40020488 	.word	0x40020488
 8008c10:	400204a0 	.word	0x400204a0
 8008c14:	400204b8 	.word	0x400204b8
 8008c18:	58025408 	.word	0x58025408
 8008c1c:	5802541c 	.word	0x5802541c
 8008c20:	58025430 	.word	0x58025430
 8008c24:	58025444 	.word	0x58025444
 8008c28:	58025458 	.word	0x58025458
 8008c2c:	5802546c 	.word	0x5802546c
 8008c30:	58025480 	.word	0x58025480
 8008c34:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	68ba      	ldr	r2, [r7, #8]
 8008c3e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	60da      	str	r2, [r3, #12]
}
 8008c48:	e04d      	b.n	8008ce6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a29      	ldr	r2, [pc, #164]	@ (8008cf4 <DMA_SetConfig+0x338>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d022      	beq.n	8008c9a <DMA_SetConfig+0x2de>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a27      	ldr	r2, [pc, #156]	@ (8008cf8 <DMA_SetConfig+0x33c>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d01d      	beq.n	8008c9a <DMA_SetConfig+0x2de>
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a26      	ldr	r2, [pc, #152]	@ (8008cfc <DMA_SetConfig+0x340>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d018      	beq.n	8008c9a <DMA_SetConfig+0x2de>
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a24      	ldr	r2, [pc, #144]	@ (8008d00 <DMA_SetConfig+0x344>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d013      	beq.n	8008c9a <DMA_SetConfig+0x2de>
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a23      	ldr	r2, [pc, #140]	@ (8008d04 <DMA_SetConfig+0x348>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d00e      	beq.n	8008c9a <DMA_SetConfig+0x2de>
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a21      	ldr	r2, [pc, #132]	@ (8008d08 <DMA_SetConfig+0x34c>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d009      	beq.n	8008c9a <DMA_SetConfig+0x2de>
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a20      	ldr	r2, [pc, #128]	@ (8008d0c <DMA_SetConfig+0x350>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d004      	beq.n	8008c9a <DMA_SetConfig+0x2de>
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a1e      	ldr	r2, [pc, #120]	@ (8008d10 <DMA_SetConfig+0x354>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d101      	bne.n	8008c9e <DMA_SetConfig+0x2e2>
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	e000      	b.n	8008ca0 <DMA_SetConfig+0x2e4>
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d020      	beq.n	8008ce6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ca8:	f003 031f 	and.w	r3, r3, #31
 8008cac:	2201      	movs	r2, #1
 8008cae:	409a      	lsls	r2, r3
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	683a      	ldr	r2, [r7, #0]
 8008cba:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	2b40      	cmp	r3, #64	@ 0x40
 8008cc2:	d108      	bne.n	8008cd6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	60da      	str	r2, [r3, #12]
}
 8008cd4:	e007      	b.n	8008ce6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68ba      	ldr	r2, [r7, #8]
 8008cdc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	60da      	str	r2, [r3, #12]
}
 8008ce6:	bf00      	nop
 8008ce8:	371c      	adds	r7, #28
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop
 8008cf4:	58025408 	.word	0x58025408
 8008cf8:	5802541c 	.word	0x5802541c
 8008cfc:	58025430 	.word	0x58025430
 8008d00:	58025444 	.word	0x58025444
 8008d04:	58025458 	.word	0x58025458
 8008d08:	5802546c 	.word	0x5802546c
 8008d0c:	58025480 	.word	0x58025480
 8008d10:	58025494 	.word	0x58025494

08008d14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b085      	sub	sp, #20
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4a42      	ldr	r2, [pc, #264]	@ (8008e2c <DMA_CalcBaseAndBitshift+0x118>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d04a      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4a41      	ldr	r2, [pc, #260]	@ (8008e30 <DMA_CalcBaseAndBitshift+0x11c>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d045      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a3f      	ldr	r2, [pc, #252]	@ (8008e34 <DMA_CalcBaseAndBitshift+0x120>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d040      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4a3e      	ldr	r2, [pc, #248]	@ (8008e38 <DMA_CalcBaseAndBitshift+0x124>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d03b      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a3c      	ldr	r2, [pc, #240]	@ (8008e3c <DMA_CalcBaseAndBitshift+0x128>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d036      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a3b      	ldr	r2, [pc, #236]	@ (8008e40 <DMA_CalcBaseAndBitshift+0x12c>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d031      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a39      	ldr	r2, [pc, #228]	@ (8008e44 <DMA_CalcBaseAndBitshift+0x130>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d02c      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a38      	ldr	r2, [pc, #224]	@ (8008e48 <DMA_CalcBaseAndBitshift+0x134>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d027      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a36      	ldr	r2, [pc, #216]	@ (8008e4c <DMA_CalcBaseAndBitshift+0x138>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d022      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a35      	ldr	r2, [pc, #212]	@ (8008e50 <DMA_CalcBaseAndBitshift+0x13c>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d01d      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a33      	ldr	r2, [pc, #204]	@ (8008e54 <DMA_CalcBaseAndBitshift+0x140>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d018      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a32      	ldr	r2, [pc, #200]	@ (8008e58 <DMA_CalcBaseAndBitshift+0x144>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d013      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a30      	ldr	r2, [pc, #192]	@ (8008e5c <DMA_CalcBaseAndBitshift+0x148>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d00e      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a2f      	ldr	r2, [pc, #188]	@ (8008e60 <DMA_CalcBaseAndBitshift+0x14c>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d009      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a2d      	ldr	r2, [pc, #180]	@ (8008e64 <DMA_CalcBaseAndBitshift+0x150>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d004      	beq.n	8008dbc <DMA_CalcBaseAndBitshift+0xa8>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a2c      	ldr	r2, [pc, #176]	@ (8008e68 <DMA_CalcBaseAndBitshift+0x154>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d101      	bne.n	8008dc0 <DMA_CalcBaseAndBitshift+0xac>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	e000      	b.n	8008dc2 <DMA_CalcBaseAndBitshift+0xae>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d024      	beq.n	8008e10 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	3b10      	subs	r3, #16
 8008dce:	4a27      	ldr	r2, [pc, #156]	@ (8008e6c <DMA_CalcBaseAndBitshift+0x158>)
 8008dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd4:	091b      	lsrs	r3, r3, #4
 8008dd6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f003 0307 	and.w	r3, r3, #7
 8008dde:	4a24      	ldr	r2, [pc, #144]	@ (8008e70 <DMA_CalcBaseAndBitshift+0x15c>)
 8008de0:	5cd3      	ldrb	r3, [r2, r3]
 8008de2:	461a      	mov	r2, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2b03      	cmp	r3, #3
 8008dec:	d908      	bls.n	8008e00 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	461a      	mov	r2, r3
 8008df4:	4b1f      	ldr	r3, [pc, #124]	@ (8008e74 <DMA_CalcBaseAndBitshift+0x160>)
 8008df6:	4013      	ands	r3, r2
 8008df8:	1d1a      	adds	r2, r3, #4
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	659a      	str	r2, [r3, #88]	@ 0x58
 8008dfe:	e00d      	b.n	8008e1c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	461a      	mov	r2, r3
 8008e06:	4b1b      	ldr	r3, [pc, #108]	@ (8008e74 <DMA_CalcBaseAndBitshift+0x160>)
 8008e08:	4013      	ands	r3, r2
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e0e:	e005      	b.n	8008e1c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3714      	adds	r7, #20
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr
 8008e2c:	40020010 	.word	0x40020010
 8008e30:	40020028 	.word	0x40020028
 8008e34:	40020040 	.word	0x40020040
 8008e38:	40020058 	.word	0x40020058
 8008e3c:	40020070 	.word	0x40020070
 8008e40:	40020088 	.word	0x40020088
 8008e44:	400200a0 	.word	0x400200a0
 8008e48:	400200b8 	.word	0x400200b8
 8008e4c:	40020410 	.word	0x40020410
 8008e50:	40020428 	.word	0x40020428
 8008e54:	40020440 	.word	0x40020440
 8008e58:	40020458 	.word	0x40020458
 8008e5c:	40020470 	.word	0x40020470
 8008e60:	40020488 	.word	0x40020488
 8008e64:	400204a0 	.word	0x400204a0
 8008e68:	400204b8 	.word	0x400204b8
 8008e6c:	aaaaaaab 	.word	0xaaaaaaab
 8008e70:	08017f58 	.word	0x08017f58
 8008e74:	fffffc00 	.word	0xfffffc00

08008e78 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b085      	sub	sp, #20
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e80:	2300      	movs	r3, #0
 8008e82:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	699b      	ldr	r3, [r3, #24]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d120      	bne.n	8008ece <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e90:	2b03      	cmp	r3, #3
 8008e92:	d858      	bhi.n	8008f46 <DMA_CheckFifoParam+0xce>
 8008e94:	a201      	add	r2, pc, #4	@ (adr r2, 8008e9c <DMA_CheckFifoParam+0x24>)
 8008e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9a:	bf00      	nop
 8008e9c:	08008ead 	.word	0x08008ead
 8008ea0:	08008ebf 	.word	0x08008ebf
 8008ea4:	08008ead 	.word	0x08008ead
 8008ea8:	08008f47 	.word	0x08008f47
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d048      	beq.n	8008f4a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ebc:	e045      	b.n	8008f4a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008ec6:	d142      	bne.n	8008f4e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ecc:	e03f      	b.n	8008f4e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	699b      	ldr	r3, [r3, #24]
 8008ed2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ed6:	d123      	bne.n	8008f20 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008edc:	2b03      	cmp	r3, #3
 8008ede:	d838      	bhi.n	8008f52 <DMA_CheckFifoParam+0xda>
 8008ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ee8 <DMA_CheckFifoParam+0x70>)
 8008ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee6:	bf00      	nop
 8008ee8:	08008ef9 	.word	0x08008ef9
 8008eec:	08008eff 	.word	0x08008eff
 8008ef0:	08008ef9 	.word	0x08008ef9
 8008ef4:	08008f11 	.word	0x08008f11
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	73fb      	strb	r3, [r7, #15]
        break;
 8008efc:	e030      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d025      	beq.n	8008f56 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008f0e:	e022      	b.n	8008f56 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008f18:	d11f      	bne.n	8008f5a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008f1e:	e01c      	b.n	8008f5a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f24:	2b02      	cmp	r3, #2
 8008f26:	d902      	bls.n	8008f2e <DMA_CheckFifoParam+0xb6>
 8008f28:	2b03      	cmp	r3, #3
 8008f2a:	d003      	beq.n	8008f34 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008f2c:	e018      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	73fb      	strb	r3, [r7, #15]
        break;
 8008f32:	e015      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00e      	beq.n	8008f5e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	73fb      	strb	r3, [r7, #15]
    break;
 8008f44:	e00b      	b.n	8008f5e <DMA_CheckFifoParam+0xe6>
        break;
 8008f46:	bf00      	nop
 8008f48:	e00a      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
        break;
 8008f4a:	bf00      	nop
 8008f4c:	e008      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
        break;
 8008f4e:	bf00      	nop
 8008f50:	e006      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
        break;
 8008f52:	bf00      	nop
 8008f54:	e004      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
        break;
 8008f56:	bf00      	nop
 8008f58:	e002      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
        break;
 8008f5a:	bf00      	nop
 8008f5c:	e000      	b.n	8008f60 <DMA_CheckFifoParam+0xe8>
    break;
 8008f5e:	bf00      	nop
    }
  }

  return status;
 8008f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3714      	adds	r7, #20
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop

08008f70 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4a38      	ldr	r2, [pc, #224]	@ (8009064 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d022      	beq.n	8008fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a36      	ldr	r2, [pc, #216]	@ (8009068 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d01d      	beq.n	8008fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4a35      	ldr	r2, [pc, #212]	@ (800906c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d018      	beq.n	8008fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4a33      	ldr	r2, [pc, #204]	@ (8009070 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d013      	beq.n	8008fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a32      	ldr	r2, [pc, #200]	@ (8009074 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d00e      	beq.n	8008fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a30      	ldr	r2, [pc, #192]	@ (8009078 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d009      	beq.n	8008fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a2f      	ldr	r2, [pc, #188]	@ (800907c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d004      	beq.n	8008fce <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8009080 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d101      	bne.n	8008fd2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008fce:	2301      	movs	r3, #1
 8008fd0:	e000      	b.n	8008fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d01a      	beq.n	800900e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	3b08      	subs	r3, #8
 8008fe0:	4a28      	ldr	r2, [pc, #160]	@ (8009084 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fe6:	091b      	lsrs	r3, r3, #4
 8008fe8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	4b26      	ldr	r3, [pc, #152]	@ (8009088 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008fee:	4413      	add	r3, r2
 8008ff0:	009b      	lsls	r3, r3, #2
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	4a24      	ldr	r2, [pc, #144]	@ (800908c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008ffc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	f003 031f 	and.w	r3, r3, #31
 8009004:	2201      	movs	r2, #1
 8009006:	409a      	lsls	r2, r3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800900c:	e024      	b.n	8009058 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	b2db      	uxtb	r3, r3
 8009014:	3b10      	subs	r3, #16
 8009016:	4a1e      	ldr	r2, [pc, #120]	@ (8009090 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009018:	fba2 2303 	umull	r2, r3, r2, r3
 800901c:	091b      	lsrs	r3, r3, #4
 800901e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	4a1c      	ldr	r2, [pc, #112]	@ (8009094 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d806      	bhi.n	8009036 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	4a1b      	ldr	r2, [pc, #108]	@ (8009098 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d902      	bls.n	8009036 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	3308      	adds	r3, #8
 8009034:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009036:	68fa      	ldr	r2, [r7, #12]
 8009038:	4b18      	ldr	r3, [pc, #96]	@ (800909c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800903a:	4413      	add	r3, r2
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	461a      	mov	r2, r3
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	4a16      	ldr	r2, [pc, #88]	@ (80090a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009048:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f003 031f 	and.w	r3, r3, #31
 8009050:	2201      	movs	r2, #1
 8009052:	409a      	lsls	r2, r3
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009058:	bf00      	nop
 800905a:	3714      	adds	r7, #20
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr
 8009064:	58025408 	.word	0x58025408
 8009068:	5802541c 	.word	0x5802541c
 800906c:	58025430 	.word	0x58025430
 8009070:	58025444 	.word	0x58025444
 8009074:	58025458 	.word	0x58025458
 8009078:	5802546c 	.word	0x5802546c
 800907c:	58025480 	.word	0x58025480
 8009080:	58025494 	.word	0x58025494
 8009084:	cccccccd 	.word	0xcccccccd
 8009088:	16009600 	.word	0x16009600
 800908c:	58025880 	.word	0x58025880
 8009090:	aaaaaaab 	.word	0xaaaaaaab
 8009094:	400204b8 	.word	0x400204b8
 8009098:	4002040f 	.word	0x4002040f
 800909c:	10008200 	.word	0x10008200
 80090a0:	40020880 	.word	0x40020880

080090a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b085      	sub	sp, #20
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d04a      	beq.n	8009150 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2b08      	cmp	r3, #8
 80090be:	d847      	bhi.n	8009150 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a25      	ldr	r2, [pc, #148]	@ (800915c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d022      	beq.n	8009110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a24      	ldr	r2, [pc, #144]	@ (8009160 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d01d      	beq.n	8009110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a22      	ldr	r2, [pc, #136]	@ (8009164 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d018      	beq.n	8009110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a21      	ldr	r2, [pc, #132]	@ (8009168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d013      	beq.n	8009110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a1f      	ldr	r2, [pc, #124]	@ (800916c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d00e      	beq.n	8009110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a1e      	ldr	r2, [pc, #120]	@ (8009170 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d009      	beq.n	8009110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a1c      	ldr	r2, [pc, #112]	@ (8009174 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d004      	beq.n	8009110 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a1b      	ldr	r2, [pc, #108]	@ (8009178 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d101      	bne.n	8009114 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009110:	2301      	movs	r3, #1
 8009112:	e000      	b.n	8009116 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009114:	2300      	movs	r3, #0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00a      	beq.n	8009130 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800911a:	68fa      	ldr	r2, [r7, #12]
 800911c:	4b17      	ldr	r3, [pc, #92]	@ (800917c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800911e:	4413      	add	r3, r2
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	461a      	mov	r2, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a15      	ldr	r2, [pc, #84]	@ (8009180 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800912c:	671a      	str	r2, [r3, #112]	@ 0x70
 800912e:	e009      	b.n	8009144 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009130:	68fa      	ldr	r2, [r7, #12]
 8009132:	4b14      	ldr	r3, [pc, #80]	@ (8009184 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009134:	4413      	add	r3, r2
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	461a      	mov	r2, r3
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	4a11      	ldr	r2, [pc, #68]	@ (8009188 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009142:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	3b01      	subs	r3, #1
 8009148:	2201      	movs	r2, #1
 800914a:	409a      	lsls	r2, r3
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009150:	bf00      	nop
 8009152:	3714      	adds	r7, #20
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr
 800915c:	58025408 	.word	0x58025408
 8009160:	5802541c 	.word	0x5802541c
 8009164:	58025430 	.word	0x58025430
 8009168:	58025444 	.word	0x58025444
 800916c:	58025458 	.word	0x58025458
 8009170:	5802546c 	.word	0x5802546c
 8009174:	58025480 	.word	0x58025480
 8009178:	58025494 	.word	0x58025494
 800917c:	1600963f 	.word	0x1600963f
 8009180:	58025940 	.word	0x58025940
 8009184:	1000823f 	.word	0x1000823f
 8009188:	40020940 	.word	0x40020940

0800918c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800918c:	b480      	push	{r7}
 800918e:	b089      	sub	sp, #36	@ 0x24
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009196:	2300      	movs	r3, #0
 8009198:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800919a:	4b86      	ldr	r3, [pc, #536]	@ (80093b4 <HAL_GPIO_Init+0x228>)
 800919c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800919e:	e18c      	b.n	80094ba <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	681a      	ldr	r2, [r3, #0]
 80091a4:	2101      	movs	r1, #1
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	fa01 f303 	lsl.w	r3, r1, r3
 80091ac:	4013      	ands	r3, r2
 80091ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f000 817e 	beq.w	80094b4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	f003 0303 	and.w	r3, r3, #3
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d005      	beq.n	80091d0 <HAL_GPIO_Init+0x44>
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	f003 0303 	and.w	r3, r3, #3
 80091cc:	2b02      	cmp	r3, #2
 80091ce:	d130      	bne.n	8009232 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	005b      	lsls	r3, r3, #1
 80091da:	2203      	movs	r2, #3
 80091dc:	fa02 f303 	lsl.w	r3, r2, r3
 80091e0:	43db      	mvns	r3, r3
 80091e2:	69ba      	ldr	r2, [r7, #24]
 80091e4:	4013      	ands	r3, r2
 80091e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	68da      	ldr	r2, [r3, #12]
 80091ec:	69fb      	ldr	r3, [r7, #28]
 80091ee:	005b      	lsls	r3, r3, #1
 80091f0:	fa02 f303 	lsl.w	r3, r2, r3
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	69ba      	ldr	r2, [r7, #24]
 80091fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009206:	2201      	movs	r2, #1
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	fa02 f303 	lsl.w	r3, r2, r3
 800920e:	43db      	mvns	r3, r3
 8009210:	69ba      	ldr	r2, [r7, #24]
 8009212:	4013      	ands	r3, r2
 8009214:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	091b      	lsrs	r3, r3, #4
 800921c:	f003 0201 	and.w	r2, r3, #1
 8009220:	69fb      	ldr	r3, [r7, #28]
 8009222:	fa02 f303 	lsl.w	r3, r2, r3
 8009226:	69ba      	ldr	r2, [r7, #24]
 8009228:	4313      	orrs	r3, r2
 800922a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	69ba      	ldr	r2, [r7, #24]
 8009230:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	f003 0303 	and.w	r3, r3, #3
 800923a:	2b03      	cmp	r3, #3
 800923c:	d017      	beq.n	800926e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	68db      	ldr	r3, [r3, #12]
 8009242:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	005b      	lsls	r3, r3, #1
 8009248:	2203      	movs	r2, #3
 800924a:	fa02 f303 	lsl.w	r3, r2, r3
 800924e:	43db      	mvns	r3, r3
 8009250:	69ba      	ldr	r2, [r7, #24]
 8009252:	4013      	ands	r3, r2
 8009254:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	689a      	ldr	r2, [r3, #8]
 800925a:	69fb      	ldr	r3, [r7, #28]
 800925c:	005b      	lsls	r3, r3, #1
 800925e:	fa02 f303 	lsl.w	r3, r2, r3
 8009262:	69ba      	ldr	r2, [r7, #24]
 8009264:	4313      	orrs	r3, r2
 8009266:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	69ba      	ldr	r2, [r7, #24]
 800926c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	f003 0303 	and.w	r3, r3, #3
 8009276:	2b02      	cmp	r3, #2
 8009278:	d123      	bne.n	80092c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	08da      	lsrs	r2, r3, #3
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	3208      	adds	r2, #8
 8009282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009286:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	220f      	movs	r2, #15
 8009292:	fa02 f303 	lsl.w	r3, r2, r3
 8009296:	43db      	mvns	r3, r3
 8009298:	69ba      	ldr	r2, [r7, #24]
 800929a:	4013      	ands	r3, r2
 800929c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	691a      	ldr	r2, [r3, #16]
 80092a2:	69fb      	ldr	r3, [r7, #28]
 80092a4:	f003 0307 	and.w	r3, r3, #7
 80092a8:	009b      	lsls	r3, r3, #2
 80092aa:	fa02 f303 	lsl.w	r3, r2, r3
 80092ae:	69ba      	ldr	r2, [r7, #24]
 80092b0:	4313      	orrs	r3, r2
 80092b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80092b4:	69fb      	ldr	r3, [r7, #28]
 80092b6:	08da      	lsrs	r2, r3, #3
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	3208      	adds	r2, #8
 80092bc:	69b9      	ldr	r1, [r7, #24]
 80092be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	005b      	lsls	r3, r3, #1
 80092cc:	2203      	movs	r2, #3
 80092ce:	fa02 f303 	lsl.w	r3, r2, r3
 80092d2:	43db      	mvns	r3, r3
 80092d4:	69ba      	ldr	r2, [r7, #24]
 80092d6:	4013      	ands	r3, r2
 80092d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	f003 0203 	and.w	r2, r3, #3
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	005b      	lsls	r3, r3, #1
 80092e6:	fa02 f303 	lsl.w	r3, r2, r3
 80092ea:	69ba      	ldr	r2, [r7, #24]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	69ba      	ldr	r2, [r7, #24]
 80092f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f000 80d8 	beq.w	80094b4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009304:	4b2c      	ldr	r3, [pc, #176]	@ (80093b8 <HAL_GPIO_Init+0x22c>)
 8009306:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800930a:	4a2b      	ldr	r2, [pc, #172]	@ (80093b8 <HAL_GPIO_Init+0x22c>)
 800930c:	f043 0302 	orr.w	r3, r3, #2
 8009310:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009314:	4b28      	ldr	r3, [pc, #160]	@ (80093b8 <HAL_GPIO_Init+0x22c>)
 8009316:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800931a:	f003 0302 	and.w	r3, r3, #2
 800931e:	60fb      	str	r3, [r7, #12]
 8009320:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009322:	4a26      	ldr	r2, [pc, #152]	@ (80093bc <HAL_GPIO_Init+0x230>)
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	089b      	lsrs	r3, r3, #2
 8009328:	3302      	adds	r3, #2
 800932a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800932e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009330:	69fb      	ldr	r3, [r7, #28]
 8009332:	f003 0303 	and.w	r3, r3, #3
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	220f      	movs	r2, #15
 800933a:	fa02 f303 	lsl.w	r3, r2, r3
 800933e:	43db      	mvns	r3, r3
 8009340:	69ba      	ldr	r2, [r7, #24]
 8009342:	4013      	ands	r3, r2
 8009344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	4a1d      	ldr	r2, [pc, #116]	@ (80093c0 <HAL_GPIO_Init+0x234>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d04a      	beq.n	80093e4 <HAL_GPIO_Init+0x258>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4a1c      	ldr	r2, [pc, #112]	@ (80093c4 <HAL_GPIO_Init+0x238>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d02b      	beq.n	80093ae <HAL_GPIO_Init+0x222>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	4a1b      	ldr	r2, [pc, #108]	@ (80093c8 <HAL_GPIO_Init+0x23c>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d025      	beq.n	80093aa <HAL_GPIO_Init+0x21e>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a1a      	ldr	r2, [pc, #104]	@ (80093cc <HAL_GPIO_Init+0x240>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d01f      	beq.n	80093a6 <HAL_GPIO_Init+0x21a>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a19      	ldr	r2, [pc, #100]	@ (80093d0 <HAL_GPIO_Init+0x244>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d019      	beq.n	80093a2 <HAL_GPIO_Init+0x216>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a18      	ldr	r2, [pc, #96]	@ (80093d4 <HAL_GPIO_Init+0x248>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d013      	beq.n	800939e <HAL_GPIO_Init+0x212>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	4a17      	ldr	r2, [pc, #92]	@ (80093d8 <HAL_GPIO_Init+0x24c>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d00d      	beq.n	800939a <HAL_GPIO_Init+0x20e>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4a16      	ldr	r2, [pc, #88]	@ (80093dc <HAL_GPIO_Init+0x250>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d007      	beq.n	8009396 <HAL_GPIO_Init+0x20a>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	4a15      	ldr	r2, [pc, #84]	@ (80093e0 <HAL_GPIO_Init+0x254>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d101      	bne.n	8009392 <HAL_GPIO_Init+0x206>
 800938e:	2309      	movs	r3, #9
 8009390:	e029      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 8009392:	230a      	movs	r3, #10
 8009394:	e027      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 8009396:	2307      	movs	r3, #7
 8009398:	e025      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 800939a:	2306      	movs	r3, #6
 800939c:	e023      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 800939e:	2305      	movs	r3, #5
 80093a0:	e021      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 80093a2:	2304      	movs	r3, #4
 80093a4:	e01f      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 80093a6:	2303      	movs	r3, #3
 80093a8:	e01d      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 80093aa:	2302      	movs	r3, #2
 80093ac:	e01b      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 80093ae:	2301      	movs	r3, #1
 80093b0:	e019      	b.n	80093e6 <HAL_GPIO_Init+0x25a>
 80093b2:	bf00      	nop
 80093b4:	58000080 	.word	0x58000080
 80093b8:	58024400 	.word	0x58024400
 80093bc:	58000400 	.word	0x58000400
 80093c0:	58020000 	.word	0x58020000
 80093c4:	58020400 	.word	0x58020400
 80093c8:	58020800 	.word	0x58020800
 80093cc:	58020c00 	.word	0x58020c00
 80093d0:	58021000 	.word	0x58021000
 80093d4:	58021400 	.word	0x58021400
 80093d8:	58021800 	.word	0x58021800
 80093dc:	58021c00 	.word	0x58021c00
 80093e0:	58022400 	.word	0x58022400
 80093e4:	2300      	movs	r3, #0
 80093e6:	69fa      	ldr	r2, [r7, #28]
 80093e8:	f002 0203 	and.w	r2, r2, #3
 80093ec:	0092      	lsls	r2, r2, #2
 80093ee:	4093      	lsls	r3, r2
 80093f0:	69ba      	ldr	r2, [r7, #24]
 80093f2:	4313      	orrs	r3, r2
 80093f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80093f6:	4938      	ldr	r1, [pc, #224]	@ (80094d8 <HAL_GPIO_Init+0x34c>)
 80093f8:	69fb      	ldr	r3, [r7, #28]
 80093fa:	089b      	lsrs	r3, r3, #2
 80093fc:	3302      	adds	r3, #2
 80093fe:	69ba      	ldr	r2, [r7, #24]
 8009400:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009404:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	43db      	mvns	r3, r3
 8009410:	69ba      	ldr	r2, [r7, #24]
 8009412:	4013      	ands	r3, r2
 8009414:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800941e:	2b00      	cmp	r3, #0
 8009420:	d003      	beq.n	800942a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8009422:	69ba      	ldr	r2, [r7, #24]
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	4313      	orrs	r3, r2
 8009428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800942a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800942e:	69bb      	ldr	r3, [r7, #24]
 8009430:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009432:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	43db      	mvns	r3, r3
 800943e:	69ba      	ldr	r2, [r7, #24]
 8009440:	4013      	ands	r3, r2
 8009442:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800944c:	2b00      	cmp	r3, #0
 800944e:	d003      	beq.n	8009458 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8009450:	69ba      	ldr	r2, [r7, #24]
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	4313      	orrs	r3, r2
 8009456:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009458:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800945c:	69bb      	ldr	r3, [r7, #24]
 800945e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	43db      	mvns	r3, r3
 800946a:	69ba      	ldr	r2, [r7, #24]
 800946c:	4013      	ands	r3, r2
 800946e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009478:	2b00      	cmp	r3, #0
 800947a:	d003      	beq.n	8009484 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800947c:	69ba      	ldr	r2, [r7, #24]
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	4313      	orrs	r3, r2
 8009482:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	69ba      	ldr	r2, [r7, #24]
 8009488:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	43db      	mvns	r3, r3
 8009494:	69ba      	ldr	r2, [r7, #24]
 8009496:	4013      	ands	r3, r2
 8009498:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d003      	beq.n	80094ae <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80094a6:	69ba      	ldr	r2, [r7, #24]
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	69ba      	ldr	r2, [r7, #24]
 80094b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80094b4:	69fb      	ldr	r3, [r7, #28]
 80094b6:	3301      	adds	r3, #1
 80094b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	fa22 f303 	lsr.w	r3, r2, r3
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	f47f ae6b 	bne.w	80091a0 <HAL_GPIO_Init+0x14>
  }
}
 80094ca:	bf00      	nop
 80094cc:	bf00      	nop
 80094ce:	3724      	adds	r7, #36	@ 0x24
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr
 80094d8:	58000400 	.word	0x58000400

080094dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	460b      	mov	r3, r1
 80094e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	691a      	ldr	r2, [r3, #16]
 80094ec:	887b      	ldrh	r3, [r7, #2]
 80094ee:	4013      	ands	r3, r2
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80094f4:	2301      	movs	r3, #1
 80094f6:	73fb      	strb	r3, [r7, #15]
 80094f8:	e001      	b.n	80094fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80094fa:	2300      	movs	r3, #0
 80094fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80094fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009500:	4618      	mov	r0, r3
 8009502:	3714      	adds	r7, #20
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	460b      	mov	r3, r1
 8009516:	807b      	strh	r3, [r7, #2]
 8009518:	4613      	mov	r3, r2
 800951a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800951c:	787b      	ldrb	r3, [r7, #1]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d003      	beq.n	800952a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009522:	887a      	ldrh	r2, [r7, #2]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009528:	e003      	b.n	8009532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800952a:	887b      	ldrh	r3, [r7, #2]
 800952c:	041a      	lsls	r2, r3, #16
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	619a      	str	r2, [r3, #24]
}
 8009532:	bf00      	nop
 8009534:	370c      	adds	r7, #12
 8009536:	46bd      	mov	sp, r7
 8009538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953c:	4770      	bx	lr

0800953e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800953e:	b580      	push	{r7, lr}
 8009540:	b082      	sub	sp, #8
 8009542:	af00      	add	r7, sp, #0
 8009544:	4603      	mov	r3, r0
 8009546:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8009548:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800954c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009550:	88fb      	ldrh	r3, [r7, #6]
 8009552:	4013      	ands	r3, r2
 8009554:	2b00      	cmp	r3, #0
 8009556:	d008      	beq.n	800956a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009558:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800955c:	88fb      	ldrh	r3, [r7, #6]
 800955e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009562:	88fb      	ldrh	r3, [r7, #6]
 8009564:	4618      	mov	r0, r3
 8009566:	f7f9 f873 	bl	8002650 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800956a:	bf00      	nop
 800956c:	3708      	adds	r7, #8
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}

08009572 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009572:	b580      	push	{r7, lr}
 8009574:	b086      	sub	sp, #24
 8009576:	af02      	add	r7, sp, #8
 8009578:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d101      	bne.n	8009584 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e0fe      	b.n	8009782 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800958a:	b2db      	uxtb	r3, r3
 800958c:	2b00      	cmp	r3, #0
 800958e:	d106      	bne.n	800959e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f7fb f8ef 	bl	800477c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2203      	movs	r2, #3
 80095a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f005 fc50 	bl	800ee50 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6818      	ldr	r0, [r3, #0]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	7c1a      	ldrb	r2, [r3, #16]
 80095b8:	f88d 2000 	strb.w	r2, [sp]
 80095bc:	3304      	adds	r3, #4
 80095be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80095c0:	f005 fbd4 	bl	800ed6c <USB_CoreInit>
 80095c4:	4603      	mov	r3, r0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d005      	beq.n	80095d6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2202      	movs	r2, #2
 80095ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	e0d5      	b.n	8009782 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	2100      	movs	r1, #0
 80095dc:	4618      	mov	r0, r3
 80095de:	f005 fc48 	bl	800ee72 <USB_SetCurrentMode>
 80095e2:	4603      	mov	r3, r0
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d005      	beq.n	80095f4 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2202      	movs	r2, #2
 80095ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	e0c6      	b.n	8009782 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095f4:	2300      	movs	r3, #0
 80095f6:	73fb      	strb	r3, [r7, #15]
 80095f8:	e04a      	b.n	8009690 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80095fa:	7bfa      	ldrb	r2, [r7, #15]
 80095fc:	6879      	ldr	r1, [r7, #4]
 80095fe:	4613      	mov	r3, r2
 8009600:	00db      	lsls	r3, r3, #3
 8009602:	4413      	add	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	440b      	add	r3, r1
 8009608:	3315      	adds	r3, #21
 800960a:	2201      	movs	r2, #1
 800960c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800960e:	7bfa      	ldrb	r2, [r7, #15]
 8009610:	6879      	ldr	r1, [r7, #4]
 8009612:	4613      	mov	r3, r2
 8009614:	00db      	lsls	r3, r3, #3
 8009616:	4413      	add	r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	440b      	add	r3, r1
 800961c:	3314      	adds	r3, #20
 800961e:	7bfa      	ldrb	r2, [r7, #15]
 8009620:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009622:	7bfa      	ldrb	r2, [r7, #15]
 8009624:	7bfb      	ldrb	r3, [r7, #15]
 8009626:	b298      	uxth	r0, r3
 8009628:	6879      	ldr	r1, [r7, #4]
 800962a:	4613      	mov	r3, r2
 800962c:	00db      	lsls	r3, r3, #3
 800962e:	4413      	add	r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	440b      	add	r3, r1
 8009634:	332e      	adds	r3, #46	@ 0x2e
 8009636:	4602      	mov	r2, r0
 8009638:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800963a:	7bfa      	ldrb	r2, [r7, #15]
 800963c:	6879      	ldr	r1, [r7, #4]
 800963e:	4613      	mov	r3, r2
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	4413      	add	r3, r2
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	440b      	add	r3, r1
 8009648:	3318      	adds	r3, #24
 800964a:	2200      	movs	r2, #0
 800964c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800964e:	7bfa      	ldrb	r2, [r7, #15]
 8009650:	6879      	ldr	r1, [r7, #4]
 8009652:	4613      	mov	r3, r2
 8009654:	00db      	lsls	r3, r3, #3
 8009656:	4413      	add	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	440b      	add	r3, r1
 800965c:	331c      	adds	r3, #28
 800965e:	2200      	movs	r2, #0
 8009660:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009662:	7bfa      	ldrb	r2, [r7, #15]
 8009664:	6879      	ldr	r1, [r7, #4]
 8009666:	4613      	mov	r3, r2
 8009668:	00db      	lsls	r3, r3, #3
 800966a:	4413      	add	r3, r2
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	440b      	add	r3, r1
 8009670:	3320      	adds	r3, #32
 8009672:	2200      	movs	r2, #0
 8009674:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009676:	7bfa      	ldrb	r2, [r7, #15]
 8009678:	6879      	ldr	r1, [r7, #4]
 800967a:	4613      	mov	r3, r2
 800967c:	00db      	lsls	r3, r3, #3
 800967e:	4413      	add	r3, r2
 8009680:	009b      	lsls	r3, r3, #2
 8009682:	440b      	add	r3, r1
 8009684:	3324      	adds	r3, #36	@ 0x24
 8009686:	2200      	movs	r2, #0
 8009688:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800968a:	7bfb      	ldrb	r3, [r7, #15]
 800968c:	3301      	adds	r3, #1
 800968e:	73fb      	strb	r3, [r7, #15]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	791b      	ldrb	r3, [r3, #4]
 8009694:	7bfa      	ldrb	r2, [r7, #15]
 8009696:	429a      	cmp	r2, r3
 8009698:	d3af      	bcc.n	80095fa <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800969a:	2300      	movs	r3, #0
 800969c:	73fb      	strb	r3, [r7, #15]
 800969e:	e044      	b.n	800972a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80096a0:	7bfa      	ldrb	r2, [r7, #15]
 80096a2:	6879      	ldr	r1, [r7, #4]
 80096a4:	4613      	mov	r3, r2
 80096a6:	00db      	lsls	r3, r3, #3
 80096a8:	4413      	add	r3, r2
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	440b      	add	r3, r1
 80096ae:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80096b2:	2200      	movs	r2, #0
 80096b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80096b6:	7bfa      	ldrb	r2, [r7, #15]
 80096b8:	6879      	ldr	r1, [r7, #4]
 80096ba:	4613      	mov	r3, r2
 80096bc:	00db      	lsls	r3, r3, #3
 80096be:	4413      	add	r3, r2
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	440b      	add	r3, r1
 80096c4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80096c8:	7bfa      	ldrb	r2, [r7, #15]
 80096ca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80096cc:	7bfa      	ldrb	r2, [r7, #15]
 80096ce:	6879      	ldr	r1, [r7, #4]
 80096d0:	4613      	mov	r3, r2
 80096d2:	00db      	lsls	r3, r3, #3
 80096d4:	4413      	add	r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	440b      	add	r3, r1
 80096da:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80096de:	2200      	movs	r2, #0
 80096e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80096e2:	7bfa      	ldrb	r2, [r7, #15]
 80096e4:	6879      	ldr	r1, [r7, #4]
 80096e6:	4613      	mov	r3, r2
 80096e8:	00db      	lsls	r3, r3, #3
 80096ea:	4413      	add	r3, r2
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	440b      	add	r3, r1
 80096f0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80096f4:	2200      	movs	r2, #0
 80096f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80096f8:	7bfa      	ldrb	r2, [r7, #15]
 80096fa:	6879      	ldr	r1, [r7, #4]
 80096fc:	4613      	mov	r3, r2
 80096fe:	00db      	lsls	r3, r3, #3
 8009700:	4413      	add	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	440b      	add	r3, r1
 8009706:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800970a:	2200      	movs	r2, #0
 800970c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800970e:	7bfa      	ldrb	r2, [r7, #15]
 8009710:	6879      	ldr	r1, [r7, #4]
 8009712:	4613      	mov	r3, r2
 8009714:	00db      	lsls	r3, r3, #3
 8009716:	4413      	add	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	440b      	add	r3, r1
 800971c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009720:	2200      	movs	r2, #0
 8009722:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009724:	7bfb      	ldrb	r3, [r7, #15]
 8009726:	3301      	adds	r3, #1
 8009728:	73fb      	strb	r3, [r7, #15]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	791b      	ldrb	r3, [r3, #4]
 800972e:	7bfa      	ldrb	r2, [r7, #15]
 8009730:	429a      	cmp	r2, r3
 8009732:	d3b5      	bcc.n	80096a0 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6818      	ldr	r0, [r3, #0]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	7c1a      	ldrb	r2, [r3, #16]
 800973c:	f88d 2000 	strb.w	r2, [sp]
 8009740:	3304      	adds	r3, #4
 8009742:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009744:	f005 fbe2 	bl	800ef0c <USB_DevInit>
 8009748:	4603      	mov	r3, r0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d005      	beq.n	800975a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2202      	movs	r2, #2
 8009752:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e013      	b.n	8009782 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2201      	movs	r2, #1
 8009764:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	7b1b      	ldrb	r3, [r3, #12]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d102      	bne.n	8009776 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 f80b 	bl	800978c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4618      	mov	r0, r3
 800977c:	f005 fd9d 	bl	800f2ba <USB_DevDisconnect>

  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
	...

0800978c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800978c:	b480      	push	{r7}
 800978e:	b085      	sub	sp, #20
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2201      	movs	r2, #1
 800979e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	699b      	ldr	r3, [r3, #24]
 80097ae:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80097ba:	4b05      	ldr	r3, [pc, #20]	@ (80097d0 <HAL_PCDEx_ActivateLPM+0x44>)
 80097bc:	4313      	orrs	r3, r2
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80097c2:	2300      	movs	r3, #0
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3714      	adds	r7, #20
 80097c8:	46bd      	mov	sp, r7
 80097ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ce:	4770      	bx	lr
 80097d0:	10000003 	.word	0x10000003

080097d4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b084      	sub	sp, #16
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80097dc:	4b19      	ldr	r3, [pc, #100]	@ (8009844 <HAL_PWREx_ConfigSupply+0x70>)
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	f003 0304 	and.w	r3, r3, #4
 80097e4:	2b04      	cmp	r3, #4
 80097e6:	d00a      	beq.n	80097fe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80097e8:	4b16      	ldr	r3, [pc, #88]	@ (8009844 <HAL_PWREx_ConfigSupply+0x70>)
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	f003 0307 	and.w	r3, r3, #7
 80097f0:	687a      	ldr	r2, [r7, #4]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d001      	beq.n	80097fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	e01f      	b.n	800983a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80097fa:	2300      	movs	r3, #0
 80097fc:	e01d      	b.n	800983a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80097fe:	4b11      	ldr	r3, [pc, #68]	@ (8009844 <HAL_PWREx_ConfigSupply+0x70>)
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	f023 0207 	bic.w	r2, r3, #7
 8009806:	490f      	ldr	r1, [pc, #60]	@ (8009844 <HAL_PWREx_ConfigSupply+0x70>)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4313      	orrs	r3, r2
 800980c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800980e:	f7fb faa7 	bl	8004d60 <HAL_GetTick>
 8009812:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009814:	e009      	b.n	800982a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009816:	f7fb faa3 	bl	8004d60 <HAL_GetTick>
 800981a:	4602      	mov	r2, r0
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	1ad3      	subs	r3, r2, r3
 8009820:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009824:	d901      	bls.n	800982a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009826:	2301      	movs	r3, #1
 8009828:	e007      	b.n	800983a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800982a:	4b06      	ldr	r3, [pc, #24]	@ (8009844 <HAL_PWREx_ConfigSupply+0x70>)
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009832:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009836:	d1ee      	bne.n	8009816 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	58024800 	.word	0x58024800

08009848 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8009848:	b480      	push	{r7}
 800984a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800984c:	4b05      	ldr	r3, [pc, #20]	@ (8009864 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800984e:	68db      	ldr	r3, [r3, #12]
 8009850:	4a04      	ldr	r2, [pc, #16]	@ (8009864 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009852:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009856:	60d3      	str	r3, [r2, #12]
}
 8009858:	bf00      	nop
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop
 8009864:	58024800 	.word	0x58024800

08009868 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b08c      	sub	sp, #48	@ 0x30
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d101      	bne.n	800987a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009876:	2301      	movs	r3, #1
 8009878:	e3c8      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f003 0301 	and.w	r3, r3, #1
 8009882:	2b00      	cmp	r3, #0
 8009884:	f000 8087 	beq.w	8009996 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009888:	4b88      	ldr	r3, [pc, #544]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009890:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009892:	4b86      	ldr	r3, [pc, #536]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009896:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800989a:	2b10      	cmp	r3, #16
 800989c:	d007      	beq.n	80098ae <HAL_RCC_OscConfig+0x46>
 800989e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a0:	2b18      	cmp	r3, #24
 80098a2:	d110      	bne.n	80098c6 <HAL_RCC_OscConfig+0x5e>
 80098a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098a6:	f003 0303 	and.w	r3, r3, #3
 80098aa:	2b02      	cmp	r3, #2
 80098ac:	d10b      	bne.n	80098c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80098ae:	4b7f      	ldr	r3, [pc, #508]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d06c      	beq.n	8009994 <HAL_RCC_OscConfig+0x12c>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	685b      	ldr	r3, [r3, #4]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d168      	bne.n	8009994 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e3a2      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098ce:	d106      	bne.n	80098de <HAL_RCC_OscConfig+0x76>
 80098d0:	4b76      	ldr	r3, [pc, #472]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a75      	ldr	r2, [pc, #468]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80098d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098da:	6013      	str	r3, [r2, #0]
 80098dc:	e02e      	b.n	800993c <HAL_RCC_OscConfig+0xd4>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	685b      	ldr	r3, [r3, #4]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d10c      	bne.n	8009900 <HAL_RCC_OscConfig+0x98>
 80098e6:	4b71      	ldr	r3, [pc, #452]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a70      	ldr	r2, [pc, #448]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80098ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098f0:	6013      	str	r3, [r2, #0]
 80098f2:	4b6e      	ldr	r3, [pc, #440]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a6d      	ldr	r2, [pc, #436]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80098f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80098fc:	6013      	str	r3, [r2, #0]
 80098fe:	e01d      	b.n	800993c <HAL_RCC_OscConfig+0xd4>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009908:	d10c      	bne.n	8009924 <HAL_RCC_OscConfig+0xbc>
 800990a:	4b68      	ldr	r3, [pc, #416]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a67      	ldr	r2, [pc, #412]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009910:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009914:	6013      	str	r3, [r2, #0]
 8009916:	4b65      	ldr	r3, [pc, #404]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4a64      	ldr	r2, [pc, #400]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 800991c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009920:	6013      	str	r3, [r2, #0]
 8009922:	e00b      	b.n	800993c <HAL_RCC_OscConfig+0xd4>
 8009924:	4b61      	ldr	r3, [pc, #388]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a60      	ldr	r2, [pc, #384]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 800992a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800992e:	6013      	str	r3, [r2, #0]
 8009930:	4b5e      	ldr	r3, [pc, #376]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4a5d      	ldr	r2, [pc, #372]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009936:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800993a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	685b      	ldr	r3, [r3, #4]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d013      	beq.n	800996c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009944:	f7fb fa0c 	bl	8004d60 <HAL_GetTick>
 8009948:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800994a:	e008      	b.n	800995e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800994c:	f7fb fa08 	bl	8004d60 <HAL_GetTick>
 8009950:	4602      	mov	r2, r0
 8009952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009954:	1ad3      	subs	r3, r2, r3
 8009956:	2b64      	cmp	r3, #100	@ 0x64
 8009958:	d901      	bls.n	800995e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800995a:	2303      	movs	r3, #3
 800995c:	e356      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800995e:	4b53      	ldr	r3, [pc, #332]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009966:	2b00      	cmp	r3, #0
 8009968:	d0f0      	beq.n	800994c <HAL_RCC_OscConfig+0xe4>
 800996a:	e014      	b.n	8009996 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800996c:	f7fb f9f8 	bl	8004d60 <HAL_GetTick>
 8009970:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009972:	e008      	b.n	8009986 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009974:	f7fb f9f4 	bl	8004d60 <HAL_GetTick>
 8009978:	4602      	mov	r2, r0
 800997a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997c:	1ad3      	subs	r3, r2, r3
 800997e:	2b64      	cmp	r3, #100	@ 0x64
 8009980:	d901      	bls.n	8009986 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009982:	2303      	movs	r3, #3
 8009984:	e342      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009986:	4b49      	ldr	r3, [pc, #292]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800998e:	2b00      	cmp	r3, #0
 8009990:	d1f0      	bne.n	8009974 <HAL_RCC_OscConfig+0x10c>
 8009992:	e000      	b.n	8009996 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009994:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f003 0302 	and.w	r3, r3, #2
 800999e:	2b00      	cmp	r3, #0
 80099a0:	f000 808c 	beq.w	8009abc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099a4:	4b41      	ldr	r3, [pc, #260]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80099a6:	691b      	ldr	r3, [r3, #16]
 80099a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80099ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80099ae:	4b3f      	ldr	r3, [pc, #252]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80099b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80099b4:	6a3b      	ldr	r3, [r7, #32]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d007      	beq.n	80099ca <HAL_RCC_OscConfig+0x162>
 80099ba:	6a3b      	ldr	r3, [r7, #32]
 80099bc:	2b18      	cmp	r3, #24
 80099be:	d137      	bne.n	8009a30 <HAL_RCC_OscConfig+0x1c8>
 80099c0:	69fb      	ldr	r3, [r7, #28]
 80099c2:	f003 0303 	and.w	r3, r3, #3
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d132      	bne.n	8009a30 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80099ca:	4b38      	ldr	r3, [pc, #224]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f003 0304 	and.w	r3, r3, #4
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d005      	beq.n	80099e2 <HAL_RCC_OscConfig+0x17a>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	68db      	ldr	r3, [r3, #12]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d101      	bne.n	80099e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80099de:	2301      	movs	r3, #1
 80099e0:	e314      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80099e2:	4b32      	ldr	r3, [pc, #200]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f023 0219 	bic.w	r2, r3, #25
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	492f      	ldr	r1, [pc, #188]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 80099f0:	4313      	orrs	r3, r2
 80099f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099f4:	f7fb f9b4 	bl	8004d60 <HAL_GetTick>
 80099f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80099fa:	e008      	b.n	8009a0e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099fc:	f7fb f9b0 	bl	8004d60 <HAL_GetTick>
 8009a00:	4602      	mov	r2, r0
 8009a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	d901      	bls.n	8009a0e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	e2fe      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a0e:	4b27      	ldr	r3, [pc, #156]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f003 0304 	and.w	r3, r3, #4
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d0f0      	beq.n	80099fc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a1a:	4b24      	ldr	r3, [pc, #144]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	691b      	ldr	r3, [r3, #16]
 8009a26:	061b      	lsls	r3, r3, #24
 8009a28:	4920      	ldr	r1, [pc, #128]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a2e:	e045      	b.n	8009abc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d026      	beq.n	8009a86 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009a38:	4b1c      	ldr	r3, [pc, #112]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f023 0219 	bic.w	r2, r3, #25
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	68db      	ldr	r3, [r3, #12]
 8009a44:	4919      	ldr	r1, [pc, #100]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a46:	4313      	orrs	r3, r2
 8009a48:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a4a:	f7fb f989 	bl	8004d60 <HAL_GetTick>
 8009a4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a50:	e008      	b.n	8009a64 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a52:	f7fb f985 	bl	8004d60 <HAL_GetTick>
 8009a56:	4602      	mov	r2, r0
 8009a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a5a:	1ad3      	subs	r3, r2, r3
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	d901      	bls.n	8009a64 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009a60:	2303      	movs	r3, #3
 8009a62:	e2d3      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a64:	4b11      	ldr	r3, [pc, #68]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f003 0304 	and.w	r3, r3, #4
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d0f0      	beq.n	8009a52 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a70:	4b0e      	ldr	r3, [pc, #56]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	691b      	ldr	r3, [r3, #16]
 8009a7c:	061b      	lsls	r3, r3, #24
 8009a7e:	490b      	ldr	r1, [pc, #44]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a80:	4313      	orrs	r3, r2
 8009a82:	604b      	str	r3, [r1, #4]
 8009a84:	e01a      	b.n	8009abc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a86:	4b09      	ldr	r3, [pc, #36]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4a08      	ldr	r2, [pc, #32]	@ (8009aac <HAL_RCC_OscConfig+0x244>)
 8009a8c:	f023 0301 	bic.w	r3, r3, #1
 8009a90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a92:	f7fb f965 	bl	8004d60 <HAL_GetTick>
 8009a96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009a98:	e00a      	b.n	8009ab0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a9a:	f7fb f961 	bl	8004d60 <HAL_GetTick>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa2:	1ad3      	subs	r3, r2, r3
 8009aa4:	2b02      	cmp	r3, #2
 8009aa6:	d903      	bls.n	8009ab0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009aa8:	2303      	movs	r3, #3
 8009aaa:	e2af      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
 8009aac:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009ab0:	4b96      	ldr	r3, [pc, #600]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f003 0304 	and.w	r3, r3, #4
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d1ee      	bne.n	8009a9a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f003 0310 	and.w	r3, r3, #16
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d06a      	beq.n	8009b9e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ac8:	4b90      	ldr	r3, [pc, #576]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009aca:	691b      	ldr	r3, [r3, #16]
 8009acc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009ad0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009ad2:	4b8e      	ldr	r3, [pc, #568]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009ad8:	69bb      	ldr	r3, [r7, #24]
 8009ada:	2b08      	cmp	r3, #8
 8009adc:	d007      	beq.n	8009aee <HAL_RCC_OscConfig+0x286>
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	2b18      	cmp	r3, #24
 8009ae2:	d11b      	bne.n	8009b1c <HAL_RCC_OscConfig+0x2b4>
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	f003 0303 	and.w	r3, r3, #3
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d116      	bne.n	8009b1c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009aee:	4b87      	ldr	r3, [pc, #540]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d005      	beq.n	8009b06 <HAL_RCC_OscConfig+0x29e>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	69db      	ldr	r3, [r3, #28]
 8009afe:	2b80      	cmp	r3, #128	@ 0x80
 8009b00:	d001      	beq.n	8009b06 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009b02:	2301      	movs	r3, #1
 8009b04:	e282      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b06:	4b81      	ldr	r3, [pc, #516]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6a1b      	ldr	r3, [r3, #32]
 8009b12:	061b      	lsls	r3, r3, #24
 8009b14:	497d      	ldr	r1, [pc, #500]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b16:	4313      	orrs	r3, r2
 8009b18:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b1a:	e040      	b.n	8009b9e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	69db      	ldr	r3, [r3, #28]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d023      	beq.n	8009b6c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009b24:	4b79      	ldr	r3, [pc, #484]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a78      	ldr	r2, [pc, #480]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b30:	f7fb f916 	bl	8004d60 <HAL_GetTick>
 8009b34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b36:	e008      	b.n	8009b4a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b38:	f7fb f912 	bl	8004d60 <HAL_GetTick>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b40:	1ad3      	subs	r3, r2, r3
 8009b42:	2b02      	cmp	r3, #2
 8009b44:	d901      	bls.n	8009b4a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009b46:	2303      	movs	r3, #3
 8009b48:	e260      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b4a:	4b70      	ldr	r3, [pc, #448]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d0f0      	beq.n	8009b38 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b56:	4b6d      	ldr	r3, [pc, #436]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6a1b      	ldr	r3, [r3, #32]
 8009b62:	061b      	lsls	r3, r3, #24
 8009b64:	4969      	ldr	r1, [pc, #420]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b66:	4313      	orrs	r3, r2
 8009b68:	60cb      	str	r3, [r1, #12]
 8009b6a:	e018      	b.n	8009b9e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009b6c:	4b67      	ldr	r3, [pc, #412]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a66      	ldr	r2, [pc, #408]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b78:	f7fb f8f2 	bl	8004d60 <HAL_GetTick>
 8009b7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b7e:	e008      	b.n	8009b92 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b80:	f7fb f8ee 	bl	8004d60 <HAL_GetTick>
 8009b84:	4602      	mov	r2, r0
 8009b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b88:	1ad3      	subs	r3, r2, r3
 8009b8a:	2b02      	cmp	r3, #2
 8009b8c:	d901      	bls.n	8009b92 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8009b8e:	2303      	movs	r3, #3
 8009b90:	e23c      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b92:	4b5e      	ldr	r3, [pc, #376]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d1f0      	bne.n	8009b80 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f003 0308 	and.w	r3, r3, #8
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d036      	beq.n	8009c18 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	695b      	ldr	r3, [r3, #20]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d019      	beq.n	8009be6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009bb2:	4b56      	ldr	r3, [pc, #344]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009bb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bb6:	4a55      	ldr	r2, [pc, #340]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009bb8:	f043 0301 	orr.w	r3, r3, #1
 8009bbc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bbe:	f7fb f8cf 	bl	8004d60 <HAL_GetTick>
 8009bc2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009bc4:	e008      	b.n	8009bd8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bc6:	f7fb f8cb 	bl	8004d60 <HAL_GetTick>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bce:	1ad3      	subs	r3, r2, r3
 8009bd0:	2b02      	cmp	r3, #2
 8009bd2:	d901      	bls.n	8009bd8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009bd4:	2303      	movs	r3, #3
 8009bd6:	e219      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009bd8:	4b4c      	ldr	r3, [pc, #304]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009bda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bdc:	f003 0302 	and.w	r3, r3, #2
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d0f0      	beq.n	8009bc6 <HAL_RCC_OscConfig+0x35e>
 8009be4:	e018      	b.n	8009c18 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009be6:	4b49      	ldr	r3, [pc, #292]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bea:	4a48      	ldr	r2, [pc, #288]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009bec:	f023 0301 	bic.w	r3, r3, #1
 8009bf0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bf2:	f7fb f8b5 	bl	8004d60 <HAL_GetTick>
 8009bf6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009bf8:	e008      	b.n	8009c0c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bfa:	f7fb f8b1 	bl	8004d60 <HAL_GetTick>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c02:	1ad3      	subs	r3, r2, r3
 8009c04:	2b02      	cmp	r3, #2
 8009c06:	d901      	bls.n	8009c0c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009c08:	2303      	movs	r3, #3
 8009c0a:	e1ff      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009c0c:	4b3f      	ldr	r3, [pc, #252]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009c0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c10:	f003 0302 	and.w	r3, r3, #2
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d1f0      	bne.n	8009bfa <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f003 0320 	and.w	r3, r3, #32
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d036      	beq.n	8009c92 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	699b      	ldr	r3, [r3, #24]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d019      	beq.n	8009c60 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009c2c:	4b37      	ldr	r3, [pc, #220]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a36      	ldr	r2, [pc, #216]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009c32:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009c36:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c38:	f7fb f892 	bl	8004d60 <HAL_GetTick>
 8009c3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c3e:	e008      	b.n	8009c52 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c40:	f7fb f88e 	bl	8004d60 <HAL_GetTick>
 8009c44:	4602      	mov	r2, r0
 8009c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c48:	1ad3      	subs	r3, r2, r3
 8009c4a:	2b02      	cmp	r3, #2
 8009c4c:	d901      	bls.n	8009c52 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009c4e:	2303      	movs	r3, #3
 8009c50:	e1dc      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c52:	4b2e      	ldr	r3, [pc, #184]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d0f0      	beq.n	8009c40 <HAL_RCC_OscConfig+0x3d8>
 8009c5e:	e018      	b.n	8009c92 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009c60:	4b2a      	ldr	r3, [pc, #168]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a29      	ldr	r2, [pc, #164]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009c66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c6a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c6c:	f7fb f878 	bl	8004d60 <HAL_GetTick>
 8009c70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c72:	e008      	b.n	8009c86 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c74:	f7fb f874 	bl	8004d60 <HAL_GetTick>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7c:	1ad3      	subs	r3, r2, r3
 8009c7e:	2b02      	cmp	r3, #2
 8009c80:	d901      	bls.n	8009c86 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009c82:	2303      	movs	r3, #3
 8009c84:	e1c2      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c86:	4b21      	ldr	r3, [pc, #132]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d1f0      	bne.n	8009c74 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f003 0304 	and.w	r3, r3, #4
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	f000 8086 	beq.w	8009dac <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8009d10 <HAL_RCC_OscConfig+0x4a8>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a1a      	ldr	r2, [pc, #104]	@ (8009d10 <HAL_RCC_OscConfig+0x4a8>)
 8009ca6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009caa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009cac:	f7fb f858 	bl	8004d60 <HAL_GetTick>
 8009cb0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009cb2:	e008      	b.n	8009cc6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009cb4:	f7fb f854 	bl	8004d60 <HAL_GetTick>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cbc:	1ad3      	subs	r3, r2, r3
 8009cbe:	2b64      	cmp	r3, #100	@ 0x64
 8009cc0:	d901      	bls.n	8009cc6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009cc2:	2303      	movs	r3, #3
 8009cc4:	e1a2      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009cc6:	4b12      	ldr	r3, [pc, #72]	@ (8009d10 <HAL_RCC_OscConfig+0x4a8>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d0f0      	beq.n	8009cb4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d106      	bne.n	8009ce8 <HAL_RCC_OscConfig+0x480>
 8009cda:	4b0c      	ldr	r3, [pc, #48]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cde:	4a0b      	ldr	r2, [pc, #44]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009ce0:	f043 0301 	orr.w	r3, r3, #1
 8009ce4:	6713      	str	r3, [r2, #112]	@ 0x70
 8009ce6:	e032      	b.n	8009d4e <HAL_RCC_OscConfig+0x4e6>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d111      	bne.n	8009d14 <HAL_RCC_OscConfig+0x4ac>
 8009cf0:	4b06      	ldr	r3, [pc, #24]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cf4:	4a05      	ldr	r2, [pc, #20]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009cf6:	f023 0301 	bic.w	r3, r3, #1
 8009cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8009cfc:	4b03      	ldr	r3, [pc, #12]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d00:	4a02      	ldr	r2, [pc, #8]	@ (8009d0c <HAL_RCC_OscConfig+0x4a4>)
 8009d02:	f023 0304 	bic.w	r3, r3, #4
 8009d06:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d08:	e021      	b.n	8009d4e <HAL_RCC_OscConfig+0x4e6>
 8009d0a:	bf00      	nop
 8009d0c:	58024400 	.word	0x58024400
 8009d10:	58024800 	.word	0x58024800
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	689b      	ldr	r3, [r3, #8]
 8009d18:	2b05      	cmp	r3, #5
 8009d1a:	d10c      	bne.n	8009d36 <HAL_RCC_OscConfig+0x4ce>
 8009d1c:	4b83      	ldr	r3, [pc, #524]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d20:	4a82      	ldr	r2, [pc, #520]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d22:	f043 0304 	orr.w	r3, r3, #4
 8009d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d28:	4b80      	ldr	r3, [pc, #512]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d2c:	4a7f      	ldr	r2, [pc, #508]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d2e:	f043 0301 	orr.w	r3, r3, #1
 8009d32:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d34:	e00b      	b.n	8009d4e <HAL_RCC_OscConfig+0x4e6>
 8009d36:	4b7d      	ldr	r3, [pc, #500]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d3a:	4a7c      	ldr	r2, [pc, #496]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d3c:	f023 0301 	bic.w	r3, r3, #1
 8009d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d42:	4b7a      	ldr	r3, [pc, #488]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d46:	4a79      	ldr	r2, [pc, #484]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d48:	f023 0304 	bic.w	r3, r3, #4
 8009d4c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d015      	beq.n	8009d82 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d56:	f7fb f803 	bl	8004d60 <HAL_GetTick>
 8009d5a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d5c:	e00a      	b.n	8009d74 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d5e:	f7fa ffff 	bl	8004d60 <HAL_GetTick>
 8009d62:	4602      	mov	r2, r0
 8009d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d66:	1ad3      	subs	r3, r2, r3
 8009d68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d901      	bls.n	8009d74 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8009d70:	2303      	movs	r3, #3
 8009d72:	e14b      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d74:	4b6d      	ldr	r3, [pc, #436]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009d76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d78:	f003 0302 	and.w	r3, r3, #2
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d0ee      	beq.n	8009d5e <HAL_RCC_OscConfig+0x4f6>
 8009d80:	e014      	b.n	8009dac <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d82:	f7fa ffed 	bl	8004d60 <HAL_GetTick>
 8009d86:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d88:	e00a      	b.n	8009da0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d8a:	f7fa ffe9 	bl	8004d60 <HAL_GetTick>
 8009d8e:	4602      	mov	r2, r0
 8009d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d92:	1ad3      	subs	r3, r2, r3
 8009d94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d901      	bls.n	8009da0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8009d9c:	2303      	movs	r3, #3
 8009d9e:	e135      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009da0:	4b62      	ldr	r3, [pc, #392]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009da4:	f003 0302 	and.w	r3, r3, #2
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d1ee      	bne.n	8009d8a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f000 812a 	beq.w	800a00a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009db6:	4b5d      	ldr	r3, [pc, #372]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009db8:	691b      	ldr	r3, [r3, #16]
 8009dba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009dbe:	2b18      	cmp	r3, #24
 8009dc0:	f000 80ba 	beq.w	8009f38 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dc8:	2b02      	cmp	r3, #2
 8009dca:	f040 8095 	bne.w	8009ef8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009dce:	4b57      	ldr	r3, [pc, #348]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4a56      	ldr	r2, [pc, #344]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009dd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009dd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dda:	f7fa ffc1 	bl	8004d60 <HAL_GetTick>
 8009dde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009de0:	e008      	b.n	8009df4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009de2:	f7fa ffbd 	bl	8004d60 <HAL_GetTick>
 8009de6:	4602      	mov	r2, r0
 8009de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dea:	1ad3      	subs	r3, r2, r3
 8009dec:	2b02      	cmp	r3, #2
 8009dee:	d901      	bls.n	8009df4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009df0:	2303      	movs	r3, #3
 8009df2:	e10b      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009df4:	4b4d      	ldr	r3, [pc, #308]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d1f0      	bne.n	8009de2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e00:	4b4a      	ldr	r3, [pc, #296]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009e04:	4b4a      	ldr	r3, [pc, #296]	@ (8009f30 <HAL_RCC_OscConfig+0x6c8>)
 8009e06:	4013      	ands	r3, r2
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009e0c:	687a      	ldr	r2, [r7, #4]
 8009e0e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009e10:	0112      	lsls	r2, r2, #4
 8009e12:	430a      	orrs	r2, r1
 8009e14:	4945      	ldr	r1, [pc, #276]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e16:	4313      	orrs	r3, r2
 8009e18:	628b      	str	r3, [r1, #40]	@ 0x28
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e1e:	3b01      	subs	r3, #1
 8009e20:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e28:	3b01      	subs	r3, #1
 8009e2a:	025b      	lsls	r3, r3, #9
 8009e2c:	b29b      	uxth	r3, r3
 8009e2e:	431a      	orrs	r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e34:	3b01      	subs	r3, #1
 8009e36:	041b      	lsls	r3, r3, #16
 8009e38:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009e3c:	431a      	orrs	r2, r3
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e42:	3b01      	subs	r3, #1
 8009e44:	061b      	lsls	r3, r3, #24
 8009e46:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009e4a:	4938      	ldr	r1, [pc, #224]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009e50:	4b36      	ldr	r3, [pc, #216]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e54:	4a35      	ldr	r2, [pc, #212]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e56:	f023 0301 	bic.w	r3, r3, #1
 8009e5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009e5c:	4b33      	ldr	r3, [pc, #204]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e60:	4b34      	ldr	r3, [pc, #208]	@ (8009f34 <HAL_RCC_OscConfig+0x6cc>)
 8009e62:	4013      	ands	r3, r2
 8009e64:	687a      	ldr	r2, [r7, #4]
 8009e66:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009e68:	00d2      	lsls	r2, r2, #3
 8009e6a:	4930      	ldr	r1, [pc, #192]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009e70:	4b2e      	ldr	r3, [pc, #184]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e74:	f023 020c 	bic.w	r2, r3, #12
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e7c:	492b      	ldr	r1, [pc, #172]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009e82:	4b2a      	ldr	r3, [pc, #168]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e86:	f023 0202 	bic.w	r2, r3, #2
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e8e:	4927      	ldr	r1, [pc, #156]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e90:	4313      	orrs	r3, r2
 8009e92:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009e94:	4b25      	ldr	r3, [pc, #148]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e98:	4a24      	ldr	r2, [pc, #144]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ea0:	4b22      	ldr	r3, [pc, #136]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ea4:	4a21      	ldr	r2, [pc, #132]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009eaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009eac:	4b1f      	ldr	r3, [pc, #124]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009eb2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009ebe:	f043 0301 	orr.w	r3, r3, #1
 8009ec2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009ec4:	4b19      	ldr	r3, [pc, #100]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	4a18      	ldr	r2, [pc, #96]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009eca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009ece:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ed0:	f7fa ff46 	bl	8004d60 <HAL_GetTick>
 8009ed4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009ed6:	e008      	b.n	8009eea <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ed8:	f7fa ff42 	bl	8004d60 <HAL_GetTick>
 8009edc:	4602      	mov	r2, r0
 8009ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee0:	1ad3      	subs	r3, r2, r3
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d901      	bls.n	8009eea <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009ee6:	2303      	movs	r3, #3
 8009ee8:	e090      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009eea:	4b10      	ldr	r3, [pc, #64]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d0f0      	beq.n	8009ed8 <HAL_RCC_OscConfig+0x670>
 8009ef6:	e088      	b.n	800a00a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a0b      	ldr	r2, [pc, #44]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009efe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f04:	f7fa ff2c 	bl	8004d60 <HAL_GetTick>
 8009f08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f0a:	e008      	b.n	8009f1e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f0c:	f7fa ff28 	bl	8004d60 <HAL_GetTick>
 8009f10:	4602      	mov	r2, r0
 8009f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	d901      	bls.n	8009f1e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009f1a:	2303      	movs	r3, #3
 8009f1c:	e076      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f1e:	4b03      	ldr	r3, [pc, #12]	@ (8009f2c <HAL_RCC_OscConfig+0x6c4>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d1f0      	bne.n	8009f0c <HAL_RCC_OscConfig+0x6a4>
 8009f2a:	e06e      	b.n	800a00a <HAL_RCC_OscConfig+0x7a2>
 8009f2c:	58024400 	.word	0x58024400
 8009f30:	fffffc0c 	.word	0xfffffc0c
 8009f34:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009f38:	4b36      	ldr	r3, [pc, #216]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 8009f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009f3e:	4b35      	ldr	r3, [pc, #212]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 8009f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f42:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d031      	beq.n	8009fb0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	f003 0203 	and.w	r2, r3, #3
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d12a      	bne.n	8009fb0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f5a:	693b      	ldr	r3, [r7, #16]
 8009f5c:	091b      	lsrs	r3, r3, #4
 8009f5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f66:	429a      	cmp	r2, r3
 8009f68:	d122      	bne.n	8009fb0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f74:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f76:	429a      	cmp	r2, r3
 8009f78:	d11a      	bne.n	8009fb0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	0a5b      	lsrs	r3, r3, #9
 8009f7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f86:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d111      	bne.n	8009fb0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	0c1b      	lsrs	r3, r3, #16
 8009f90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f98:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f9a:	429a      	cmp	r2, r3
 8009f9c:	d108      	bne.n	8009fb0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	0e1b      	lsrs	r3, r3, #24
 8009fa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009faa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009fac:	429a      	cmp	r2, r3
 8009fae:	d001      	beq.n	8009fb4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e02b      	b.n	800a00c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009fb4:	4b17      	ldr	r3, [pc, #92]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 8009fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fb8:	08db      	lsrs	r3, r3, #3
 8009fba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fbe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fc4:	693a      	ldr	r2, [r7, #16]
 8009fc6:	429a      	cmp	r2, r3
 8009fc8:	d01f      	beq.n	800a00a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009fca:	4b12      	ldr	r3, [pc, #72]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 8009fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fce:	4a11      	ldr	r2, [pc, #68]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 8009fd0:	f023 0301 	bic.w	r3, r3, #1
 8009fd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009fd6:	f7fa fec3 	bl	8004d60 <HAL_GetTick>
 8009fda:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009fdc:	bf00      	nop
 8009fde:	f7fa febf 	bl	8004d60 <HAL_GetTick>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d0f9      	beq.n	8009fde <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009fea:	4b0a      	ldr	r3, [pc, #40]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 8009fec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009fee:	4b0a      	ldr	r3, [pc, #40]	@ (800a018 <HAL_RCC_OscConfig+0x7b0>)
 8009ff0:	4013      	ands	r3, r2
 8009ff2:	687a      	ldr	r2, [r7, #4]
 8009ff4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009ff6:	00d2      	lsls	r2, r2, #3
 8009ff8:	4906      	ldr	r1, [pc, #24]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009ffe:	4b05      	ldr	r3, [pc, #20]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 800a000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a002:	4a04      	ldr	r2, [pc, #16]	@ (800a014 <HAL_RCC_OscConfig+0x7ac>)
 800a004:	f043 0301 	orr.w	r3, r3, #1
 800a008:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a00a:	2300      	movs	r3, #0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3730      	adds	r7, #48	@ 0x30
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}
 800a014:	58024400 	.word	0x58024400
 800a018:	ffff0007 	.word	0xffff0007

0800a01c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b086      	sub	sp, #24
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
 800a024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d101      	bne.n	800a030 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a02c:	2301      	movs	r3, #1
 800a02e:	e19c      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a030:	4b8a      	ldr	r3, [pc, #552]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f003 030f 	and.w	r3, r3, #15
 800a038:	683a      	ldr	r2, [r7, #0]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d910      	bls.n	800a060 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a03e:	4b87      	ldr	r3, [pc, #540]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f023 020f 	bic.w	r2, r3, #15
 800a046:	4985      	ldr	r1, [pc, #532]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a04e:	4b83      	ldr	r3, [pc, #524]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f003 030f 	and.w	r3, r3, #15
 800a056:	683a      	ldr	r2, [r7, #0]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d001      	beq.n	800a060 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	e184      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f003 0304 	and.w	r3, r3, #4
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d010      	beq.n	800a08e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	691a      	ldr	r2, [r3, #16]
 800a070:	4b7b      	ldr	r3, [pc, #492]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a072:	699b      	ldr	r3, [r3, #24]
 800a074:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a078:	429a      	cmp	r2, r3
 800a07a:	d908      	bls.n	800a08e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a07c:	4b78      	ldr	r3, [pc, #480]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a07e:	699b      	ldr	r3, [r3, #24]
 800a080:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	691b      	ldr	r3, [r3, #16]
 800a088:	4975      	ldr	r1, [pc, #468]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a08a:	4313      	orrs	r3, r2
 800a08c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f003 0308 	and.w	r3, r3, #8
 800a096:	2b00      	cmp	r3, #0
 800a098:	d010      	beq.n	800a0bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	695a      	ldr	r2, [r3, #20]
 800a09e:	4b70      	ldr	r3, [pc, #448]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a0a0:	69db      	ldr	r3, [r3, #28]
 800a0a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d908      	bls.n	800a0bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a0aa:	4b6d      	ldr	r3, [pc, #436]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a0ac:	69db      	ldr	r3, [r3, #28]
 800a0ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	695b      	ldr	r3, [r3, #20]
 800a0b6:	496a      	ldr	r1, [pc, #424]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f003 0310 	and.w	r3, r3, #16
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d010      	beq.n	800a0ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	699a      	ldr	r2, [r3, #24]
 800a0cc:	4b64      	ldr	r3, [pc, #400]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a0ce:	69db      	ldr	r3, [r3, #28]
 800a0d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d908      	bls.n	800a0ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a0d8:	4b61      	ldr	r3, [pc, #388]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a0da:	69db      	ldr	r3, [r3, #28]
 800a0dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	699b      	ldr	r3, [r3, #24]
 800a0e4:	495e      	ldr	r1, [pc, #376]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f003 0320 	and.w	r3, r3, #32
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d010      	beq.n	800a118 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	69da      	ldr	r2, [r3, #28]
 800a0fa:	4b59      	ldr	r3, [pc, #356]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a0fc:	6a1b      	ldr	r3, [r3, #32]
 800a0fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a102:	429a      	cmp	r2, r3
 800a104:	d908      	bls.n	800a118 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a106:	4b56      	ldr	r3, [pc, #344]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a108:	6a1b      	ldr	r3, [r3, #32]
 800a10a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	69db      	ldr	r3, [r3, #28]
 800a112:	4953      	ldr	r1, [pc, #332]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a114:	4313      	orrs	r3, r2
 800a116:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f003 0302 	and.w	r3, r3, #2
 800a120:	2b00      	cmp	r3, #0
 800a122:	d010      	beq.n	800a146 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	68da      	ldr	r2, [r3, #12]
 800a128:	4b4d      	ldr	r3, [pc, #308]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a12a:	699b      	ldr	r3, [r3, #24]
 800a12c:	f003 030f 	and.w	r3, r3, #15
 800a130:	429a      	cmp	r2, r3
 800a132:	d908      	bls.n	800a146 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a134:	4b4a      	ldr	r3, [pc, #296]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a136:	699b      	ldr	r3, [r3, #24]
 800a138:	f023 020f 	bic.w	r2, r3, #15
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	4947      	ldr	r1, [pc, #284]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a142:	4313      	orrs	r3, r2
 800a144:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f003 0301 	and.w	r3, r3, #1
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d055      	beq.n	800a1fe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a152:	4b43      	ldr	r3, [pc, #268]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a154:	699b      	ldr	r3, [r3, #24]
 800a156:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	689b      	ldr	r3, [r3, #8]
 800a15e:	4940      	ldr	r1, [pc, #256]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a160:	4313      	orrs	r3, r2
 800a162:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	2b02      	cmp	r3, #2
 800a16a:	d107      	bne.n	800a17c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a16c:	4b3c      	ldr	r3, [pc, #240]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a174:	2b00      	cmp	r3, #0
 800a176:	d121      	bne.n	800a1bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a178:	2301      	movs	r3, #1
 800a17a:	e0f6      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	685b      	ldr	r3, [r3, #4]
 800a180:	2b03      	cmp	r3, #3
 800a182:	d107      	bne.n	800a194 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a184:	4b36      	ldr	r3, [pc, #216]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d115      	bne.n	800a1bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e0ea      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d107      	bne.n	800a1ac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a19c:	4b30      	ldr	r3, [pc, #192]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d109      	bne.n	800a1bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e0de      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a1ac:	4b2c      	ldr	r3, [pc, #176]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	f003 0304 	and.w	r3, r3, #4
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d101      	bne.n	800a1bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	e0d6      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a1bc:	4b28      	ldr	r3, [pc, #160]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a1be:	691b      	ldr	r3, [r3, #16]
 800a1c0:	f023 0207 	bic.w	r2, r3, #7
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	685b      	ldr	r3, [r3, #4]
 800a1c8:	4925      	ldr	r1, [pc, #148]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1ce:	f7fa fdc7 	bl	8004d60 <HAL_GetTick>
 800a1d2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1d4:	e00a      	b.n	800a1ec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1d6:	f7fa fdc3 	bl	8004d60 <HAL_GetTick>
 800a1da:	4602      	mov	r2, r0
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	1ad3      	subs	r3, r2, r3
 800a1e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d901      	bls.n	800a1ec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a1e8:	2303      	movs	r3, #3
 800a1ea:	e0be      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1ec:	4b1c      	ldr	r3, [pc, #112]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a1ee:	691b      	ldr	r3, [r3, #16]
 800a1f0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	00db      	lsls	r3, r3, #3
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d1eb      	bne.n	800a1d6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 0302 	and.w	r3, r3, #2
 800a206:	2b00      	cmp	r3, #0
 800a208:	d010      	beq.n	800a22c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	68da      	ldr	r2, [r3, #12]
 800a20e:	4b14      	ldr	r3, [pc, #80]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a210:	699b      	ldr	r3, [r3, #24]
 800a212:	f003 030f 	and.w	r3, r3, #15
 800a216:	429a      	cmp	r2, r3
 800a218:	d208      	bcs.n	800a22c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a21a:	4b11      	ldr	r3, [pc, #68]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a21c:	699b      	ldr	r3, [r3, #24]
 800a21e:	f023 020f 	bic.w	r2, r3, #15
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	68db      	ldr	r3, [r3, #12]
 800a226:	490e      	ldr	r1, [pc, #56]	@ (800a260 <HAL_RCC_ClockConfig+0x244>)
 800a228:	4313      	orrs	r3, r2
 800a22a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a22c:	4b0b      	ldr	r3, [pc, #44]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 030f 	and.w	r3, r3, #15
 800a234:	683a      	ldr	r2, [r7, #0]
 800a236:	429a      	cmp	r2, r3
 800a238:	d214      	bcs.n	800a264 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a23a:	4b08      	ldr	r3, [pc, #32]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f023 020f 	bic.w	r2, r3, #15
 800a242:	4906      	ldr	r1, [pc, #24]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	4313      	orrs	r3, r2
 800a248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a24a:	4b04      	ldr	r3, [pc, #16]	@ (800a25c <HAL_RCC_ClockConfig+0x240>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f003 030f 	and.w	r3, r3, #15
 800a252:	683a      	ldr	r2, [r7, #0]
 800a254:	429a      	cmp	r2, r3
 800a256:	d005      	beq.n	800a264 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a258:	2301      	movs	r3, #1
 800a25a:	e086      	b.n	800a36a <HAL_RCC_ClockConfig+0x34e>
 800a25c:	52002000 	.word	0x52002000
 800a260:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f003 0304 	and.w	r3, r3, #4
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d010      	beq.n	800a292 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	691a      	ldr	r2, [r3, #16]
 800a274:	4b3f      	ldr	r3, [pc, #252]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a276:	699b      	ldr	r3, [r3, #24]
 800a278:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d208      	bcs.n	800a292 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a280:	4b3c      	ldr	r3, [pc, #240]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a282:	699b      	ldr	r3, [r3, #24]
 800a284:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	691b      	ldr	r3, [r3, #16]
 800a28c:	4939      	ldr	r1, [pc, #228]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a28e:	4313      	orrs	r3, r2
 800a290:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f003 0308 	and.w	r3, r3, #8
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d010      	beq.n	800a2c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	695a      	ldr	r2, [r3, #20]
 800a2a2:	4b34      	ldr	r3, [pc, #208]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a2a4:	69db      	ldr	r3, [r3, #28]
 800a2a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d208      	bcs.n	800a2c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a2ae:	4b31      	ldr	r3, [pc, #196]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a2b0:	69db      	ldr	r3, [r3, #28]
 800a2b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	695b      	ldr	r3, [r3, #20]
 800a2ba:	492e      	ldr	r1, [pc, #184]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f003 0310 	and.w	r3, r3, #16
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d010      	beq.n	800a2ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	699a      	ldr	r2, [r3, #24]
 800a2d0:	4b28      	ldr	r3, [pc, #160]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a2d2:	69db      	ldr	r3, [r3, #28]
 800a2d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d208      	bcs.n	800a2ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a2dc:	4b25      	ldr	r3, [pc, #148]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a2de:	69db      	ldr	r3, [r3, #28]
 800a2e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	699b      	ldr	r3, [r3, #24]
 800a2e8:	4922      	ldr	r1, [pc, #136]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f003 0320 	and.w	r3, r3, #32
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d010      	beq.n	800a31c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	69da      	ldr	r2, [r3, #28]
 800a2fe:	4b1d      	ldr	r3, [pc, #116]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a300:	6a1b      	ldr	r3, [r3, #32]
 800a302:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a306:	429a      	cmp	r2, r3
 800a308:	d208      	bcs.n	800a31c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a30a:	4b1a      	ldr	r3, [pc, #104]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a30c:	6a1b      	ldr	r3, [r3, #32]
 800a30e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	69db      	ldr	r3, [r3, #28]
 800a316:	4917      	ldr	r1, [pc, #92]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a318:	4313      	orrs	r3, r2
 800a31a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a31c:	f000 f834 	bl	800a388 <HAL_RCC_GetSysClockFreq>
 800a320:	4602      	mov	r2, r0
 800a322:	4b14      	ldr	r3, [pc, #80]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a324:	699b      	ldr	r3, [r3, #24]
 800a326:	0a1b      	lsrs	r3, r3, #8
 800a328:	f003 030f 	and.w	r3, r3, #15
 800a32c:	4912      	ldr	r1, [pc, #72]	@ (800a378 <HAL_RCC_ClockConfig+0x35c>)
 800a32e:	5ccb      	ldrb	r3, [r1, r3]
 800a330:	f003 031f 	and.w	r3, r3, #31
 800a334:	fa22 f303 	lsr.w	r3, r2, r3
 800a338:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a33a:	4b0e      	ldr	r3, [pc, #56]	@ (800a374 <HAL_RCC_ClockConfig+0x358>)
 800a33c:	699b      	ldr	r3, [r3, #24]
 800a33e:	f003 030f 	and.w	r3, r3, #15
 800a342:	4a0d      	ldr	r2, [pc, #52]	@ (800a378 <HAL_RCC_ClockConfig+0x35c>)
 800a344:	5cd3      	ldrb	r3, [r2, r3]
 800a346:	f003 031f 	and.w	r3, r3, #31
 800a34a:	693a      	ldr	r2, [r7, #16]
 800a34c:	fa22 f303 	lsr.w	r3, r2, r3
 800a350:	4a0a      	ldr	r2, [pc, #40]	@ (800a37c <HAL_RCC_ClockConfig+0x360>)
 800a352:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a354:	4a0a      	ldr	r2, [pc, #40]	@ (800a380 <HAL_RCC_ClockConfig+0x364>)
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a35a:	4b0a      	ldr	r3, [pc, #40]	@ (800a384 <HAL_RCC_ClockConfig+0x368>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4618      	mov	r0, r3
 800a360:	f7fa fa4a 	bl	80047f8 <HAL_InitTick>
 800a364:	4603      	mov	r3, r0
 800a366:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a368:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3718      	adds	r7, #24
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	58024400 	.word	0x58024400
 800a378:	08017f48 	.word	0x08017f48
 800a37c:	24000004 	.word	0x24000004
 800a380:	24000000 	.word	0x24000000
 800a384:	24000008 	.word	0x24000008

0800a388 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a388:	b480      	push	{r7}
 800a38a:	b089      	sub	sp, #36	@ 0x24
 800a38c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a38e:	4bb3      	ldr	r3, [pc, #716]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a396:	2b18      	cmp	r3, #24
 800a398:	f200 8155 	bhi.w	800a646 <HAL_RCC_GetSysClockFreq+0x2be>
 800a39c:	a201      	add	r2, pc, #4	@ (adr r2, 800a3a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a39e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a2:	bf00      	nop
 800a3a4:	0800a409 	.word	0x0800a409
 800a3a8:	0800a647 	.word	0x0800a647
 800a3ac:	0800a647 	.word	0x0800a647
 800a3b0:	0800a647 	.word	0x0800a647
 800a3b4:	0800a647 	.word	0x0800a647
 800a3b8:	0800a647 	.word	0x0800a647
 800a3bc:	0800a647 	.word	0x0800a647
 800a3c0:	0800a647 	.word	0x0800a647
 800a3c4:	0800a42f 	.word	0x0800a42f
 800a3c8:	0800a647 	.word	0x0800a647
 800a3cc:	0800a647 	.word	0x0800a647
 800a3d0:	0800a647 	.word	0x0800a647
 800a3d4:	0800a647 	.word	0x0800a647
 800a3d8:	0800a647 	.word	0x0800a647
 800a3dc:	0800a647 	.word	0x0800a647
 800a3e0:	0800a647 	.word	0x0800a647
 800a3e4:	0800a435 	.word	0x0800a435
 800a3e8:	0800a647 	.word	0x0800a647
 800a3ec:	0800a647 	.word	0x0800a647
 800a3f0:	0800a647 	.word	0x0800a647
 800a3f4:	0800a647 	.word	0x0800a647
 800a3f8:	0800a647 	.word	0x0800a647
 800a3fc:	0800a647 	.word	0x0800a647
 800a400:	0800a647 	.word	0x0800a647
 800a404:	0800a43b 	.word	0x0800a43b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a408:	4b94      	ldr	r3, [pc, #592]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f003 0320 	and.w	r3, r3, #32
 800a410:	2b00      	cmp	r3, #0
 800a412:	d009      	beq.n	800a428 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a414:	4b91      	ldr	r3, [pc, #580]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	08db      	lsrs	r3, r3, #3
 800a41a:	f003 0303 	and.w	r3, r3, #3
 800a41e:	4a90      	ldr	r2, [pc, #576]	@ (800a660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a420:	fa22 f303 	lsr.w	r3, r2, r3
 800a424:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a426:	e111      	b.n	800a64c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a428:	4b8d      	ldr	r3, [pc, #564]	@ (800a660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a42a:	61bb      	str	r3, [r7, #24]
      break;
 800a42c:	e10e      	b.n	800a64c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a42e:	4b8d      	ldr	r3, [pc, #564]	@ (800a664 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a430:	61bb      	str	r3, [r7, #24]
      break;
 800a432:	e10b      	b.n	800a64c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a434:	4b8c      	ldr	r3, [pc, #560]	@ (800a668 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a436:	61bb      	str	r3, [r7, #24]
      break;
 800a438:	e108      	b.n	800a64c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a43a:	4b88      	ldr	r3, [pc, #544]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a43e:	f003 0303 	and.w	r3, r3, #3
 800a442:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a444:	4b85      	ldr	r3, [pc, #532]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a448:	091b      	lsrs	r3, r3, #4
 800a44a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a44e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a450:	4b82      	ldr	r3, [pc, #520]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a454:	f003 0301 	and.w	r3, r3, #1
 800a458:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a45a:	4b80      	ldr	r3, [pc, #512]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a45c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a45e:	08db      	lsrs	r3, r3, #3
 800a460:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a464:	68fa      	ldr	r2, [r7, #12]
 800a466:	fb02 f303 	mul.w	r3, r2, r3
 800a46a:	ee07 3a90 	vmov	s15, r3
 800a46e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a472:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f000 80e1 	beq.w	800a640 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	2b02      	cmp	r3, #2
 800a482:	f000 8083 	beq.w	800a58c <HAL_RCC_GetSysClockFreq+0x204>
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	2b02      	cmp	r3, #2
 800a48a:	f200 80a1 	bhi.w	800a5d0 <HAL_RCC_GetSysClockFreq+0x248>
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d003      	beq.n	800a49c <HAL_RCC_GetSysClockFreq+0x114>
 800a494:	697b      	ldr	r3, [r7, #20]
 800a496:	2b01      	cmp	r3, #1
 800a498:	d056      	beq.n	800a548 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a49a:	e099      	b.n	800a5d0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a49c:	4b6f      	ldr	r3, [pc, #444]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f003 0320 	and.w	r3, r3, #32
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d02d      	beq.n	800a504 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4a8:	4b6c      	ldr	r3, [pc, #432]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	08db      	lsrs	r3, r3, #3
 800a4ae:	f003 0303 	and.w	r3, r3, #3
 800a4b2:	4a6b      	ldr	r2, [pc, #428]	@ (800a660 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4b4:	fa22 f303 	lsr.w	r3, r2, r3
 800a4b8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	ee07 3a90 	vmov	s15, r3
 800a4c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	ee07 3a90 	vmov	s15, r3
 800a4ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4d2:	4b62      	ldr	r3, [pc, #392]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4da:	ee07 3a90 	vmov	s15, r3
 800a4de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4e2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a4e6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a66c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a4ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4fe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a502:	e087      	b.n	800a614 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	ee07 3a90 	vmov	s15, r3
 800a50a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a50e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a670 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a516:	4b51      	ldr	r3, [pc, #324]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a51a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a51e:	ee07 3a90 	vmov	s15, r3
 800a522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a526:	ed97 6a02 	vldr	s12, [r7, #8]
 800a52a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a66c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a52e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a53a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a53e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a542:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a546:	e065      	b.n	800a614 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	ee07 3a90 	vmov	s15, r3
 800a54e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a552:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a674 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a55a:	4b40      	ldr	r3, [pc, #256]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a55c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a55e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a562:	ee07 3a90 	vmov	s15, r3
 800a566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a56a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a56e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a66c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a57a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a57e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a582:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a586:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a58a:	e043      	b.n	800a614 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	ee07 3a90 	vmov	s15, r3
 800a592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a596:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a678 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a59a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a59e:	4b2f      	ldr	r3, [pc, #188]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5a6:	ee07 3a90 	vmov	s15, r3
 800a5aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5b2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a66c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a5ce:	e021      	b.n	800a614 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	ee07 3a90 	vmov	s15, r3
 800a5d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5da:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a674 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a5de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5e2:	4b1e      	ldr	r3, [pc, #120]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5ea:	ee07 3a90 	vmov	s15, r3
 800a5ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5f6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a66c <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a60a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a60e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a612:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a614:	4b11      	ldr	r3, [pc, #68]	@ (800a65c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a618:	0a5b      	lsrs	r3, r3, #9
 800a61a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a61e:	3301      	adds	r3, #1
 800a620:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	ee07 3a90 	vmov	s15, r3
 800a628:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a62c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a630:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a638:	ee17 3a90 	vmov	r3, s15
 800a63c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a63e:	e005      	b.n	800a64c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a640:	2300      	movs	r3, #0
 800a642:	61bb      	str	r3, [r7, #24]
      break;
 800a644:	e002      	b.n	800a64c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a646:	4b07      	ldr	r3, [pc, #28]	@ (800a664 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a648:	61bb      	str	r3, [r7, #24]
      break;
 800a64a:	bf00      	nop
  }

  return sysclockfreq;
 800a64c:	69bb      	ldr	r3, [r7, #24]
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3724      	adds	r7, #36	@ 0x24
 800a652:	46bd      	mov	sp, r7
 800a654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a658:	4770      	bx	lr
 800a65a:	bf00      	nop
 800a65c:	58024400 	.word	0x58024400
 800a660:	03d09000 	.word	0x03d09000
 800a664:	003d0900 	.word	0x003d0900
 800a668:	017d7840 	.word	0x017d7840
 800a66c:	46000000 	.word	0x46000000
 800a670:	4c742400 	.word	0x4c742400
 800a674:	4a742400 	.word	0x4a742400
 800a678:	4bbebc20 	.word	0x4bbebc20

0800a67c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a682:	f7ff fe81 	bl	800a388 <HAL_RCC_GetSysClockFreq>
 800a686:	4602      	mov	r2, r0
 800a688:	4b10      	ldr	r3, [pc, #64]	@ (800a6cc <HAL_RCC_GetHCLKFreq+0x50>)
 800a68a:	699b      	ldr	r3, [r3, #24]
 800a68c:	0a1b      	lsrs	r3, r3, #8
 800a68e:	f003 030f 	and.w	r3, r3, #15
 800a692:	490f      	ldr	r1, [pc, #60]	@ (800a6d0 <HAL_RCC_GetHCLKFreq+0x54>)
 800a694:	5ccb      	ldrb	r3, [r1, r3]
 800a696:	f003 031f 	and.w	r3, r3, #31
 800a69a:	fa22 f303 	lsr.w	r3, r2, r3
 800a69e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a6a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a6cc <HAL_RCC_GetHCLKFreq+0x50>)
 800a6a2:	699b      	ldr	r3, [r3, #24]
 800a6a4:	f003 030f 	and.w	r3, r3, #15
 800a6a8:	4a09      	ldr	r2, [pc, #36]	@ (800a6d0 <HAL_RCC_GetHCLKFreq+0x54>)
 800a6aa:	5cd3      	ldrb	r3, [r2, r3]
 800a6ac:	f003 031f 	and.w	r3, r3, #31
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	fa22 f303 	lsr.w	r3, r2, r3
 800a6b6:	4a07      	ldr	r2, [pc, #28]	@ (800a6d4 <HAL_RCC_GetHCLKFreq+0x58>)
 800a6b8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a6ba:	4a07      	ldr	r2, [pc, #28]	@ (800a6d8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a6c0:	4b04      	ldr	r3, [pc, #16]	@ (800a6d4 <HAL_RCC_GetHCLKFreq+0x58>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3708      	adds	r7, #8
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}
 800a6cc:	58024400 	.word	0x58024400
 800a6d0:	08017f48 	.word	0x08017f48
 800a6d4:	24000004 	.word	0x24000004
 800a6d8:	24000000 	.word	0x24000000

0800a6dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a6e0:	f7ff ffcc 	bl	800a67c <HAL_RCC_GetHCLKFreq>
 800a6e4:	4602      	mov	r2, r0
 800a6e6:	4b06      	ldr	r3, [pc, #24]	@ (800a700 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a6e8:	69db      	ldr	r3, [r3, #28]
 800a6ea:	091b      	lsrs	r3, r3, #4
 800a6ec:	f003 0307 	and.w	r3, r3, #7
 800a6f0:	4904      	ldr	r1, [pc, #16]	@ (800a704 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a6f2:	5ccb      	ldrb	r3, [r1, r3]
 800a6f4:	f003 031f 	and.w	r3, r3, #31
 800a6f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	bd80      	pop	{r7, pc}
 800a700:	58024400 	.word	0x58024400
 800a704:	08017f48 	.word	0x08017f48

0800a708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a70c:	f7ff ffb6 	bl	800a67c <HAL_RCC_GetHCLKFreq>
 800a710:	4602      	mov	r2, r0
 800a712:	4b06      	ldr	r3, [pc, #24]	@ (800a72c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a714:	69db      	ldr	r3, [r3, #28]
 800a716:	0a1b      	lsrs	r3, r3, #8
 800a718:	f003 0307 	and.w	r3, r3, #7
 800a71c:	4904      	ldr	r1, [pc, #16]	@ (800a730 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a71e:	5ccb      	ldrb	r3, [r1, r3]
 800a720:	f003 031f 	and.w	r3, r3, #31
 800a724:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a728:	4618      	mov	r0, r3
 800a72a:	bd80      	pop	{r7, pc}
 800a72c:	58024400 	.word	0x58024400
 800a730:	08017f48 	.word	0x08017f48

0800a734 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	223f      	movs	r2, #63	@ 0x3f
 800a742:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a744:	4b1a      	ldr	r3, [pc, #104]	@ (800a7b0 <HAL_RCC_GetClockConfig+0x7c>)
 800a746:	691b      	ldr	r3, [r3, #16]
 800a748:	f003 0207 	and.w	r2, r3, #7
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800a750:	4b17      	ldr	r3, [pc, #92]	@ (800a7b0 <HAL_RCC_GetClockConfig+0x7c>)
 800a752:	699b      	ldr	r3, [r3, #24]
 800a754:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800a75c:	4b14      	ldr	r3, [pc, #80]	@ (800a7b0 <HAL_RCC_GetClockConfig+0x7c>)
 800a75e:	699b      	ldr	r3, [r3, #24]
 800a760:	f003 020f 	and.w	r2, r3, #15
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800a768:	4b11      	ldr	r3, [pc, #68]	@ (800a7b0 <HAL_RCC_GetClockConfig+0x7c>)
 800a76a:	699b      	ldr	r3, [r3, #24]
 800a76c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800a774:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b0 <HAL_RCC_GetClockConfig+0x7c>)
 800a776:	69db      	ldr	r3, [r3, #28]
 800a778:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800a780:	4b0b      	ldr	r3, [pc, #44]	@ (800a7b0 <HAL_RCC_GetClockConfig+0x7c>)
 800a782:	69db      	ldr	r3, [r3, #28]
 800a784:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800a78c:	4b08      	ldr	r3, [pc, #32]	@ (800a7b0 <HAL_RCC_GetClockConfig+0x7c>)
 800a78e:	6a1b      	ldr	r3, [r3, #32]
 800a790:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a798:	4b06      	ldr	r3, [pc, #24]	@ (800a7b4 <HAL_RCC_GetClockConfig+0x80>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f003 020f 	and.w	r2, r3, #15
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	601a      	str	r2, [r3, #0]
}
 800a7a4:	bf00      	nop
 800a7a6:	370c      	adds	r7, #12
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr
 800a7b0:	58024400 	.word	0x58024400
 800a7b4:	52002000 	.word	0x52002000

0800a7b8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a7b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a7bc:	b0c6      	sub	sp, #280	@ 0x118
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a7d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a7dc:	2500      	movs	r5, #0
 800a7de:	ea54 0305 	orrs.w	r3, r4, r5
 800a7e2:	d049      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a7e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a7ee:	d02f      	beq.n	800a850 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a7f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a7f4:	d828      	bhi.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a7f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a7fa:	d01a      	beq.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a7fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a800:	d822      	bhi.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a802:	2b00      	cmp	r3, #0
 800a804:	d003      	beq.n	800a80e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a806:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a80a:	d007      	beq.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a80c:	e01c      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a80e:	4bab      	ldr	r3, [pc, #684]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a812:	4aaa      	ldr	r2, [pc, #680]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a814:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a818:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a81a:	e01a      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a81c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a820:	3308      	adds	r3, #8
 800a822:	2102      	movs	r1, #2
 800a824:	4618      	mov	r0, r3
 800a826:	f002 fa49 	bl	800ccbc <RCCEx_PLL2_Config>
 800a82a:	4603      	mov	r3, r0
 800a82c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a830:	e00f      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a836:	3328      	adds	r3, #40	@ 0x28
 800a838:	2102      	movs	r1, #2
 800a83a:	4618      	mov	r0, r3
 800a83c:	f002 faf0 	bl	800ce20 <RCCEx_PLL3_Config>
 800a840:	4603      	mov	r3, r0
 800a842:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a846:	e004      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a848:	2301      	movs	r3, #1
 800a84a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a84e:	e000      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a850:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a852:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a856:	2b00      	cmp	r3, #0
 800a858:	d10a      	bne.n	800a870 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a85a:	4b98      	ldr	r3, [pc, #608]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a85c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a85e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a862:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a866:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a868:	4a94      	ldr	r2, [pc, #592]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a86a:	430b      	orrs	r3, r1
 800a86c:	6513      	str	r3, [r2, #80]	@ 0x50
 800a86e:	e003      	b.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a870:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a874:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a878:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a880:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a884:	f04f 0900 	mov.w	r9, #0
 800a888:	ea58 0309 	orrs.w	r3, r8, r9
 800a88c:	d047      	beq.n	800a91e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a88e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a894:	2b04      	cmp	r3, #4
 800a896:	d82a      	bhi.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a898:	a201      	add	r2, pc, #4	@ (adr r2, 800a8a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a89a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a89e:	bf00      	nop
 800a8a0:	0800a8b5 	.word	0x0800a8b5
 800a8a4:	0800a8c3 	.word	0x0800a8c3
 800a8a8:	0800a8d9 	.word	0x0800a8d9
 800a8ac:	0800a8f7 	.word	0x0800a8f7
 800a8b0:	0800a8f7 	.word	0x0800a8f7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8b4:	4b81      	ldr	r3, [pc, #516]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8b8:	4a80      	ldr	r2, [pc, #512]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a8be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a8c0:	e01a      	b.n	800a8f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a8c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8c6:	3308      	adds	r3, #8
 800a8c8:	2100      	movs	r1, #0
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f002 f9f6 	bl	800ccbc <RCCEx_PLL2_Config>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a8d6:	e00f      	b.n	800a8f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a8d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8dc:	3328      	adds	r3, #40	@ 0x28
 800a8de:	2100      	movs	r1, #0
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f002 fa9d 	bl	800ce20 <RCCEx_PLL3_Config>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a8ec:	e004      	b.n	800a8f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a8f4:	e000      	b.n	800a8f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a8f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d10a      	bne.n	800a916 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a900:	4b6e      	ldr	r3, [pc, #440]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a904:	f023 0107 	bic.w	r1, r3, #7
 800a908:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a90c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a90e:	4a6b      	ldr	r2, [pc, #428]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a910:	430b      	orrs	r3, r1
 800a912:	6513      	str	r3, [r2, #80]	@ 0x50
 800a914:	e003      	b.n	800a91e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a916:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a91a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a91e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a926:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800a92a:	f04f 0b00 	mov.w	fp, #0
 800a92e:	ea5a 030b 	orrs.w	r3, sl, fp
 800a932:	d05b      	beq.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a934:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a938:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a93c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a940:	d03b      	beq.n	800a9ba <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a942:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a946:	d834      	bhi.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a948:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a94c:	d037      	beq.n	800a9be <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a94e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a952:	d82e      	bhi.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a954:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a958:	d033      	beq.n	800a9c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a95a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a95e:	d828      	bhi.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a960:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a964:	d01a      	beq.n	800a99c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a966:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a96a:	d822      	bhi.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d003      	beq.n	800a978 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a970:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a974:	d007      	beq.n	800a986 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a976:	e01c      	b.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a978:	4b50      	ldr	r3, [pc, #320]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97c:	4a4f      	ldr	r2, [pc, #316]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a97e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a982:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a984:	e01e      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a986:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a98a:	3308      	adds	r3, #8
 800a98c:	2100      	movs	r1, #0
 800a98e:	4618      	mov	r0, r3
 800a990:	f002 f994 	bl	800ccbc <RCCEx_PLL2_Config>
 800a994:	4603      	mov	r3, r0
 800a996:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a99a:	e013      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a99c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9a0:	3328      	adds	r3, #40	@ 0x28
 800a9a2:	2100      	movs	r1, #0
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f002 fa3b 	bl	800ce20 <RCCEx_PLL3_Config>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9b0:	e008      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a9b8:	e004      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9ba:	bf00      	nop
 800a9bc:	e002      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9be:	bf00      	nop
 800a9c0:	e000      	b.n	800a9c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a9c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a9c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d10b      	bne.n	800a9e4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a9cc:	4b3b      	ldr	r3, [pc, #236]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9d0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a9d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a9dc:	4a37      	ldr	r2, [pc, #220]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9de:	430b      	orrs	r3, r1
 800a9e0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a9e2:	e003      	b.n	800a9ec <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a9ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a9f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800aa02:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800aa06:	460b      	mov	r3, r1
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	d05d      	beq.n	800aac8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800aa0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa10:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800aa14:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800aa18:	d03b      	beq.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800aa1a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800aa1e:	d834      	bhi.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa24:	d037      	beq.n	800aa96 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800aa26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aa2a:	d82e      	bhi.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa2c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aa30:	d033      	beq.n	800aa9a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800aa32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800aa36:	d828      	bhi.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa3c:	d01a      	beq.n	800aa74 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800aa3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa42:	d822      	bhi.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d003      	beq.n	800aa50 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800aa48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa4c:	d007      	beq.n	800aa5e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800aa4e:	e01c      	b.n	800aa8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa50:	4b1a      	ldr	r3, [pc, #104]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa54:	4a19      	ldr	r2, [pc, #100]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa5c:	e01e      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa62:	3308      	adds	r3, #8
 800aa64:	2100      	movs	r1, #0
 800aa66:	4618      	mov	r0, r3
 800aa68:	f002 f928 	bl	800ccbc <RCCEx_PLL2_Config>
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800aa72:	e013      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa78:	3328      	adds	r3, #40	@ 0x28
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f002 f9cf 	bl	800ce20 <RCCEx_PLL3_Config>
 800aa82:	4603      	mov	r3, r0
 800aa84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa88:	e008      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aa90:	e004      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aa92:	bf00      	nop
 800aa94:	e002      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aa96:	bf00      	nop
 800aa98:	e000      	b.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aa9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d10d      	bne.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800aaa4:	4b05      	ldr	r3, [pc, #20]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aaa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaa8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800aaac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aab0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800aab4:	4a01      	ldr	r2, [pc, #4]	@ (800aabc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aab6:	430b      	orrs	r3, r1
 800aab8:	6593      	str	r3, [r2, #88]	@ 0x58
 800aaba:	e005      	b.n	800aac8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800aabc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aac0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aac4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800aac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800aad4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800aad8:	2300      	movs	r3, #0
 800aada:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800aade:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800aae2:	460b      	mov	r3, r1
 800aae4:	4313      	orrs	r3, r2
 800aae6:	d03a      	beq.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800aae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaee:	2b30      	cmp	r3, #48	@ 0x30
 800aaf0:	d01f      	beq.n	800ab32 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800aaf2:	2b30      	cmp	r3, #48	@ 0x30
 800aaf4:	d819      	bhi.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800aaf6:	2b20      	cmp	r3, #32
 800aaf8:	d00c      	beq.n	800ab14 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800aafa:	2b20      	cmp	r3, #32
 800aafc:	d815      	bhi.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d019      	beq.n	800ab36 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ab02:	2b10      	cmp	r3, #16
 800ab04:	d111      	bne.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab06:	4baa      	ldr	r3, [pc, #680]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab0a:	4aa9      	ldr	r2, [pc, #676]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ab12:	e011      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ab14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab18:	3308      	adds	r3, #8
 800ab1a:	2102      	movs	r1, #2
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f002 f8cd 	bl	800ccbc <RCCEx_PLL2_Config>
 800ab22:	4603      	mov	r3, r0
 800ab24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ab28:	e006      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ab30:	e002      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ab32:	bf00      	nop
 800ab34:	e000      	b.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ab36:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d10a      	bne.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ab40:	4b9b      	ldr	r3, [pc, #620]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab44:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ab48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab4e:	4a98      	ldr	r2, [pc, #608]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab50:	430b      	orrs	r3, r1
 800ab52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ab54:	e003      	b.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ab5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab66:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ab6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ab74:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800ab78:	460b      	mov	r3, r1
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	d051      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ab7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ab88:	d035      	beq.n	800abf6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800ab8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ab8e:	d82e      	bhi.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ab90:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ab94:	d031      	beq.n	800abfa <HAL_RCCEx_PeriphCLKConfig+0x442>
 800ab96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ab9a:	d828      	bhi.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ab9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aba0:	d01a      	beq.n	800abd8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800aba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aba6:	d822      	bhi.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x436>
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d003      	beq.n	800abb4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800abac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abb0:	d007      	beq.n	800abc2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800abb2:	e01c      	b.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800abb4:	4b7e      	ldr	r3, [pc, #504]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abb8:	4a7d      	ldr	r2, [pc, #500]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800abbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800abc0:	e01c      	b.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800abc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abc6:	3308      	adds	r3, #8
 800abc8:	2100      	movs	r1, #0
 800abca:	4618      	mov	r0, r3
 800abcc:	f002 f876 	bl	800ccbc <RCCEx_PLL2_Config>
 800abd0:	4603      	mov	r3, r0
 800abd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800abd6:	e011      	b.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800abd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abdc:	3328      	adds	r3, #40	@ 0x28
 800abde:	2100      	movs	r1, #0
 800abe0:	4618      	mov	r0, r3
 800abe2:	f002 f91d 	bl	800ce20 <RCCEx_PLL3_Config>
 800abe6:	4603      	mov	r3, r0
 800abe8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800abec:	e006      	b.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800abee:	2301      	movs	r3, #1
 800abf0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800abf4:	e002      	b.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800abf6:	bf00      	nop
 800abf8:	e000      	b.n	800abfc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800abfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d10a      	bne.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ac04:	4b6a      	ldr	r3, [pc, #424]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac08:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800ac0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac12:	4a67      	ldr	r2, [pc, #412]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac14:	430b      	orrs	r3, r1
 800ac16:	6513      	str	r3, [r2, #80]	@ 0x50
 800ac18:	e003      	b.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ac1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ac22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ac2e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ac32:	2300      	movs	r3, #0
 800ac34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ac38:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	d053      	beq.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ac42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ac4c:	d033      	beq.n	800acb6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800ac4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ac52:	d82c      	bhi.n	800acae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ac58:	d02f      	beq.n	800acba <HAL_RCCEx_PeriphCLKConfig+0x502>
 800ac5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ac5e:	d826      	bhi.n	800acae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac60:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ac64:	d02b      	beq.n	800acbe <HAL_RCCEx_PeriphCLKConfig+0x506>
 800ac66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ac6a:	d820      	bhi.n	800acae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac70:	d012      	beq.n	800ac98 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800ac72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac76:	d81a      	bhi.n	800acae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d022      	beq.n	800acc2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800ac7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac80:	d115      	bne.n	800acae <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ac82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac86:	3308      	adds	r3, #8
 800ac88:	2101      	movs	r1, #1
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f002 f816 	bl	800ccbc <RCCEx_PLL2_Config>
 800ac90:	4603      	mov	r3, r0
 800ac92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ac96:	e015      	b.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac9c:	3328      	adds	r3, #40	@ 0x28
 800ac9e:	2101      	movs	r1, #1
 800aca0:	4618      	mov	r0, r3
 800aca2:	f002 f8bd 	bl	800ce20 <RCCEx_PLL3_Config>
 800aca6:	4603      	mov	r3, r0
 800aca8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800acac:	e00a      	b.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acae:	2301      	movs	r3, #1
 800acb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800acb4:	e006      	b.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acb6:	bf00      	nop
 800acb8:	e004      	b.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acba:	bf00      	nop
 800acbc:	e002      	b.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acbe:	bf00      	nop
 800acc0:	e000      	b.n	800acc4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800acc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d10a      	bne.n	800ace2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800accc:	4b38      	ldr	r3, [pc, #224]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800acce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acd0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800acd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800acda:	4a35      	ldr	r2, [pc, #212]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800acdc:	430b      	orrs	r3, r1
 800acde:	6513      	str	r3, [r2, #80]	@ 0x50
 800ace0:	e003      	b.n	800acea <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ace2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ace6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800acea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800acf6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800acfa:	2300      	movs	r3, #0
 800acfc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ad00:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ad04:	460b      	mov	r3, r1
 800ad06:	4313      	orrs	r3, r2
 800ad08:	d058      	beq.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ad0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ad12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad16:	d033      	beq.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800ad18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad1c:	d82c      	bhi.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad22:	d02f      	beq.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800ad24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad28:	d826      	bhi.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ad2e:	d02b      	beq.n	800ad88 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800ad30:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ad34:	d820      	bhi.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad3a:	d012      	beq.n	800ad62 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800ad3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad40:	d81a      	bhi.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d022      	beq.n	800ad8c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ad46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad4a:	d115      	bne.n	800ad78 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad50:	3308      	adds	r3, #8
 800ad52:	2101      	movs	r1, #1
 800ad54:	4618      	mov	r0, r3
 800ad56:	f001 ffb1 	bl	800ccbc <RCCEx_PLL2_Config>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ad60:	e015      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad66:	3328      	adds	r3, #40	@ 0x28
 800ad68:	2101      	movs	r1, #1
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f002 f858 	bl	800ce20 <RCCEx_PLL3_Config>
 800ad70:	4603      	mov	r3, r0
 800ad72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ad76:	e00a      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ad7e:	e006      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ad80:	bf00      	nop
 800ad82:	e004      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ad84:	bf00      	nop
 800ad86:	e002      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ad88:	bf00      	nop
 800ad8a:	e000      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ad8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d10e      	bne.n	800adb4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ad96:	4b06      	ldr	r3, [pc, #24]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad9a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ad9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ada2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ada6:	4a02      	ldr	r2, [pc, #8]	@ (800adb0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ada8:	430b      	orrs	r3, r1
 800adaa:	6593      	str	r3, [r2, #88]	@ 0x58
 800adac:	e006      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x604>
 800adae:	bf00      	nop
 800adb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800adb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800adbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800adc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800adcc:	2300      	movs	r3, #0
 800adce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800add2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800add6:	460b      	mov	r3, r1
 800add8:	4313      	orrs	r3, r2
 800adda:	d037      	beq.n	800ae4c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800addc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ade0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ade2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ade6:	d00e      	beq.n	800ae06 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800ade8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adec:	d816      	bhi.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d018      	beq.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800adf2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adf6:	d111      	bne.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adf8:	4bc4      	ldr	r3, [pc, #784]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800adfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adfc:	4ac3      	ldr	r2, [pc, #780]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800adfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ae04:	e00f      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae0a:	3308      	adds	r3, #8
 800ae0c:	2101      	movs	r1, #1
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f001 ff54 	bl	800ccbc <RCCEx_PLL2_Config>
 800ae14:	4603      	mov	r3, r0
 800ae16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ae1a:	e004      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ae22:	e000      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800ae24:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d10a      	bne.n	800ae44 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ae2e:	4bb7      	ldr	r3, [pc, #732]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae32:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ae36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae3c:	4ab3      	ldr	r2, [pc, #716]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae3e:	430b      	orrs	r3, r1
 800ae40:	6513      	str	r3, [r2, #80]	@ 0x50
 800ae42:	e003      	b.n	800ae4c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800ae4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae54:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ae58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ae62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800ae66:	460b      	mov	r3, r1
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	d039      	beq.n	800aee0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ae6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae72:	2b03      	cmp	r3, #3
 800ae74:	d81c      	bhi.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800ae76:	a201      	add	r2, pc, #4	@ (adr r2, 800ae7c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800ae78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae7c:	0800aeb9 	.word	0x0800aeb9
 800ae80:	0800ae8d 	.word	0x0800ae8d
 800ae84:	0800ae9b 	.word	0x0800ae9b
 800ae88:	0800aeb9 	.word	0x0800aeb9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae8c:	4b9f      	ldr	r3, [pc, #636]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae90:	4a9e      	ldr	r2, [pc, #632]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ae98:	e00f      	b.n	800aeba <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ae9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae9e:	3308      	adds	r3, #8
 800aea0:	2102      	movs	r1, #2
 800aea2:	4618      	mov	r0, r3
 800aea4:	f001 ff0a 	bl	800ccbc <RCCEx_PLL2_Config>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aeae:	e004      	b.n	800aeba <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aeb6:	e000      	b.n	800aeba <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800aeb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aeba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d10a      	bne.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800aec2:	4b92      	ldr	r3, [pc, #584]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aec6:	f023 0103 	bic.w	r1, r3, #3
 800aeca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aed0:	4a8e      	ldr	r2, [pc, #568]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aed2:	430b      	orrs	r3, r1
 800aed4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aed6:	e003      	b.n	800aee0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aed8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aedc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800aeec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aef0:	2300      	movs	r3, #0
 800aef2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aef6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aefa:	460b      	mov	r3, r1
 800aefc:	4313      	orrs	r3, r2
 800aefe:	f000 8099 	beq.w	800b034 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800af02:	4b83      	ldr	r3, [pc, #524]	@ (800b110 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	4a82      	ldr	r2, [pc, #520]	@ (800b110 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800af0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800af0e:	f7f9 ff27 	bl	8004d60 <HAL_GetTick>
 800af12:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af16:	e00b      	b.n	800af30 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800af18:	f7f9 ff22 	bl	8004d60 <HAL_GetTick>
 800af1c:	4602      	mov	r2, r0
 800af1e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800af22:	1ad3      	subs	r3, r2, r3
 800af24:	2b64      	cmp	r3, #100	@ 0x64
 800af26:	d903      	bls.n	800af30 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800af28:	2303      	movs	r3, #3
 800af2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800af2e:	e005      	b.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800af30:	4b77      	ldr	r3, [pc, #476]	@ (800b110 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d0ed      	beq.n	800af18 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800af3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af40:	2b00      	cmp	r3, #0
 800af42:	d173      	bne.n	800b02c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800af44:	4b71      	ldr	r3, [pc, #452]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800af48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800af50:	4053      	eors	r3, r2
 800af52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af56:	2b00      	cmp	r3, #0
 800af58:	d015      	beq.n	800af86 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800af5a:	4b6c      	ldr	r3, [pc, #432]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af62:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800af66:	4b69      	ldr	r3, [pc, #420]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af6a:	4a68      	ldr	r2, [pc, #416]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800af70:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800af72:	4b66      	ldr	r3, [pc, #408]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af76:	4a65      	ldr	r2, [pc, #404]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af7c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800af7e:	4a63      	ldr	r2, [pc, #396]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800af84:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800af86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800af8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af92:	d118      	bne.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af94:	f7f9 fee4 	bl	8004d60 <HAL_GetTick>
 800af98:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800af9c:	e00d      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af9e:	f7f9 fedf 	bl	8004d60 <HAL_GetTick>
 800afa2:	4602      	mov	r2, r0
 800afa4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800afa8:	1ad2      	subs	r2, r2, r3
 800afaa:	f241 3388 	movw	r3, #5000	@ 0x1388
 800afae:	429a      	cmp	r2, r3
 800afb0:	d903      	bls.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800afb2:	2303      	movs	r3, #3
 800afb4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800afb8:	e005      	b.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800afba:	4b54      	ldr	r3, [pc, #336]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800afbe:	f003 0302 	and.w	r3, r3, #2
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d0eb      	beq.n	800af9e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800afc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d129      	bne.n	800b022 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800afce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afd2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800afd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800afda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800afde:	d10e      	bne.n	800affe <HAL_RCCEx_PeriphCLKConfig+0x846>
 800afe0:	4b4a      	ldr	r3, [pc, #296]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800afe2:	691b      	ldr	r3, [r3, #16]
 800afe4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800afe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aff0:	091a      	lsrs	r2, r3, #4
 800aff2:	4b48      	ldr	r3, [pc, #288]	@ (800b114 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800aff4:	4013      	ands	r3, r2
 800aff6:	4a45      	ldr	r2, [pc, #276]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aff8:	430b      	orrs	r3, r1
 800affa:	6113      	str	r3, [r2, #16]
 800affc:	e005      	b.n	800b00a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800affe:	4b43      	ldr	r3, [pc, #268]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b000:	691b      	ldr	r3, [r3, #16]
 800b002:	4a42      	ldr	r2, [pc, #264]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b004:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b008:	6113      	str	r3, [r2, #16]
 800b00a:	4b40      	ldr	r3, [pc, #256]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b00c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800b00e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b012:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b01a:	4a3c      	ldr	r2, [pc, #240]	@ (800b10c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b01c:	430b      	orrs	r3, r1
 800b01e:	6713      	str	r3, [r2, #112]	@ 0x70
 800b020:	e008      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b022:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b026:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800b02a:	e003      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b02c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b030:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03c:	f002 0301 	and.w	r3, r2, #1
 800b040:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b044:	2300      	movs	r3, #0
 800b046:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800b04a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800b04e:	460b      	mov	r3, r1
 800b050:	4313      	orrs	r3, r2
 800b052:	f000 808f 	beq.w	800b174 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b056:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b05a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b05c:	2b28      	cmp	r3, #40	@ 0x28
 800b05e:	d871      	bhi.n	800b144 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800b060:	a201      	add	r2, pc, #4	@ (adr r2, 800b068 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800b062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b066:	bf00      	nop
 800b068:	0800b14d 	.word	0x0800b14d
 800b06c:	0800b145 	.word	0x0800b145
 800b070:	0800b145 	.word	0x0800b145
 800b074:	0800b145 	.word	0x0800b145
 800b078:	0800b145 	.word	0x0800b145
 800b07c:	0800b145 	.word	0x0800b145
 800b080:	0800b145 	.word	0x0800b145
 800b084:	0800b145 	.word	0x0800b145
 800b088:	0800b119 	.word	0x0800b119
 800b08c:	0800b145 	.word	0x0800b145
 800b090:	0800b145 	.word	0x0800b145
 800b094:	0800b145 	.word	0x0800b145
 800b098:	0800b145 	.word	0x0800b145
 800b09c:	0800b145 	.word	0x0800b145
 800b0a0:	0800b145 	.word	0x0800b145
 800b0a4:	0800b145 	.word	0x0800b145
 800b0a8:	0800b12f 	.word	0x0800b12f
 800b0ac:	0800b145 	.word	0x0800b145
 800b0b0:	0800b145 	.word	0x0800b145
 800b0b4:	0800b145 	.word	0x0800b145
 800b0b8:	0800b145 	.word	0x0800b145
 800b0bc:	0800b145 	.word	0x0800b145
 800b0c0:	0800b145 	.word	0x0800b145
 800b0c4:	0800b145 	.word	0x0800b145
 800b0c8:	0800b14d 	.word	0x0800b14d
 800b0cc:	0800b145 	.word	0x0800b145
 800b0d0:	0800b145 	.word	0x0800b145
 800b0d4:	0800b145 	.word	0x0800b145
 800b0d8:	0800b145 	.word	0x0800b145
 800b0dc:	0800b145 	.word	0x0800b145
 800b0e0:	0800b145 	.word	0x0800b145
 800b0e4:	0800b145 	.word	0x0800b145
 800b0e8:	0800b14d 	.word	0x0800b14d
 800b0ec:	0800b145 	.word	0x0800b145
 800b0f0:	0800b145 	.word	0x0800b145
 800b0f4:	0800b145 	.word	0x0800b145
 800b0f8:	0800b145 	.word	0x0800b145
 800b0fc:	0800b145 	.word	0x0800b145
 800b100:	0800b145 	.word	0x0800b145
 800b104:	0800b145 	.word	0x0800b145
 800b108:	0800b14d 	.word	0x0800b14d
 800b10c:	58024400 	.word	0x58024400
 800b110:	58024800 	.word	0x58024800
 800b114:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b11c:	3308      	adds	r3, #8
 800b11e:	2101      	movs	r1, #1
 800b120:	4618      	mov	r0, r3
 800b122:	f001 fdcb 	bl	800ccbc <RCCEx_PLL2_Config>
 800b126:	4603      	mov	r3, r0
 800b128:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b12c:	e00f      	b.n	800b14e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b12e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b132:	3328      	adds	r3, #40	@ 0x28
 800b134:	2101      	movs	r1, #1
 800b136:	4618      	mov	r0, r3
 800b138:	f001 fe72 	bl	800ce20 <RCCEx_PLL3_Config>
 800b13c:	4603      	mov	r3, r0
 800b13e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b142:	e004      	b.n	800b14e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b14a:	e000      	b.n	800b14e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800b14c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b14e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b152:	2b00      	cmp	r3, #0
 800b154:	d10a      	bne.n	800b16c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b156:	4bbf      	ldr	r3, [pc, #764]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b15a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800b15e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b162:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b164:	4abb      	ldr	r2, [pc, #748]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b166:	430b      	orrs	r3, r1
 800b168:	6553      	str	r3, [r2, #84]	@ 0x54
 800b16a:	e003      	b.n	800b174 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b16c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b170:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b174:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17c:	f002 0302 	and.w	r3, r2, #2
 800b180:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b184:	2300      	movs	r3, #0
 800b186:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b18a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800b18e:	460b      	mov	r3, r1
 800b190:	4313      	orrs	r3, r2
 800b192:	d041      	beq.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b198:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b19a:	2b05      	cmp	r3, #5
 800b19c:	d824      	bhi.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800b19e:	a201      	add	r2, pc, #4	@ (adr r2, 800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800b1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1a4:	0800b1f1 	.word	0x0800b1f1
 800b1a8:	0800b1bd 	.word	0x0800b1bd
 800b1ac:	0800b1d3 	.word	0x0800b1d3
 800b1b0:	0800b1f1 	.word	0x0800b1f1
 800b1b4:	0800b1f1 	.word	0x0800b1f1
 800b1b8:	0800b1f1 	.word	0x0800b1f1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b1bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1c0:	3308      	adds	r3, #8
 800b1c2:	2101      	movs	r1, #1
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f001 fd79 	bl	800ccbc <RCCEx_PLL2_Config>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b1d0:	e00f      	b.n	800b1f2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b1d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1d6:	3328      	adds	r3, #40	@ 0x28
 800b1d8:	2101      	movs	r1, #1
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f001 fe20 	bl	800ce20 <RCCEx_PLL3_Config>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b1e6:	e004      	b.n	800b1f2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b1ee:	e000      	b.n	800b1f2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800b1f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d10a      	bne.n	800b210 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b1fa:	4b96      	ldr	r3, [pc, #600]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b1fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1fe:	f023 0107 	bic.w	r1, r3, #7
 800b202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b206:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b208:	4a92      	ldr	r2, [pc, #584]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b20a:	430b      	orrs	r3, r1
 800b20c:	6553      	str	r3, [r2, #84]	@ 0x54
 800b20e:	e003      	b.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b210:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b214:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b220:	f002 0304 	and.w	r3, r2, #4
 800b224:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b228:	2300      	movs	r3, #0
 800b22a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b22e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b232:	460b      	mov	r3, r1
 800b234:	4313      	orrs	r3, r2
 800b236:	d044      	beq.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b23c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b240:	2b05      	cmp	r3, #5
 800b242:	d825      	bhi.n	800b290 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800b244:	a201      	add	r2, pc, #4	@ (adr r2, 800b24c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800b246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b24a:	bf00      	nop
 800b24c:	0800b299 	.word	0x0800b299
 800b250:	0800b265 	.word	0x0800b265
 800b254:	0800b27b 	.word	0x0800b27b
 800b258:	0800b299 	.word	0x0800b299
 800b25c:	0800b299 	.word	0x0800b299
 800b260:	0800b299 	.word	0x0800b299
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b268:	3308      	adds	r3, #8
 800b26a:	2101      	movs	r1, #1
 800b26c:	4618      	mov	r0, r3
 800b26e:	f001 fd25 	bl	800ccbc <RCCEx_PLL2_Config>
 800b272:	4603      	mov	r3, r0
 800b274:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b278:	e00f      	b.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b27a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b27e:	3328      	adds	r3, #40	@ 0x28
 800b280:	2101      	movs	r1, #1
 800b282:	4618      	mov	r0, r3
 800b284:	f001 fdcc 	bl	800ce20 <RCCEx_PLL3_Config>
 800b288:	4603      	mov	r3, r0
 800b28a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b28e:	e004      	b.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b290:	2301      	movs	r3, #1
 800b292:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b296:	e000      	b.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800b298:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b29a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d10b      	bne.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b2a2:	4b6c      	ldr	r3, [pc, #432]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2a6:	f023 0107 	bic.w	r1, r3, #7
 800b2aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2b2:	4a68      	ldr	r2, [pc, #416]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2b4:	430b      	orrs	r3, r1
 800b2b6:	6593      	str	r3, [r2, #88]	@ 0x58
 800b2b8:	e003      	b.n	800b2c2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2be:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b2c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ca:	f002 0320 	and.w	r3, r2, #32
 800b2ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b2d8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b2dc:	460b      	mov	r3, r1
 800b2de:	4313      	orrs	r3, r2
 800b2e0:	d055      	beq.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b2e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b2ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b2ee:	d033      	beq.n	800b358 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800b2f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b2f4:	d82c      	bhi.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b2f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2fa:	d02f      	beq.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800b2fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b300:	d826      	bhi.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b302:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b306:	d02b      	beq.n	800b360 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800b308:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b30c:	d820      	bhi.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b30e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b312:	d012      	beq.n	800b33a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800b314:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b318:	d81a      	bhi.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d022      	beq.n	800b364 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800b31e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b322:	d115      	bne.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b328:	3308      	adds	r3, #8
 800b32a:	2100      	movs	r1, #0
 800b32c:	4618      	mov	r0, r3
 800b32e:	f001 fcc5 	bl	800ccbc <RCCEx_PLL2_Config>
 800b332:	4603      	mov	r3, r0
 800b334:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b338:	e015      	b.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b33a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b33e:	3328      	adds	r3, #40	@ 0x28
 800b340:	2102      	movs	r1, #2
 800b342:	4618      	mov	r0, r3
 800b344:	f001 fd6c 	bl	800ce20 <RCCEx_PLL3_Config>
 800b348:	4603      	mov	r3, r0
 800b34a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b34e:	e00a      	b.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b350:	2301      	movs	r3, #1
 800b352:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b356:	e006      	b.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b358:	bf00      	nop
 800b35a:	e004      	b.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b35c:	bf00      	nop
 800b35e:	e002      	b.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b360:	bf00      	nop
 800b362:	e000      	b.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b364:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b366:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d10b      	bne.n	800b386 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b36e:	4b39      	ldr	r3, [pc, #228]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b372:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b376:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b37a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b37e:	4a35      	ldr	r2, [pc, #212]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b380:	430b      	orrs	r3, r1
 800b382:	6553      	str	r3, [r2, #84]	@ 0x54
 800b384:	e003      	b.n	800b38e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b386:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b38a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b38e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b396:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800b39a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b39e:	2300      	movs	r3, #0
 800b3a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b3a4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	d058      	beq.n	800b460 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b3ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b3b6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b3ba:	d033      	beq.n	800b424 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800b3bc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b3c0:	d82c      	bhi.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b3c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3c6:	d02f      	beq.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800b3c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3cc:	d826      	bhi.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b3ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b3d2:	d02b      	beq.n	800b42c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800b3d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b3d8:	d820      	bhi.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b3da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3de:	d012      	beq.n	800b406 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800b3e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b3e4:	d81a      	bhi.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d022      	beq.n	800b430 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800b3ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3ee:	d115      	bne.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3f4:	3308      	adds	r3, #8
 800b3f6:	2100      	movs	r1, #0
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f001 fc5f 	bl	800ccbc <RCCEx_PLL2_Config>
 800b3fe:	4603      	mov	r3, r0
 800b400:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b404:	e015      	b.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b40a:	3328      	adds	r3, #40	@ 0x28
 800b40c:	2102      	movs	r1, #2
 800b40e:	4618      	mov	r0, r3
 800b410:	f001 fd06 	bl	800ce20 <RCCEx_PLL3_Config>
 800b414:	4603      	mov	r3, r0
 800b416:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b41a:	e00a      	b.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b41c:	2301      	movs	r3, #1
 800b41e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b422:	e006      	b.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b424:	bf00      	nop
 800b426:	e004      	b.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b428:	bf00      	nop
 800b42a:	e002      	b.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b42c:	bf00      	nop
 800b42e:	e000      	b.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b430:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b432:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b436:	2b00      	cmp	r3, #0
 800b438:	d10e      	bne.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b43a:	4b06      	ldr	r3, [pc, #24]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b43c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b43e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800b442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b446:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b44a:	4a02      	ldr	r2, [pc, #8]	@ (800b454 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b44c:	430b      	orrs	r3, r1
 800b44e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b450:	e006      	b.n	800b460 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800b452:	bf00      	nop
 800b454:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b458:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b45c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b468:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800b46c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b470:	2300      	movs	r3, #0
 800b472:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b476:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800b47a:	460b      	mov	r3, r1
 800b47c:	4313      	orrs	r3, r2
 800b47e:	d055      	beq.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b484:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b488:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b48c:	d033      	beq.n	800b4f6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800b48e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b492:	d82c      	bhi.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b494:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b498:	d02f      	beq.n	800b4fa <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800b49a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b49e:	d826      	bhi.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4a0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b4a4:	d02b      	beq.n	800b4fe <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b4a6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b4aa:	d820      	bhi.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b4b0:	d012      	beq.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b4b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b4b6:	d81a      	bhi.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d022      	beq.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b4bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4c0:	d115      	bne.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4c6:	3308      	adds	r3, #8
 800b4c8:	2100      	movs	r1, #0
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f001 fbf6 	bl	800ccbc <RCCEx_PLL2_Config>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b4d6:	e015      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b4d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4dc:	3328      	adds	r3, #40	@ 0x28
 800b4de:	2102      	movs	r1, #2
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f001 fc9d 	bl	800ce20 <RCCEx_PLL3_Config>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b4ec:	e00a      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b4f4:	e006      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b4f6:	bf00      	nop
 800b4f8:	e004      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b4fa:	bf00      	nop
 800b4fc:	e002      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b4fe:	bf00      	nop
 800b500:	e000      	b.n	800b504 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b502:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b504:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d10b      	bne.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b50c:	4ba0      	ldr	r3, [pc, #640]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b50e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b510:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b518:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b51c:	4a9c      	ldr	r2, [pc, #624]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b51e:	430b      	orrs	r3, r1
 800b520:	6593      	str	r3, [r2, #88]	@ 0x58
 800b522:	e003      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b524:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b528:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b52c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b534:	f002 0308 	and.w	r3, r2, #8
 800b538:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b53c:	2300      	movs	r3, #0
 800b53e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b542:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b546:	460b      	mov	r3, r1
 800b548:	4313      	orrs	r3, r2
 800b54a:	d01e      	beq.n	800b58a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b54c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b550:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b554:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b558:	d10c      	bne.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b55a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b55e:	3328      	adds	r3, #40	@ 0x28
 800b560:	2102      	movs	r1, #2
 800b562:	4618      	mov	r0, r3
 800b564:	f001 fc5c 	bl	800ce20 <RCCEx_PLL3_Config>
 800b568:	4603      	mov	r3, r0
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d002      	beq.n	800b574 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b56e:	2301      	movs	r3, #1
 800b570:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b574:	4b86      	ldr	r3, [pc, #536]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b578:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b57c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b584:	4a82      	ldr	r2, [pc, #520]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b586:	430b      	orrs	r3, r1
 800b588:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b58a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b592:	f002 0310 	and.w	r3, r2, #16
 800b596:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b59a:	2300      	movs	r3, #0
 800b59c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b5a0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	d01e      	beq.n	800b5e8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b5aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b5b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b5b6:	d10c      	bne.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b5b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5bc:	3328      	adds	r3, #40	@ 0x28
 800b5be:	2102      	movs	r1, #2
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f001 fc2d 	bl	800ce20 <RCCEx_PLL3_Config>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d002      	beq.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b5d2:	4b6f      	ldr	r3, [pc, #444]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5d6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b5da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b5e2:	4a6b      	ldr	r2, [pc, #428]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5e4:	430b      	orrs	r3, r1
 800b5e6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b5e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b5f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b5fa:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b5fe:	460b      	mov	r3, r1
 800b600:	4313      	orrs	r3, r2
 800b602:	d03e      	beq.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b604:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b608:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b60c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b610:	d022      	beq.n	800b658 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b612:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b616:	d81b      	bhi.n	800b650 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d003      	beq.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b61c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b620:	d00b      	beq.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b622:	e015      	b.n	800b650 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b628:	3308      	adds	r3, #8
 800b62a:	2100      	movs	r1, #0
 800b62c:	4618      	mov	r0, r3
 800b62e:	f001 fb45 	bl	800ccbc <RCCEx_PLL2_Config>
 800b632:	4603      	mov	r3, r0
 800b634:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b638:	e00f      	b.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b63a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b63e:	3328      	adds	r3, #40	@ 0x28
 800b640:	2102      	movs	r1, #2
 800b642:	4618      	mov	r0, r3
 800b644:	f001 fbec 	bl	800ce20 <RCCEx_PLL3_Config>
 800b648:	4603      	mov	r3, r0
 800b64a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b64e:	e004      	b.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b650:	2301      	movs	r3, #1
 800b652:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b656:	e000      	b.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b658:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b65a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d10b      	bne.n	800b67a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b662:	4b4b      	ldr	r3, [pc, #300]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b666:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b66a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b66e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b672:	4a47      	ldr	r2, [pc, #284]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b674:	430b      	orrs	r3, r1
 800b676:	6593      	str	r3, [r2, #88]	@ 0x58
 800b678:	e003      	b.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b67a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b67e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b68e:	673b      	str	r3, [r7, #112]	@ 0x70
 800b690:	2300      	movs	r3, #0
 800b692:	677b      	str	r3, [r7, #116]	@ 0x74
 800b694:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b698:	460b      	mov	r3, r1
 800b69a:	4313      	orrs	r3, r2
 800b69c:	d03b      	beq.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b69e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b6a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b6aa:	d01f      	beq.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b6ac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b6b0:	d818      	bhi.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b6b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b6b6:	d003      	beq.n	800b6c0 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b6b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b6bc:	d007      	beq.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b6be:	e011      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6c0:	4b33      	ldr	r3, [pc, #204]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c4:	4a32      	ldr	r2, [pc, #200]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b6cc:	e00f      	b.n	800b6ee <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6d2:	3328      	adds	r3, #40	@ 0x28
 800b6d4:	2101      	movs	r1, #1
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f001 fba2 	bl	800ce20 <RCCEx_PLL3_Config>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b6e2:	e004      	b.n	800b6ee <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b6ea:	e000      	b.n	800b6ee <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b6ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d10b      	bne.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b6f6:	4b26      	ldr	r3, [pc, #152]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b6fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b702:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b706:	4a22      	ldr	r2, [pc, #136]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b708:	430b      	orrs	r3, r1
 800b70a:	6553      	str	r3, [r2, #84]	@ 0x54
 800b70c:	e003      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b70e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b712:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b716:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b722:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b724:	2300      	movs	r3, #0
 800b726:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b728:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b72c:	460b      	mov	r3, r1
 800b72e:	4313      	orrs	r3, r2
 800b730:	d034      	beq.n	800b79c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b732:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d003      	beq.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b73c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b740:	d007      	beq.n	800b752 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b742:	e011      	b.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b744:	4b12      	ldr	r3, [pc, #72]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b748:	4a11      	ldr	r2, [pc, #68]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b74a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b74e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b750:	e00e      	b.n	800b770 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b752:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b756:	3308      	adds	r3, #8
 800b758:	2102      	movs	r1, #2
 800b75a:	4618      	mov	r0, r3
 800b75c:	f001 faae 	bl	800ccbc <RCCEx_PLL2_Config>
 800b760:	4603      	mov	r3, r0
 800b762:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b766:	e003      	b.n	800b770 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b768:	2301      	movs	r3, #1
 800b76a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b76e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b770:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b774:	2b00      	cmp	r3, #0
 800b776:	d10d      	bne.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b778:	4b05      	ldr	r3, [pc, #20]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b77a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b77c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b784:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b786:	4a02      	ldr	r2, [pc, #8]	@ (800b790 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b788:	430b      	orrs	r3, r1
 800b78a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b78c:	e006      	b.n	800b79c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b78e:	bf00      	nop
 800b790:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b794:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b798:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b79c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b7a8:	663b      	str	r3, [r7, #96]	@ 0x60
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	667b      	str	r3, [r7, #100]	@ 0x64
 800b7ae:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	d00c      	beq.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b7b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7bc:	3328      	adds	r3, #40	@ 0x28
 800b7be:	2102      	movs	r1, #2
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f001 fb2d 	bl	800ce20 <RCCEx_PLL3_Config>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d002      	beq.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b7d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7da:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b7de:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b7e4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b7e8:	460b      	mov	r3, r1
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	d036      	beq.n	800b85c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b7ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b7f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b7f8:	d018      	beq.n	800b82c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b7fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b7fe:	d811      	bhi.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b800:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b804:	d014      	beq.n	800b830 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b806:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b80a:	d80b      	bhi.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d011      	beq.n	800b834 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b810:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b814:	d106      	bne.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b816:	4bb7      	ldr	r3, [pc, #732]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b81a:	4ab6      	ldr	r2, [pc, #728]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b81c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b820:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b822:	e008      	b.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b824:	2301      	movs	r3, #1
 800b826:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b82a:	e004      	b.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b82c:	bf00      	nop
 800b82e:	e002      	b.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b830:	bf00      	nop
 800b832:	e000      	b.n	800b836 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b834:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b836:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d10a      	bne.n	800b854 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b83e:	4bad      	ldr	r3, [pc, #692]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b842:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b84a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b84c:	4aa9      	ldr	r2, [pc, #676]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b84e:	430b      	orrs	r3, r1
 800b850:	6553      	str	r3, [r2, #84]	@ 0x54
 800b852:	e003      	b.n	800b85c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b854:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b858:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b85c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b864:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b868:	653b      	str	r3, [r7, #80]	@ 0x50
 800b86a:	2300      	movs	r3, #0
 800b86c:	657b      	str	r3, [r7, #84]	@ 0x54
 800b86e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b872:	460b      	mov	r3, r1
 800b874:	4313      	orrs	r3, r2
 800b876:	d009      	beq.n	800b88c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b878:	4b9e      	ldr	r3, [pc, #632]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b87a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b87c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b886:	4a9b      	ldr	r2, [pc, #620]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b888:	430b      	orrs	r3, r1
 800b88a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b88c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b894:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b898:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b89a:	2300      	movs	r3, #0
 800b89c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b89e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	d009      	beq.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b8a8:	4b92      	ldr	r3, [pc, #584]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8ac:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8b6:	4a8f      	ldr	r2, [pc, #572]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8b8:	430b      	orrs	r3, r1
 800b8ba:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b8bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b8c8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8ce:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	d00e      	beq.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b8d8:	4b86      	ldr	r3, [pc, #536]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8da:	691b      	ldr	r3, [r3, #16]
 800b8dc:	4a85      	ldr	r2, [pc, #532]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b8e2:	6113      	str	r3, [r2, #16]
 800b8e4:	4b83      	ldr	r3, [pc, #524]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8e6:	6919      	ldr	r1, [r3, #16]
 800b8e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b8f0:	4a80      	ldr	r2, [pc, #512]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8f2:	430b      	orrs	r3, r1
 800b8f4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b8f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8fe:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b902:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b904:	2300      	movs	r3, #0
 800b906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b908:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b90c:	460b      	mov	r3, r1
 800b90e:	4313      	orrs	r3, r2
 800b910:	d009      	beq.n	800b926 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b912:	4b78      	ldr	r3, [pc, #480]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b916:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b91a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b91e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b920:	4a74      	ldr	r2, [pc, #464]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b922:	430b      	orrs	r3, r1
 800b924:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b92e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b932:	633b      	str	r3, [r7, #48]	@ 0x30
 800b934:	2300      	movs	r3, #0
 800b936:	637b      	str	r3, [r7, #52]	@ 0x34
 800b938:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b93c:	460b      	mov	r3, r1
 800b93e:	4313      	orrs	r3, r2
 800b940:	d00a      	beq.n	800b958 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b942:	4b6c      	ldr	r3, [pc, #432]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b946:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b94a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b94e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b952:	4a68      	ldr	r2, [pc, #416]	@ (800baf4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b954:	430b      	orrs	r3, r1
 800b956:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b960:	2100      	movs	r1, #0
 800b962:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b964:	f003 0301 	and.w	r3, r3, #1
 800b968:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b96a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b96e:	460b      	mov	r3, r1
 800b970:	4313      	orrs	r3, r2
 800b972:	d011      	beq.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b978:	3308      	adds	r3, #8
 800b97a:	2100      	movs	r1, #0
 800b97c:	4618      	mov	r0, r3
 800b97e:	f001 f99d 	bl	800ccbc <RCCEx_PLL2_Config>
 800b982:	4603      	mov	r3, r0
 800b984:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b988:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d003      	beq.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b990:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b994:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b998:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	6239      	str	r1, [r7, #32]
 800b9a4:	f003 0302 	and.w	r3, r3, #2
 800b9a8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b9aa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	d011      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9b8:	3308      	adds	r3, #8
 800b9ba:	2101      	movs	r1, #1
 800b9bc:	4618      	mov	r0, r3
 800b9be:	f001 f97d 	bl	800ccbc <RCCEx_PLL2_Config>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b9c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d003      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b9d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e0:	2100      	movs	r1, #0
 800b9e2:	61b9      	str	r1, [r7, #24]
 800b9e4:	f003 0304 	and.w	r3, r3, #4
 800b9e8:	61fb      	str	r3, [r7, #28]
 800b9ea:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	d011      	beq.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b9f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9f8:	3308      	adds	r3, #8
 800b9fa:	2102      	movs	r1, #2
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f001 f95d 	bl	800ccbc <RCCEx_PLL2_Config>
 800ba02:	4603      	mov	r3, r0
 800ba04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800ba08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d003      	beq.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ba18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba20:	2100      	movs	r1, #0
 800ba22:	6139      	str	r1, [r7, #16]
 800ba24:	f003 0308 	and.w	r3, r3, #8
 800ba28:	617b      	str	r3, [r7, #20]
 800ba2a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ba2e:	460b      	mov	r3, r1
 800ba30:	4313      	orrs	r3, r2
 800ba32:	d011      	beq.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba38:	3328      	adds	r3, #40	@ 0x28
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f001 f9ef 	bl	800ce20 <RCCEx_PLL3_Config>
 800ba42:	4603      	mov	r3, r0
 800ba44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800ba48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d003      	beq.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ba58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	2100      	movs	r1, #0
 800ba62:	60b9      	str	r1, [r7, #8]
 800ba64:	f003 0310 	and.w	r3, r3, #16
 800ba68:	60fb      	str	r3, [r7, #12]
 800ba6a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800ba6e:	460b      	mov	r3, r1
 800ba70:	4313      	orrs	r3, r2
 800ba72:	d011      	beq.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ba74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba78:	3328      	adds	r3, #40	@ 0x28
 800ba7a:	2101      	movs	r1, #1
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f001 f9cf 	bl	800ce20 <RCCEx_PLL3_Config>
 800ba82:	4603      	mov	r3, r0
 800ba84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800ba88:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d003      	beq.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ba98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa0:	2100      	movs	r1, #0
 800baa2:	6039      	str	r1, [r7, #0]
 800baa4:	f003 0320 	and.w	r3, r3, #32
 800baa8:	607b      	str	r3, [r7, #4]
 800baaa:	e9d7 1200 	ldrd	r1, r2, [r7]
 800baae:	460b      	mov	r3, r1
 800bab0:	4313      	orrs	r3, r2
 800bab2:	d011      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bab8:	3328      	adds	r3, #40	@ 0x28
 800baba:	2102      	movs	r1, #2
 800babc:	4618      	mov	r0, r3
 800babe:	f001 f9af 	bl	800ce20 <RCCEx_PLL3_Config>
 800bac2:	4603      	mov	r3, r0
 800bac4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800bac8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d003      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bad0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bad4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800bad8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800badc:	2b00      	cmp	r3, #0
 800bade:	d101      	bne.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800bae0:	2300      	movs	r3, #0
 800bae2:	e000      	b.n	800bae6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800bae4:	2301      	movs	r3, #1
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800baec:	46bd      	mov	sp, r7
 800baee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800baf2:	bf00      	nop
 800baf4:	58024400 	.word	0x58024400

0800baf8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b090      	sub	sp, #64	@ 0x40
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bb02:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb06:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800bb0a:	430b      	orrs	r3, r1
 800bb0c:	f040 8094 	bne.w	800bc38 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bb10:	4b9b      	ldr	r3, [pc, #620]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb14:	f003 0307 	and.w	r3, r3, #7
 800bb18:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bb1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb1c:	2b04      	cmp	r3, #4
 800bb1e:	f200 8087 	bhi.w	800bc30 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bb22:	a201      	add	r2, pc, #4	@ (adr r2, 800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bb24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb28:	0800bb3d 	.word	0x0800bb3d
 800bb2c:	0800bb65 	.word	0x0800bb65
 800bb30:	0800bb8d 	.word	0x0800bb8d
 800bb34:	0800bc29 	.word	0x0800bc29
 800bb38:	0800bbb5 	.word	0x0800bbb5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bb3c:	4b90      	ldr	r3, [pc, #576]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bb44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bb48:	d108      	bne.n	800bb5c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bb4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f000 ff62 	bl	800ca18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bb54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb58:	f000 bc93 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb60:	f000 bc8f 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bb64:	4b86      	ldr	r3, [pc, #536]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bb70:	d108      	bne.n	800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb72:	f107 0318 	add.w	r3, r7, #24
 800bb76:	4618      	mov	r0, r3
 800bb78:	f000 fca6 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bb7c:	69bb      	ldr	r3, [r7, #24]
 800bb7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb80:	f000 bc7f 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb84:	2300      	movs	r3, #0
 800bb86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb88:	f000 bc7b 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bb8c:	4b7c      	ldr	r3, [pc, #496]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb98:	d108      	bne.n	800bbac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb9a:	f107 030c 	add.w	r3, r7, #12
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f000 fde6 	bl	800c770 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bba8:	f000 bc6b 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bbac:	2300      	movs	r3, #0
 800bbae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbb0:	f000 bc67 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bbb4:	4b72      	ldr	r3, [pc, #456]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bbb8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bbbc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bbbe:	4b70      	ldr	r3, [pc, #448]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f003 0304 	and.w	r3, r3, #4
 800bbc6:	2b04      	cmp	r3, #4
 800bbc8:	d10c      	bne.n	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800bbca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d109      	bne.n	800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bbd0:	4b6b      	ldr	r3, [pc, #428]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	08db      	lsrs	r3, r3, #3
 800bbd6:	f003 0303 	and.w	r3, r3, #3
 800bbda:	4a6a      	ldr	r2, [pc, #424]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bbdc:	fa22 f303 	lsr.w	r3, r2, r3
 800bbe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbe2:	e01f      	b.n	800bc24 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bbe4:	4b66      	ldr	r3, [pc, #408]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bbec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bbf0:	d106      	bne.n	800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800bbf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbf4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bbf8:	d102      	bne.n	800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bbfa:	4b63      	ldr	r3, [pc, #396]	@ (800bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bbfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bbfe:	e011      	b.n	800bc24 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bc00:	4b5f      	ldr	r3, [pc, #380]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc0c:	d106      	bne.n	800bc1c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bc0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc14:	d102      	bne.n	800bc1c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bc16:	4b5d      	ldr	r3, [pc, #372]	@ (800bd8c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc1a:	e003      	b.n	800bc24 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bc20:	f000 bc2f 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bc24:	f000 bc2d 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bc28:	4b59      	ldr	r3, [pc, #356]	@ (800bd90 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc2c:	f000 bc29 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bc30:	2300      	movs	r3, #0
 800bc32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc34:	f000 bc25 	b.w	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bc38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc3c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800bc40:	430b      	orrs	r3, r1
 800bc42:	f040 80a7 	bne.w	800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bc46:	4b4e      	ldr	r3, [pc, #312]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc4a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800bc4e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bc50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bc56:	d054      	beq.n	800bd02 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800bc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bc5e:	f200 808b 	bhi.w	800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc64:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bc68:	f000 8083 	beq.w	800bd72 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800bc6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bc72:	f200 8081 	bhi.w	800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bc7c:	d02f      	beq.n	800bcde <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bc7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bc84:	d878      	bhi.n	800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bc86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d004      	beq.n	800bc96 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bc92:	d012      	beq.n	800bcba <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800bc94:	e070      	b.n	800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bc96:	4b3a      	ldr	r3, [pc, #232]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bca2:	d107      	bne.n	800bcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f000 feb5 	bl	800ca18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcb2:	e3e6      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcb8:	e3e3      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bcba:	4b31      	ldr	r3, [pc, #196]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bcc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bcc6:	d107      	bne.n	800bcd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcc8:	f107 0318 	add.w	r3, r7, #24
 800bccc:	4618      	mov	r0, r3
 800bcce:	f000 fbfb 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bcd2:	69bb      	ldr	r3, [r7, #24]
 800bcd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcd6:	e3d4      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcdc:	e3d1      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bcde:	4b28      	ldr	r3, [pc, #160]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bce6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bcea:	d107      	bne.n	800bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcec:	f107 030c 	add.w	r3, r7, #12
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f000 fd3d 	bl	800c770 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcfa:	e3c2      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd00:	e3bf      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd02:	4b1f      	ldr	r3, [pc, #124]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bd0a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd0c:	4b1c      	ldr	r3, [pc, #112]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f003 0304 	and.w	r3, r3, #4
 800bd14:	2b04      	cmp	r3, #4
 800bd16:	d10c      	bne.n	800bd32 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800bd18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d109      	bne.n	800bd32 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd1e:	4b18      	ldr	r3, [pc, #96]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	08db      	lsrs	r3, r3, #3
 800bd24:	f003 0303 	and.w	r3, r3, #3
 800bd28:	4a16      	ldr	r2, [pc, #88]	@ (800bd84 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bd2a:	fa22 f303 	lsr.w	r3, r2, r3
 800bd2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd30:	e01e      	b.n	800bd70 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd32:	4b13      	ldr	r3, [pc, #76]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd3e:	d106      	bne.n	800bd4e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800bd40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd46:	d102      	bne.n	800bd4e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd48:	4b0f      	ldr	r3, [pc, #60]	@ (800bd88 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bd4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd4c:	e010      	b.n	800bd70 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd4e:	4b0c      	ldr	r3, [pc, #48]	@ (800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd5a:	d106      	bne.n	800bd6a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800bd5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd62:	d102      	bne.n	800bd6a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd64:	4b09      	ldr	r3, [pc, #36]	@ (800bd8c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd68:	e002      	b.n	800bd70 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bd6e:	e388      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bd70:	e387      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bd72:	4b07      	ldr	r3, [pc, #28]	@ (800bd90 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bd74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd76:	e384      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bd78:	2300      	movs	r3, #0
 800bd7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd7c:	e381      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bd7e:	bf00      	nop
 800bd80:	58024400 	.word	0x58024400
 800bd84:	03d09000 	.word	0x03d09000
 800bd88:	003d0900 	.word	0x003d0900
 800bd8c:	017d7840 	.word	0x017d7840
 800bd90:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bd94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd98:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800bd9c:	430b      	orrs	r3, r1
 800bd9e:	f040 809c 	bne.w	800beda <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800bda2:	4b9e      	ldr	r3, [pc, #632]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bda4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bda6:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800bdaa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bdac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bdb2:	d054      	beq.n	800be5e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800bdb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bdba:	f200 808b 	bhi.w	800bed4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bdbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bdc4:	f000 8083 	beq.w	800bece <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800bdc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bdce:	f200 8081 	bhi.w	800bed4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bdd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bdd8:	d02f      	beq.n	800be3a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800bdda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bddc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bde0:	d878      	bhi.n	800bed4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bde2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d004      	beq.n	800bdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800bde8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bdee:	d012      	beq.n	800be16 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800bdf0:	e070      	b.n	800bed4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bdf2:	4b8a      	ldr	r3, [pc, #552]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bdfe:	d107      	bne.n	800be10 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be04:	4618      	mov	r0, r3
 800be06:	f000 fe07 	bl	800ca18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800be0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be0e:	e338      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be10:	2300      	movs	r3, #0
 800be12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be14:	e335      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be16:	4b81      	ldr	r3, [pc, #516]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be22:	d107      	bne.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be24:	f107 0318 	add.w	r3, r7, #24
 800be28:	4618      	mov	r0, r3
 800be2a:	f000 fb4d 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800be2e:	69bb      	ldr	r3, [r7, #24]
 800be30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be32:	e326      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be34:	2300      	movs	r3, #0
 800be36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be38:	e323      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be3a:	4b78      	ldr	r3, [pc, #480]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be46:	d107      	bne.n	800be58 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be48:	f107 030c 	add.w	r3, r7, #12
 800be4c:	4618      	mov	r0, r3
 800be4e:	f000 fc8f 	bl	800c770 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be56:	e314      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be58:	2300      	movs	r3, #0
 800be5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be5c:	e311      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be5e:	4b6f      	ldr	r3, [pc, #444]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800be66:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be68:	4b6c      	ldr	r3, [pc, #432]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f003 0304 	and.w	r3, r3, #4
 800be70:	2b04      	cmp	r3, #4
 800be72:	d10c      	bne.n	800be8e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800be74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be76:	2b00      	cmp	r3, #0
 800be78:	d109      	bne.n	800be8e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be7a:	4b68      	ldr	r3, [pc, #416]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	08db      	lsrs	r3, r3, #3
 800be80:	f003 0303 	and.w	r3, r3, #3
 800be84:	4a66      	ldr	r2, [pc, #408]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800be86:	fa22 f303 	lsr.w	r3, r2, r3
 800be8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be8c:	e01e      	b.n	800becc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800be8e:	4b63      	ldr	r3, [pc, #396]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be9a:	d106      	bne.n	800beaa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800be9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bea2:	d102      	bne.n	800beaa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bea4:	4b5f      	ldr	r3, [pc, #380]	@ (800c024 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bea8:	e010      	b.n	800becc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800beaa:	4b5c      	ldr	r3, [pc, #368]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800beb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800beb6:	d106      	bne.n	800bec6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800beb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800beba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bebe:	d102      	bne.n	800bec6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bec0:	4b59      	ldr	r3, [pc, #356]	@ (800c028 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bec4:	e002      	b.n	800becc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bec6:	2300      	movs	r3, #0
 800bec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800beca:	e2da      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800becc:	e2d9      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bece:	4b57      	ldr	r3, [pc, #348]	@ (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed2:	e2d6      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bed4:	2300      	movs	r3, #0
 800bed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed8:	e2d3      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800beda:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bede:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800bee2:	430b      	orrs	r3, r1
 800bee4:	f040 80a7 	bne.w	800c036 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800bee8:	4b4c      	ldr	r3, [pc, #304]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800beea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800beec:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800bef0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bef8:	d055      	beq.n	800bfa6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800befa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800befc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bf00:	f200 8096 	bhi.w	800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bf0a:	f000 8084 	beq.w	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800bf0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf10:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bf14:	f200 808c 	bhi.w	800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bf1e:	d030      	beq.n	800bf82 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800bf20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bf26:	f200 8083 	bhi.w	800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bf2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d004      	beq.n	800bf3a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800bf30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf36:	d012      	beq.n	800bf5e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800bf38:	e07a      	b.n	800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf3a:	4b38      	ldr	r3, [pc, #224]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf46:	d107      	bne.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f000 fd63 	bl	800ca18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf56:	e294      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf5c:	e291      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf5e:	4b2f      	ldr	r3, [pc, #188]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf6a:	d107      	bne.n	800bf7c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf6c:	f107 0318 	add.w	r3, r7, #24
 800bf70:	4618      	mov	r0, r3
 800bf72:	f000 faa9 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bf76:	69bb      	ldr	r3, [r7, #24]
 800bf78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf7a:	e282      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf80:	e27f      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bf82:	4b26      	ldr	r3, [pc, #152]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bf8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf8e:	d107      	bne.n	800bfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf90:	f107 030c 	add.w	r3, r7, #12
 800bf94:	4618      	mov	r0, r3
 800bf96:	f000 fbeb 	bl	800c770 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf9e:	e270      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfa4:	e26d      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bfa6:	4b1d      	ldr	r3, [pc, #116]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bfaa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bfae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bfb0:	4b1a      	ldr	r3, [pc, #104]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f003 0304 	and.w	r3, r3, #4
 800bfb8:	2b04      	cmp	r3, #4
 800bfba:	d10c      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bfbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d109      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfc2:	4b16      	ldr	r3, [pc, #88]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	08db      	lsrs	r3, r3, #3
 800bfc8:	f003 0303 	and.w	r3, r3, #3
 800bfcc:	4a14      	ldr	r2, [pc, #80]	@ (800c020 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bfce:	fa22 f303 	lsr.w	r3, r2, r3
 800bfd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bfd4:	e01e      	b.n	800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bfd6:	4b11      	ldr	r3, [pc, #68]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bfe2:	d106      	bne.n	800bff2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800bfe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfe6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bfea:	d102      	bne.n	800bff2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bfec:	4b0d      	ldr	r3, [pc, #52]	@ (800c024 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bfee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bff0:	e010      	b.n	800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bff2:	4b0a      	ldr	r3, [pc, #40]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bffa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bffe:	d106      	bne.n	800c00e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800c000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c002:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c006:	d102      	bne.n	800c00e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c008:	4b07      	ldr	r3, [pc, #28]	@ (800c028 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c00a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c00c:	e002      	b.n	800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c00e:	2300      	movs	r3, #0
 800c010:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c012:	e236      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c014:	e235      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c016:	4b05      	ldr	r3, [pc, #20]	@ (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c01a:	e232      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c01c:	58024400 	.word	0x58024400
 800c020:	03d09000 	.word	0x03d09000
 800c024:	003d0900 	.word	0x003d0900
 800c028:	017d7840 	.word	0x017d7840
 800c02c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800c030:	2300      	movs	r3, #0
 800c032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c034:	e225      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c036:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c03a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800c03e:	430b      	orrs	r3, r1
 800c040:	f040 8085 	bne.w	800c14e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c044:	4b9c      	ldr	r3, [pc, #624]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c048:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800c04c:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800c04e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c050:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c054:	d06b      	beq.n	800c12e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800c056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c058:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c05c:	d874      	bhi.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c05e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c060:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c064:	d056      	beq.n	800c114 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800c066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c068:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c06c:	d86c      	bhi.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c06e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c070:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c074:	d03b      	beq.n	800c0ee <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800c076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c078:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c07c:	d864      	bhi.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c07e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c080:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c084:	d021      	beq.n	800c0ca <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800c086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c088:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c08c:	d85c      	bhi.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c090:	2b00      	cmp	r3, #0
 800c092:	d004      	beq.n	800c09e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800c094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c096:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c09a:	d004      	beq.n	800c0a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800c09c:	e054      	b.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c09e:	f7fe fb1d 	bl	800a6dc <HAL_RCC_GetPCLK1Freq>
 800c0a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c0a4:	e1ed      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0a6:	4b84      	ldr	r3, [pc, #528]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c0ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0b2:	d107      	bne.n	800c0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0b4:	f107 0318 	add.w	r3, r7, #24
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f000 fa05 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c0be:	69fb      	ldr	r3, [r7, #28]
 800c0c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0c2:	e1de      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0c8:	e1db      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0ca:	4b7b      	ldr	r3, [pc, #492]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c0d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c0d6:	d107      	bne.n	800c0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0d8:	f107 030c 	add.w	r3, r7, #12
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f000 fb47 	bl	800c770 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c0e2:	693b      	ldr	r3, [r7, #16]
 800c0e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0e6:	e1cc      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0ec:	e1c9      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c0ee:	4b72      	ldr	r3, [pc, #456]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	f003 0304 	and.w	r3, r3, #4
 800c0f6:	2b04      	cmp	r3, #4
 800c0f8:	d109      	bne.n	800c10e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0fa:	4b6f      	ldr	r3, [pc, #444]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	08db      	lsrs	r3, r3, #3
 800c100:	f003 0303 	and.w	r3, r3, #3
 800c104:	4a6d      	ldr	r2, [pc, #436]	@ (800c2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c106:	fa22 f303 	lsr.w	r3, r2, r3
 800c10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c10c:	e1b9      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c10e:	2300      	movs	r3, #0
 800c110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c112:	e1b6      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c114:	4b68      	ldr	r3, [pc, #416]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c11c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c120:	d102      	bne.n	800c128 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800c122:	4b67      	ldr	r3, [pc, #412]	@ (800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c126:	e1ac      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c128:	2300      	movs	r3, #0
 800c12a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c12c:	e1a9      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c12e:	4b62      	ldr	r3, [pc, #392]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c136:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c13a:	d102      	bne.n	800c142 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800c13c:	4b61      	ldr	r3, [pc, #388]	@ (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c13e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c140:	e19f      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c142:	2300      	movs	r3, #0
 800c144:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c146:	e19c      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c148:	2300      	movs	r3, #0
 800c14a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c14c:	e199      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c14e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c152:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800c156:	430b      	orrs	r3, r1
 800c158:	d173      	bne.n	800c242 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c15a:	4b57      	ldr	r3, [pc, #348]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c15c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c15e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c162:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c166:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c16a:	d02f      	beq.n	800c1cc <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800c16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c16e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c172:	d863      	bhi.n	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800c174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c176:	2b00      	cmp	r3, #0
 800c178:	d004      	beq.n	800c184 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800c17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c17c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c180:	d012      	beq.n	800c1a8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800c182:	e05b      	b.n	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c184:	4b4c      	ldr	r3, [pc, #304]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c18c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c190:	d107      	bne.n	800c1a2 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c192:	f107 0318 	add.w	r3, r7, #24
 800c196:	4618      	mov	r0, r3
 800c198:	f000 f996 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c19c:	69bb      	ldr	r3, [r7, #24]
 800c19e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1a0:	e16f      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1a6:	e16c      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c1a8:	4b43      	ldr	r3, [pc, #268]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c1b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c1b4:	d107      	bne.n	800c1c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c1b6:	f107 030c 	add.w	r3, r7, #12
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f000 fad8 	bl	800c770 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1c4:	e15d      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1ca:	e15a      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c1cc:	4b3a      	ldr	r3, [pc, #232]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c1d4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c1d6:	4b38      	ldr	r3, [pc, #224]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f003 0304 	and.w	r3, r3, #4
 800c1de:	2b04      	cmp	r3, #4
 800c1e0:	d10c      	bne.n	800c1fc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800c1e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d109      	bne.n	800c1fc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1e8:	4b33      	ldr	r3, [pc, #204]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	08db      	lsrs	r3, r3, #3
 800c1ee:	f003 0303 	and.w	r3, r3, #3
 800c1f2:	4a32      	ldr	r2, [pc, #200]	@ (800c2bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c1f4:	fa22 f303 	lsr.w	r3, r2, r3
 800c1f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c1fa:	e01e      	b.n	800c23a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c1fc:	4b2e      	ldr	r3, [pc, #184]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c204:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c208:	d106      	bne.n	800c218 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800c20a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c20c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c210:	d102      	bne.n	800c218 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c212:	4b2b      	ldr	r3, [pc, #172]	@ (800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c214:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c216:	e010      	b.n	800c23a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c218:	4b27      	ldr	r3, [pc, #156]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c220:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c224:	d106      	bne.n	800c234 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800c226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c228:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c22c:	d102      	bne.n	800c234 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c22e:	4b25      	ldr	r3, [pc, #148]	@ (800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c230:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c232:	e002      	b.n	800c23a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c234:	2300      	movs	r3, #0
 800c236:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c238:	e123      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c23a:	e122      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c23c:	2300      	movs	r3, #0
 800c23e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c240:	e11f      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c242:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c246:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800c24a:	430b      	orrs	r3, r1
 800c24c:	d13c      	bne.n	800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c24e:	4b1a      	ldr	r3, [pc, #104]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c252:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c256:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d004      	beq.n	800c268 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800c25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c264:	d012      	beq.n	800c28c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800c266:	e023      	b.n	800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c268:	4b13      	ldr	r3, [pc, #76]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c270:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c274:	d107      	bne.n	800c286 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c276:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c27a:	4618      	mov	r0, r3
 800c27c:	f000 fbcc 	bl	800ca18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c284:	e0fd      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c286:	2300      	movs	r3, #0
 800c288:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c28a:	e0fa      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c28c:	4b0a      	ldr	r3, [pc, #40]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c294:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c298:	d107      	bne.n	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c29a:	f107 0318 	add.w	r3, r7, #24
 800c29e:	4618      	mov	r0, r3
 800c2a0:	f000 f912 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c2a4:	6a3b      	ldr	r3, [r7, #32]
 800c2a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2a8:	e0eb      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c2aa:	2300      	movs	r3, #0
 800c2ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2ae:	e0e8      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2b4:	e0e5      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c2b6:	bf00      	nop
 800c2b8:	58024400 	.word	0x58024400
 800c2bc:	03d09000 	.word	0x03d09000
 800c2c0:	003d0900 	.word	0x003d0900
 800c2c4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c2c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2cc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800c2d0:	430b      	orrs	r3, r1
 800c2d2:	f040 8085 	bne.w	800c3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c2d6:	4b6d      	ldr	r3, [pc, #436]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c2d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2da:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800c2de:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c2e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c2e6:	d06b      	beq.n	800c3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800c2e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c2ee:	d874      	bhi.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2f6:	d056      	beq.n	800c3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800c2f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c2fe:	d86c      	bhi.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c302:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c306:	d03b      	beq.n	800c380 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800c308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c30a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c30e:	d864      	bhi.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c312:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c316:	d021      	beq.n	800c35c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800c318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c31a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c31e:	d85c      	bhi.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c322:	2b00      	cmp	r3, #0
 800c324:	d004      	beq.n	800c330 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800c326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c328:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c32c:	d004      	beq.n	800c338 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800c32e:	e054      	b.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c330:	f000 f8b4 	bl	800c49c <HAL_RCCEx_GetD3PCLK1Freq>
 800c334:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c336:	e0a4      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c338:	4b54      	ldr	r3, [pc, #336]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c340:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c344:	d107      	bne.n	800c356 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c346:	f107 0318 	add.w	r3, r7, #24
 800c34a:	4618      	mov	r0, r3
 800c34c:	f000 f8bc 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c354:	e095      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c356:	2300      	movs	r3, #0
 800c358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c35a:	e092      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c35c:	4b4b      	ldr	r3, [pc, #300]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c364:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c368:	d107      	bne.n	800c37a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c36a:	f107 030c 	add.w	r3, r7, #12
 800c36e:	4618      	mov	r0, r3
 800c370:	f000 f9fe 	bl	800c770 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c374:	693b      	ldr	r3, [r7, #16]
 800c376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c378:	e083      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c37a:	2300      	movs	r3, #0
 800c37c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c37e:	e080      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c380:	4b42      	ldr	r3, [pc, #264]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f003 0304 	and.w	r3, r3, #4
 800c388:	2b04      	cmp	r3, #4
 800c38a:	d109      	bne.n	800c3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c38c:	4b3f      	ldr	r3, [pc, #252]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	08db      	lsrs	r3, r3, #3
 800c392:	f003 0303 	and.w	r3, r3, #3
 800c396:	4a3e      	ldr	r2, [pc, #248]	@ (800c490 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800c398:	fa22 f303 	lsr.w	r3, r2, r3
 800c39c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c39e:	e070      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3a4:	e06d      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c3a6:	4b39      	ldr	r3, [pc, #228]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c3ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3b2:	d102      	bne.n	800c3ba <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800c3b4:	4b37      	ldr	r3, [pc, #220]	@ (800c494 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800c3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3b8:	e063      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3be:	e060      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c3c0:	4b32      	ldr	r3, [pc, #200]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c3c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c3cc:	d102      	bne.n	800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800c3ce:	4b32      	ldr	r3, [pc, #200]	@ (800c498 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3d2:	e056      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3d8:	e053      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c3da:	2300      	movs	r3, #0
 800c3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3de:	e050      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c3e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3e4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800c3e8:	430b      	orrs	r3, r1
 800c3ea:	d148      	bne.n	800c47e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c3ec:	4b27      	ldr	r3, [pc, #156]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c3f4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c3f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c3fc:	d02a      	beq.n	800c454 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800c3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c404:	d838      	bhi.n	800c478 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800c406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d004      	beq.n	800c416 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800c40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c40e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c412:	d00d      	beq.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800c414:	e030      	b.n	800c478 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c416:	4b1d      	ldr	r3, [pc, #116]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c41e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c422:	d102      	bne.n	800c42a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800c424:	4b1c      	ldr	r3, [pc, #112]	@ (800c498 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c428:	e02b      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c42a:	2300      	movs	r3, #0
 800c42c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c42e:	e028      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c430:	4b16      	ldr	r3, [pc, #88]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c438:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c43c:	d107      	bne.n	800c44e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c43e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c442:	4618      	mov	r0, r3
 800c444:	f000 fae8 	bl	800ca18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c44a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c44c:	e019      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c44e:	2300      	movs	r3, #0
 800c450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c452:	e016      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c454:	4b0d      	ldr	r3, [pc, #52]	@ (800c48c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c45c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c460:	d107      	bne.n	800c472 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c462:	f107 0318 	add.w	r3, r7, #24
 800c466:	4618      	mov	r0, r3
 800c468:	f000 f82e 	bl	800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c46c:	69fb      	ldr	r3, [r7, #28]
 800c46e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c470:	e007      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c472:	2300      	movs	r3, #0
 800c474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c476:	e004      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c478:	2300      	movs	r3, #0
 800c47a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c47c:	e001      	b.n	800c482 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800c47e:	2300      	movs	r3, #0
 800c480:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800c482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c484:	4618      	mov	r0, r3
 800c486:	3740      	adds	r7, #64	@ 0x40
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}
 800c48c:	58024400 	.word	0x58024400
 800c490:	03d09000 	.word	0x03d09000
 800c494:	003d0900 	.word	0x003d0900
 800c498:	017d7840 	.word	0x017d7840

0800c49c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c4a0:	f7fe f8ec 	bl	800a67c <HAL_RCC_GetHCLKFreq>
 800c4a4:	4602      	mov	r2, r0
 800c4a6:	4b06      	ldr	r3, [pc, #24]	@ (800c4c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c4a8:	6a1b      	ldr	r3, [r3, #32]
 800c4aa:	091b      	lsrs	r3, r3, #4
 800c4ac:	f003 0307 	and.w	r3, r3, #7
 800c4b0:	4904      	ldr	r1, [pc, #16]	@ (800c4c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c4b2:	5ccb      	ldrb	r3, [r1, r3]
 800c4b4:	f003 031f 	and.w	r3, r3, #31
 800c4b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	bd80      	pop	{r7, pc}
 800c4c0:	58024400 	.word	0x58024400
 800c4c4:	08017f48 	.word	0x08017f48

0800c4c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b089      	sub	sp, #36	@ 0x24
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c4d0:	4ba1      	ldr	r3, [pc, #644]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4d4:	f003 0303 	and.w	r3, r3, #3
 800c4d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c4da:	4b9f      	ldr	r3, [pc, #636]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4de:	0b1b      	lsrs	r3, r3, #12
 800c4e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c4e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c4e6:	4b9c      	ldr	r3, [pc, #624]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4ea:	091b      	lsrs	r3, r3, #4
 800c4ec:	f003 0301 	and.w	r3, r3, #1
 800c4f0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c4f2:	4b99      	ldr	r3, [pc, #612]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4f6:	08db      	lsrs	r3, r3, #3
 800c4f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c4fc:	693a      	ldr	r2, [r7, #16]
 800c4fe:	fb02 f303 	mul.w	r3, r2, r3
 800c502:	ee07 3a90 	vmov	s15, r3
 800c506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c50a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c50e:	697b      	ldr	r3, [r7, #20]
 800c510:	2b00      	cmp	r3, #0
 800c512:	f000 8111 	beq.w	800c738 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c516:	69bb      	ldr	r3, [r7, #24]
 800c518:	2b02      	cmp	r3, #2
 800c51a:	f000 8083 	beq.w	800c624 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c51e:	69bb      	ldr	r3, [r7, #24]
 800c520:	2b02      	cmp	r3, #2
 800c522:	f200 80a1 	bhi.w	800c668 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c526:	69bb      	ldr	r3, [r7, #24]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d003      	beq.n	800c534 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c52c:	69bb      	ldr	r3, [r7, #24]
 800c52e:	2b01      	cmp	r3, #1
 800c530:	d056      	beq.n	800c5e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c532:	e099      	b.n	800c668 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c534:	4b88      	ldr	r3, [pc, #544]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	f003 0320 	and.w	r3, r3, #32
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d02d      	beq.n	800c59c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c540:	4b85      	ldr	r3, [pc, #532]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	08db      	lsrs	r3, r3, #3
 800c546:	f003 0303 	and.w	r3, r3, #3
 800c54a:	4a84      	ldr	r2, [pc, #528]	@ (800c75c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c54c:	fa22 f303 	lsr.w	r3, r2, r3
 800c550:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	ee07 3a90 	vmov	s15, r3
 800c558:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	ee07 3a90 	vmov	s15, r3
 800c562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c56a:	4b7b      	ldr	r3, [pc, #492]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c56c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c56e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c572:	ee07 3a90 	vmov	s15, r3
 800c576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c57a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c57e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c760 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c58a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c58e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c592:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c596:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c59a:	e087      	b.n	800c6ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	ee07 3a90 	vmov	s15, r3
 800c5a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c764 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c5aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5ae:	4b6a      	ldr	r3, [pc, #424]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5b6:	ee07 3a90 	vmov	s15, r3
 800c5ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5be:	ed97 6a03 	vldr	s12, [r7, #12]
 800c5c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c760 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c5c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c5d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c5de:	e065      	b.n	800c6ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	ee07 3a90 	vmov	s15, r3
 800c5e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c768 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c5ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5f2:	4b59      	ldr	r3, [pc, #356]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5fa:	ee07 3a90 	vmov	s15, r3
 800c5fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c602:	ed97 6a03 	vldr	s12, [r7, #12]
 800c606:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c760 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c60a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c60e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c61a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c61e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c622:	e043      	b.n	800c6ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c624:	697b      	ldr	r3, [r7, #20]
 800c626:	ee07 3a90 	vmov	s15, r3
 800c62a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c62e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c76c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c636:	4b48      	ldr	r3, [pc, #288]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c63a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c63e:	ee07 3a90 	vmov	s15, r3
 800c642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c646:	ed97 6a03 	vldr	s12, [r7, #12]
 800c64a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c760 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c64e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c65a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c65e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c662:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c666:	e021      	b.n	800c6ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c668:	697b      	ldr	r3, [r7, #20]
 800c66a:	ee07 3a90 	vmov	s15, r3
 800c66e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c672:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c768 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c67a:	4b37      	ldr	r3, [pc, #220]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c67c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c67e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c682:	ee07 3a90 	vmov	s15, r3
 800c686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c68a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c68e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c760 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c69a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c69e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6aa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c6ac:	4b2a      	ldr	r3, [pc, #168]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6b0:	0a5b      	lsrs	r3, r3, #9
 800c6b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c6b6:	ee07 3a90 	vmov	s15, r3
 800c6ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c6c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c6c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c6ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c6ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6d2:	ee17 2a90 	vmov	r2, s15
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c6da:	4b1f      	ldr	r3, [pc, #124]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6de:	0c1b      	lsrs	r3, r3, #16
 800c6e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c6e4:	ee07 3a90 	vmov	s15, r3
 800c6e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c6f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c6f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800c6f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c6fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c700:	ee17 2a90 	vmov	r2, s15
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c708:	4b13      	ldr	r3, [pc, #76]	@ (800c758 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c70a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c70c:	0e1b      	lsrs	r3, r3, #24
 800c70e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c712:	ee07 3a90 	vmov	s15, r3
 800c716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c71a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c71e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c722:	edd7 6a07 	vldr	s13, [r7, #28]
 800c726:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c72a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c72e:	ee17 2a90 	vmov	r2, s15
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c736:	e008      	b.n	800c74a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2200      	movs	r2, #0
 800c73c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2200      	movs	r2, #0
 800c742:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2200      	movs	r2, #0
 800c748:	609a      	str	r2, [r3, #8]
}
 800c74a:	bf00      	nop
 800c74c:	3724      	adds	r7, #36	@ 0x24
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr
 800c756:	bf00      	nop
 800c758:	58024400 	.word	0x58024400
 800c75c:	03d09000 	.word	0x03d09000
 800c760:	46000000 	.word	0x46000000
 800c764:	4c742400 	.word	0x4c742400
 800c768:	4a742400 	.word	0x4a742400
 800c76c:	4bbebc20 	.word	0x4bbebc20

0800c770 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c770:	b480      	push	{r7}
 800c772:	b089      	sub	sp, #36	@ 0x24
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c778:	4ba1      	ldr	r3, [pc, #644]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c77a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c77c:	f003 0303 	and.w	r3, r3, #3
 800c780:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c782:	4b9f      	ldr	r3, [pc, #636]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c786:	0d1b      	lsrs	r3, r3, #20
 800c788:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c78c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c78e:	4b9c      	ldr	r3, [pc, #624]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c792:	0a1b      	lsrs	r3, r3, #8
 800c794:	f003 0301 	and.w	r3, r3, #1
 800c798:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c79a:	4b99      	ldr	r3, [pc, #612]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c79c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c79e:	08db      	lsrs	r3, r3, #3
 800c7a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c7a4:	693a      	ldr	r2, [r7, #16]
 800c7a6:	fb02 f303 	mul.w	r3, r2, r3
 800c7aa:	ee07 3a90 	vmov	s15, r3
 800c7ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	f000 8111 	beq.w	800c9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c7be:	69bb      	ldr	r3, [r7, #24]
 800c7c0:	2b02      	cmp	r3, #2
 800c7c2:	f000 8083 	beq.w	800c8cc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c7c6:	69bb      	ldr	r3, [r7, #24]
 800c7c8:	2b02      	cmp	r3, #2
 800c7ca:	f200 80a1 	bhi.w	800c910 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c7ce:	69bb      	ldr	r3, [r7, #24]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d003      	beq.n	800c7dc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c7d4:	69bb      	ldr	r3, [r7, #24]
 800c7d6:	2b01      	cmp	r3, #1
 800c7d8:	d056      	beq.n	800c888 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c7da:	e099      	b.n	800c910 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c7dc:	4b88      	ldr	r3, [pc, #544]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f003 0320 	and.w	r3, r3, #32
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d02d      	beq.n	800c844 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c7e8:	4b85      	ldr	r3, [pc, #532]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	08db      	lsrs	r3, r3, #3
 800c7ee:	f003 0303 	and.w	r3, r3, #3
 800c7f2:	4a84      	ldr	r2, [pc, #528]	@ (800ca04 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c7f4:	fa22 f303 	lsr.w	r3, r2, r3
 800c7f8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c7fa:	68bb      	ldr	r3, [r7, #8]
 800c7fc:	ee07 3a90 	vmov	s15, r3
 800c800:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	ee07 3a90 	vmov	s15, r3
 800c80a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c80e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c812:	4b7b      	ldr	r3, [pc, #492]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c81a:	ee07 3a90 	vmov	s15, r3
 800c81e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c822:	ed97 6a03 	vldr	s12, [r7, #12]
 800c826:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ca08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c82a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c82e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c832:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c83a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c83e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c842:	e087      	b.n	800c954 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c844:	697b      	ldr	r3, [r7, #20]
 800c846:	ee07 3a90 	vmov	s15, r3
 800c84a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c84e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ca0c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c856:	4b6a      	ldr	r3, [pc, #424]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c85a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c85e:	ee07 3a90 	vmov	s15, r3
 800c862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c866:	ed97 6a03 	vldr	s12, [r7, #12]
 800c86a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ca08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c86e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c876:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c87a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c87e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c882:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c886:	e065      	b.n	800c954 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c888:	697b      	ldr	r3, [r7, #20]
 800c88a:	ee07 3a90 	vmov	s15, r3
 800c88e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c892:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ca10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c89a:	4b59      	ldr	r3, [pc, #356]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c89c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c89e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8a2:	ee07 3a90 	vmov	s15, r3
 800c8a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8ae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ca08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c8b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8ca:	e043      	b.n	800c954 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c8cc:	697b      	ldr	r3, [r7, #20]
 800c8ce:	ee07 3a90 	vmov	s15, r3
 800c8d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8d6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ca14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c8da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8de:	4b48      	ldr	r3, [pc, #288]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8e6:	ee07 3a90 	vmov	s15, r3
 800c8ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8f2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ca08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c8f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c90a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c90e:	e021      	b.n	800c954 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	ee07 3a90 	vmov	s15, r3
 800c916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c91a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ca10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c91e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c922:	4b37      	ldr	r3, [pc, #220]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c92a:	ee07 3a90 	vmov	s15, r3
 800c92e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c932:	ed97 6a03 	vldr	s12, [r7, #12]
 800c936:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ca08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c93a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c93e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c94a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c94e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c952:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c954:	4b2a      	ldr	r3, [pc, #168]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c958:	0a5b      	lsrs	r3, r3, #9
 800c95a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c95e:	ee07 3a90 	vmov	s15, r3
 800c962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c966:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c96a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c96e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c972:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c976:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c97a:	ee17 2a90 	vmov	r2, s15
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c982:	4b1f      	ldr	r3, [pc, #124]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c986:	0c1b      	lsrs	r3, r3, #16
 800c988:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c98c:	ee07 3a90 	vmov	s15, r3
 800c990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c994:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c998:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c99c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9a8:	ee17 2a90 	vmov	r2, s15
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c9b0:	4b13      	ldr	r3, [pc, #76]	@ (800ca00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9b4:	0e1b      	lsrs	r3, r3, #24
 800c9b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9ba:	ee07 3a90 	vmov	s15, r3
 800c9be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c9c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9ca:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9d6:	ee17 2a90 	vmov	r2, s15
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c9de:	e008      	b.n	800c9f2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	609a      	str	r2, [r3, #8]
}
 800c9f2:	bf00      	nop
 800c9f4:	3724      	adds	r7, #36	@ 0x24
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fc:	4770      	bx	lr
 800c9fe:	bf00      	nop
 800ca00:	58024400 	.word	0x58024400
 800ca04:	03d09000 	.word	0x03d09000
 800ca08:	46000000 	.word	0x46000000
 800ca0c:	4c742400 	.word	0x4c742400
 800ca10:	4a742400 	.word	0x4a742400
 800ca14:	4bbebc20 	.word	0x4bbebc20

0800ca18 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b089      	sub	sp, #36	@ 0x24
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ca20:	4ba0      	ldr	r3, [pc, #640]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca24:	f003 0303 	and.w	r3, r3, #3
 800ca28:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ca2a:	4b9e      	ldr	r3, [pc, #632]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca2e:	091b      	lsrs	r3, r3, #4
 800ca30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ca34:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ca36:	4b9b      	ldr	r3, [pc, #620]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca3a:	f003 0301 	and.w	r3, r3, #1
 800ca3e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ca40:	4b98      	ldr	r3, [pc, #608]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca44:	08db      	lsrs	r3, r3, #3
 800ca46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca4a:	693a      	ldr	r2, [r7, #16]
 800ca4c:	fb02 f303 	mul.w	r3, r2, r3
 800ca50:	ee07 3a90 	vmov	s15, r3
 800ca54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca58:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	f000 8111 	beq.w	800cc86 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ca64:	69bb      	ldr	r3, [r7, #24]
 800ca66:	2b02      	cmp	r3, #2
 800ca68:	f000 8083 	beq.w	800cb72 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ca6c:	69bb      	ldr	r3, [r7, #24]
 800ca6e:	2b02      	cmp	r3, #2
 800ca70:	f200 80a1 	bhi.w	800cbb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ca74:	69bb      	ldr	r3, [r7, #24]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d003      	beq.n	800ca82 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ca7a:	69bb      	ldr	r3, [r7, #24]
 800ca7c:	2b01      	cmp	r3, #1
 800ca7e:	d056      	beq.n	800cb2e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ca80:	e099      	b.n	800cbb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ca82:	4b88      	ldr	r3, [pc, #544]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f003 0320 	and.w	r3, r3, #32
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d02d      	beq.n	800caea <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca8e:	4b85      	ldr	r3, [pc, #532]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	08db      	lsrs	r3, r3, #3
 800ca94:	f003 0303 	and.w	r3, r3, #3
 800ca98:	4a83      	ldr	r2, [pc, #524]	@ (800cca8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800ca9a:	fa22 f303 	lsr.w	r3, r2, r3
 800ca9e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	ee07 3a90 	vmov	s15, r3
 800caa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caaa:	697b      	ldr	r3, [r7, #20]
 800caac:	ee07 3a90 	vmov	s15, r3
 800cab0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cab4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cab8:	4b7a      	ldr	r3, [pc, #488]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800caba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cabc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cac0:	ee07 3a90 	vmov	s15, r3
 800cac4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cac8:	ed97 6a03 	vldr	s12, [r7, #12]
 800cacc:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800ccac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cad0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cad4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cad8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cadc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cae0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cae4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cae8:	e087      	b.n	800cbfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	ee07 3a90 	vmov	s15, r3
 800caf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caf4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800ccb0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800caf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cafc:	4b69      	ldr	r3, [pc, #420]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cafe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb04:	ee07 3a90 	vmov	s15, r3
 800cb08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb0c:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb10:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800ccac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb24:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb2c:	e065      	b.n	800cbfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	ee07 3a90 	vmov	s15, r3
 800cb34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb38:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ccb4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cb3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb40:	4b58      	ldr	r3, [pc, #352]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb48:	ee07 3a90 	vmov	s15, r3
 800cb4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb50:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb54:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800ccac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb70:	e043      	b.n	800cbfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	ee07 3a90 	vmov	s15, r3
 800cb78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb7c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ccb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800cb80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb84:	4b47      	ldr	r3, [pc, #284]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb8c:	ee07 3a90 	vmov	s15, r3
 800cb90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb94:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb98:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ccac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cba0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cba4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cba8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbb0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbb4:	e021      	b.n	800cbfa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	ee07 3a90 	vmov	s15, r3
 800cbbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbc0:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ccb0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cbc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbc8:	4b36      	ldr	r3, [pc, #216]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbd0:	ee07 3a90 	vmov	s15, r3
 800cbd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbd8:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbdc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ccac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cbe0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbe4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbe8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbf4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbf8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cbfa:	4b2a      	ldr	r3, [pc, #168]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbfe:	0a5b      	lsrs	r3, r3, #9
 800cc00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc04:	ee07 3a90 	vmov	s15, r3
 800cc08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc0c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc10:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc14:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc20:	ee17 2a90 	vmov	r2, s15
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cc28:	4b1e      	ldr	r3, [pc, #120]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc2c:	0c1b      	lsrs	r3, r3, #16
 800cc2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc32:	ee07 3a90 	vmov	s15, r3
 800cc36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc42:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc4e:	ee17 2a90 	vmov	r2, s15
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cc56:	4b13      	ldr	r3, [pc, #76]	@ (800cca4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc5a:	0e1b      	lsrs	r3, r3, #24
 800cc5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc60:	ee07 3a90 	vmov	s15, r3
 800cc64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc70:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc7c:	ee17 2a90 	vmov	r2, s15
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800cc84:	e008      	b.n	800cc98 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2200      	movs	r2, #0
 800cc8a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2200      	movs	r2, #0
 800cc90:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2200      	movs	r2, #0
 800cc96:	609a      	str	r2, [r3, #8]
}
 800cc98:	bf00      	nop
 800cc9a:	3724      	adds	r7, #36	@ 0x24
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca2:	4770      	bx	lr
 800cca4:	58024400 	.word	0x58024400
 800cca8:	03d09000 	.word	0x03d09000
 800ccac:	46000000 	.word	0x46000000
 800ccb0:	4c742400 	.word	0x4c742400
 800ccb4:	4a742400 	.word	0x4a742400
 800ccb8:	4bbebc20 	.word	0x4bbebc20

0800ccbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b084      	sub	sp, #16
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
 800ccc4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ccca:	4b53      	ldr	r3, [pc, #332]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccce:	f003 0303 	and.w	r3, r3, #3
 800ccd2:	2b03      	cmp	r3, #3
 800ccd4:	d101      	bne.n	800ccda <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	e099      	b.n	800ce0e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ccda:	4b4f      	ldr	r3, [pc, #316]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	4a4e      	ldr	r2, [pc, #312]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cce0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cce4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cce6:	f7f8 f83b 	bl	8004d60 <HAL_GetTick>
 800ccea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ccec:	e008      	b.n	800cd00 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ccee:	f7f8 f837 	bl	8004d60 <HAL_GetTick>
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	1ad3      	subs	r3, r2, r3
 800ccf8:	2b02      	cmp	r3, #2
 800ccfa:	d901      	bls.n	800cd00 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ccfc:	2303      	movs	r3, #3
 800ccfe:	e086      	b.n	800ce0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cd00:	4b45      	ldr	r3, [pc, #276]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d1f0      	bne.n	800ccee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cd0c:	4b42      	ldr	r3, [pc, #264]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd10:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	031b      	lsls	r3, r3, #12
 800cd1a:	493f      	ldr	r1, [pc, #252]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd1c:	4313      	orrs	r3, r2
 800cd1e:	628b      	str	r3, [r1, #40]	@ 0x28
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	3b01      	subs	r3, #1
 800cd26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	689b      	ldr	r3, [r3, #8]
 800cd2e:	3b01      	subs	r3, #1
 800cd30:	025b      	lsls	r3, r3, #9
 800cd32:	b29b      	uxth	r3, r3
 800cd34:	431a      	orrs	r2, r3
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	68db      	ldr	r3, [r3, #12]
 800cd3a:	3b01      	subs	r3, #1
 800cd3c:	041b      	lsls	r3, r3, #16
 800cd3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cd42:	431a      	orrs	r2, r3
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	691b      	ldr	r3, [r3, #16]
 800cd48:	3b01      	subs	r3, #1
 800cd4a:	061b      	lsls	r3, r3, #24
 800cd4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800cd50:	4931      	ldr	r1, [pc, #196]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd52:	4313      	orrs	r3, r2
 800cd54:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cd56:	4b30      	ldr	r3, [pc, #192]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	695b      	ldr	r3, [r3, #20]
 800cd62:	492d      	ldr	r1, [pc, #180]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd64:	4313      	orrs	r3, r2
 800cd66:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cd68:	4b2b      	ldr	r3, [pc, #172]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd6c:	f023 0220 	bic.w	r2, r3, #32
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	699b      	ldr	r3, [r3, #24]
 800cd74:	4928      	ldr	r1, [pc, #160]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd76:	4313      	orrs	r3, r2
 800cd78:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cd7a:	4b27      	ldr	r3, [pc, #156]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd7e:	4a26      	ldr	r2, [pc, #152]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd80:	f023 0310 	bic.w	r3, r3, #16
 800cd84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cd86:	4b24      	ldr	r3, [pc, #144]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cd8a:	4b24      	ldr	r3, [pc, #144]	@ (800ce1c <RCCEx_PLL2_Config+0x160>)
 800cd8c:	4013      	ands	r3, r2
 800cd8e:	687a      	ldr	r2, [r7, #4]
 800cd90:	69d2      	ldr	r2, [r2, #28]
 800cd92:	00d2      	lsls	r2, r2, #3
 800cd94:	4920      	ldr	r1, [pc, #128]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd96:	4313      	orrs	r3, r2
 800cd98:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cd9a:	4b1f      	ldr	r3, [pc, #124]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cd9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd9e:	4a1e      	ldr	r2, [pc, #120]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cda0:	f043 0310 	orr.w	r3, r3, #16
 800cda4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d106      	bne.n	800cdba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cdac:	4b1a      	ldr	r3, [pc, #104]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cdae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdb0:	4a19      	ldr	r2, [pc, #100]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cdb2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cdb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cdb8:	e00f      	b.n	800cdda <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	2b01      	cmp	r3, #1
 800cdbe:	d106      	bne.n	800cdce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cdc0:	4b15      	ldr	r3, [pc, #84]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cdc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdc4:	4a14      	ldr	r2, [pc, #80]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cdc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cdca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cdcc:	e005      	b.n	800cdda <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cdce:	4b12      	ldr	r3, [pc, #72]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cdd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdd2:	4a11      	ldr	r2, [pc, #68]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cdd4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cdd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800cdda:	4b0f      	ldr	r3, [pc, #60]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	4a0e      	ldr	r2, [pc, #56]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800cde0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cde4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cde6:	f7f7 ffbb 	bl	8004d60 <HAL_GetTick>
 800cdea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cdec:	e008      	b.n	800ce00 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cdee:	f7f7 ffb7 	bl	8004d60 <HAL_GetTick>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	1ad3      	subs	r3, r2, r3
 800cdf8:	2b02      	cmp	r3, #2
 800cdfa:	d901      	bls.n	800ce00 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cdfc:	2303      	movs	r3, #3
 800cdfe:	e006      	b.n	800ce0e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ce00:	4b05      	ldr	r3, [pc, #20]	@ (800ce18 <RCCEx_PLL2_Config+0x15c>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d0f0      	beq.n	800cdee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ce0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3710      	adds	r7, #16
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
 800ce16:	bf00      	nop
 800ce18:	58024400 	.word	0x58024400
 800ce1c:	ffff0007 	.word	0xffff0007

0800ce20 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b084      	sub	sp, #16
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
 800ce28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ce2e:	4b53      	ldr	r3, [pc, #332]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ce30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce32:	f003 0303 	and.w	r3, r3, #3
 800ce36:	2b03      	cmp	r3, #3
 800ce38:	d101      	bne.n	800ce3e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	e099      	b.n	800cf72 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ce3e:	4b4f      	ldr	r3, [pc, #316]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	4a4e      	ldr	r2, [pc, #312]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ce44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce4a:	f7f7 ff89 	bl	8004d60 <HAL_GetTick>
 800ce4e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ce50:	e008      	b.n	800ce64 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ce52:	f7f7 ff85 	bl	8004d60 <HAL_GetTick>
 800ce56:	4602      	mov	r2, r0
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	1ad3      	subs	r3, r2, r3
 800ce5c:	2b02      	cmp	r3, #2
 800ce5e:	d901      	bls.n	800ce64 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ce60:	2303      	movs	r3, #3
 800ce62:	e086      	b.n	800cf72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ce64:	4b45      	ldr	r3, [pc, #276]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d1f0      	bne.n	800ce52 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ce70:	4b42      	ldr	r3, [pc, #264]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ce72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce74:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	051b      	lsls	r3, r3, #20
 800ce7e:	493f      	ldr	r1, [pc, #252]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ce80:	4313      	orrs	r3, r2
 800ce82:	628b      	str	r3, [r1, #40]	@ 0x28
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	3b01      	subs	r3, #1
 800ce8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	689b      	ldr	r3, [r3, #8]
 800ce92:	3b01      	subs	r3, #1
 800ce94:	025b      	lsls	r3, r3, #9
 800ce96:	b29b      	uxth	r3, r3
 800ce98:	431a      	orrs	r2, r3
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	68db      	ldr	r3, [r3, #12]
 800ce9e:	3b01      	subs	r3, #1
 800cea0:	041b      	lsls	r3, r3, #16
 800cea2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800cea6:	431a      	orrs	r2, r3
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	691b      	ldr	r3, [r3, #16]
 800ceac:	3b01      	subs	r3, #1
 800ceae:	061b      	lsls	r3, r3, #24
 800ceb0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ceb4:	4931      	ldr	r1, [pc, #196]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ceb6:	4313      	orrs	r3, r2
 800ceb8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ceba:	4b30      	ldr	r3, [pc, #192]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cebe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	695b      	ldr	r3, [r3, #20]
 800cec6:	492d      	ldr	r1, [pc, #180]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cec8:	4313      	orrs	r3, r2
 800ceca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800cecc:	4b2b      	ldr	r3, [pc, #172]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ced0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	699b      	ldr	r3, [r3, #24]
 800ced8:	4928      	ldr	r1, [pc, #160]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ceda:	4313      	orrs	r3, r2
 800cedc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800cede:	4b27      	ldr	r3, [pc, #156]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cee2:	4a26      	ldr	r2, [pc, #152]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cee4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cee8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ceea:	4b24      	ldr	r3, [pc, #144]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800ceec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ceee:	4b24      	ldr	r3, [pc, #144]	@ (800cf80 <RCCEx_PLL3_Config+0x160>)
 800cef0:	4013      	ands	r3, r2
 800cef2:	687a      	ldr	r2, [r7, #4]
 800cef4:	69d2      	ldr	r2, [r2, #28]
 800cef6:	00d2      	lsls	r2, r2, #3
 800cef8:	4920      	ldr	r1, [pc, #128]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cefa:	4313      	orrs	r3, r2
 800cefc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800cefe:	4b1f      	ldr	r3, [pc, #124]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf02:	4a1e      	ldr	r2, [pc, #120]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d106      	bne.n	800cf1e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cf10:	4b1a      	ldr	r3, [pc, #104]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf14:	4a19      	ldr	r2, [pc, #100]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800cf1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cf1c:	e00f      	b.n	800cf3e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	2b01      	cmp	r3, #1
 800cf22:	d106      	bne.n	800cf32 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cf24:	4b15      	ldr	r3, [pc, #84]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf28:	4a14      	ldr	r2, [pc, #80]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800cf2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cf30:	e005      	b.n	800cf3e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cf32:	4b12      	ldr	r3, [pc, #72]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf36:	4a11      	ldr	r2, [pc, #68]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cf3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cf3e:	4b0f      	ldr	r3, [pc, #60]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	4a0e      	ldr	r2, [pc, #56]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cf48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf4a:	f7f7 ff09 	bl	8004d60 <HAL_GetTick>
 800cf4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cf50:	e008      	b.n	800cf64 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cf52:	f7f7 ff05 	bl	8004d60 <HAL_GetTick>
 800cf56:	4602      	mov	r2, r0
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	1ad3      	subs	r3, r2, r3
 800cf5c:	2b02      	cmp	r3, #2
 800cf5e:	d901      	bls.n	800cf64 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cf60:	2303      	movs	r3, #3
 800cf62:	e006      	b.n	800cf72 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cf64:	4b05      	ldr	r3, [pc, #20]	@ (800cf7c <RCCEx_PLL3_Config+0x15c>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d0f0      	beq.n	800cf52 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cf70:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	58024400 	.word	0x58024400
 800cf80:	ffff0007 	.word	0xffff0007

0800cf84 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b084      	sub	sp, #16
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d101      	bne.n	800cf96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cf92:	2301      	movs	r3, #1
 800cf94:	e10f      	b.n	800d1b6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a87      	ldr	r2, [pc, #540]	@ (800d1c0 <HAL_SPI_Init+0x23c>)
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	d00f      	beq.n	800cfc6 <HAL_SPI_Init+0x42>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	4a86      	ldr	r2, [pc, #536]	@ (800d1c4 <HAL_SPI_Init+0x240>)
 800cfac:	4293      	cmp	r3, r2
 800cfae:	d00a      	beq.n	800cfc6 <HAL_SPI_Init+0x42>
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	4a84      	ldr	r2, [pc, #528]	@ (800d1c8 <HAL_SPI_Init+0x244>)
 800cfb6:	4293      	cmp	r3, r2
 800cfb8:	d005      	beq.n	800cfc6 <HAL_SPI_Init+0x42>
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	68db      	ldr	r3, [r3, #12]
 800cfbe:	2b0f      	cmp	r3, #15
 800cfc0:	d901      	bls.n	800cfc6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	e0f7      	b.n	800d1b6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f001 f92e 	bl	800e228 <SPI_GetPacketSize>
 800cfcc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	4a7b      	ldr	r2, [pc, #492]	@ (800d1c0 <HAL_SPI_Init+0x23c>)
 800cfd4:	4293      	cmp	r3, r2
 800cfd6:	d00c      	beq.n	800cff2 <HAL_SPI_Init+0x6e>
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4a79      	ldr	r2, [pc, #484]	@ (800d1c4 <HAL_SPI_Init+0x240>)
 800cfde:	4293      	cmp	r3, r2
 800cfe0:	d007      	beq.n	800cff2 <HAL_SPI_Init+0x6e>
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	4a78      	ldr	r2, [pc, #480]	@ (800d1c8 <HAL_SPI_Init+0x244>)
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	d002      	beq.n	800cff2 <HAL_SPI_Init+0x6e>
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	2b08      	cmp	r3, #8
 800cff0:	d811      	bhi.n	800d016 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cff6:	4a72      	ldr	r2, [pc, #456]	@ (800d1c0 <HAL_SPI_Init+0x23c>)
 800cff8:	4293      	cmp	r3, r2
 800cffa:	d009      	beq.n	800d010 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	4a70      	ldr	r2, [pc, #448]	@ (800d1c4 <HAL_SPI_Init+0x240>)
 800d002:	4293      	cmp	r3, r2
 800d004:	d004      	beq.n	800d010 <HAL_SPI_Init+0x8c>
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	4a6f      	ldr	r2, [pc, #444]	@ (800d1c8 <HAL_SPI_Init+0x244>)
 800d00c:	4293      	cmp	r3, r2
 800d00e:	d104      	bne.n	800d01a <HAL_SPI_Init+0x96>
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	2b10      	cmp	r3, #16
 800d014:	d901      	bls.n	800d01a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800d016:	2301      	movs	r3, #1
 800d018:	e0cd      	b.n	800d1b6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d020:	b2db      	uxtb	r3, r3
 800d022:	2b00      	cmp	r3, #0
 800d024:	d106      	bne.n	800d034 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2200      	movs	r2, #0
 800d02a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f7f7 f914 	bl	800425c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2202      	movs	r2, #2
 800d038:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	681a      	ldr	r2, [r3, #0]
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	f022 0201 	bic.w	r2, r2, #1
 800d04a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	689b      	ldr	r3, [r3, #8]
 800d052:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800d056:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	699b      	ldr	r3, [r3, #24]
 800d05c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d060:	d119      	bne.n	800d096 <HAL_SPI_Init+0x112>
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	685b      	ldr	r3, [r3, #4]
 800d066:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d06a:	d103      	bne.n	800d074 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800d070:	2b00      	cmp	r3, #0
 800d072:	d008      	beq.n	800d086 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d10c      	bne.n	800d096 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800d080:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d084:	d107      	bne.n	800d096 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	681a      	ldr	r2, [r3, #0]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d094:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	685b      	ldr	r3, [r3, #4]
 800d09a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d00f      	beq.n	800d0c2 <HAL_SPI_Init+0x13e>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	2b06      	cmp	r3, #6
 800d0a8:	d90b      	bls.n	800d0c2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	430a      	orrs	r2, r1
 800d0be:	601a      	str	r2, [r3, #0]
 800d0c0:	e007      	b.n	800d0d2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	681a      	ldr	r2, [r3, #0]
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d0d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	69da      	ldr	r2, [r3, #28]
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0da:	431a      	orrs	r2, r3
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	431a      	orrs	r2, r3
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0e4:	ea42 0103 	orr.w	r1, r2, r3
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	68da      	ldr	r2, [r3, #12]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	430a      	orrs	r2, r1
 800d0f2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d0fc:	431a      	orrs	r2, r3
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d102:	431a      	orrs	r2, r3
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	699b      	ldr	r3, [r3, #24]
 800d108:	431a      	orrs	r2, r3
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	691b      	ldr	r3, [r3, #16]
 800d10e:	431a      	orrs	r2, r3
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	695b      	ldr	r3, [r3, #20]
 800d114:	431a      	orrs	r2, r3
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	6a1b      	ldr	r3, [r3, #32]
 800d11a:	431a      	orrs	r2, r3
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	431a      	orrs	r2, r3
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d126:	431a      	orrs	r2, r3
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	689b      	ldr	r3, [r3, #8]
 800d12c:	431a      	orrs	r2, r3
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d132:	ea42 0103 	orr.w	r1, r2, r3
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	430a      	orrs	r2, r1
 800d140:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	685b      	ldr	r3, [r3, #4]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d113      	bne.n	800d172 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	689b      	ldr	r3, [r3, #8]
 800d150:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d15c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	689b      	ldr	r3, [r3, #8]
 800d164:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d170:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f022 0201 	bic.w	r2, r2, #1
 800d180:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	685b      	ldr	r3, [r3, #4]
 800d186:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d00a      	beq.n	800d1a4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	68db      	ldr	r3, [r3, #12]
 800d194:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	430a      	orrs	r2, r1
 800d1a2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	2201      	movs	r2, #1
 800d1b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800d1b4:	2300      	movs	r3, #0
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3710      	adds	r7, #16
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	bf00      	nop
 800d1c0:	40013000 	.word	0x40013000
 800d1c4:	40003800 	.word	0x40003800
 800d1c8:	40003c00 	.word	0x40003c00

0800d1cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b08e      	sub	sp, #56	@ 0x38
 800d1d0:	af02      	add	r7, sp, #8
 800d1d2:	60f8      	str	r0, [r7, #12]
 800d1d4:	60b9      	str	r1, [r7, #8]
 800d1d6:	607a      	str	r2, [r7, #4]
 800d1d8:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	3320      	adds	r3, #32
 800d1e0:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	3330      	adds	r3, #48	@ 0x30
 800d1e8:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1ee:	095b      	lsrs	r3, r3, #5
 800d1f0:	b29b      	uxth	r3, r3
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d1f6:	f7f7 fdb3 	bl	8004d60 <HAL_GetTick>
 800d1fa:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800d1fc:	887b      	ldrh	r3, [r7, #2]
 800d1fe:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800d200:	887b      	ldrh	r3, [r7, #2]
 800d202:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d20a:	b2db      	uxtb	r3, r3
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d001      	beq.n	800d214 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800d210:	2302      	movs	r3, #2
 800d212:	e310      	b.n	800d836 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d005      	beq.n	800d226 <HAL_SPI_TransmitReceive+0x5a>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d002      	beq.n	800d226 <HAL_SPI_TransmitReceive+0x5a>
 800d220:	887b      	ldrh	r3, [r7, #2]
 800d222:	2b00      	cmp	r3, #0
 800d224:	d101      	bne.n	800d22a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800d226:	2301      	movs	r3, #1
 800d228:	e305      	b.n	800d836 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d230:	2b01      	cmp	r3, #1
 800d232:	d101      	bne.n	800d238 <HAL_SPI_TransmitReceive+0x6c>
 800d234:	2302      	movs	r3, #2
 800d236:	e2fe      	b.n	800d836 <HAL_SPI_TransmitReceive+0x66a>
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	2201      	movs	r2, #1
 800d23c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	2205      	movs	r2, #5
 800d244:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2200      	movs	r2, #0
 800d24c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	687a      	ldr	r2, [r7, #4]
 800d254:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	887a      	ldrh	r2, [r7, #2]
 800d25a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	887a      	ldrh	r2, [r7, #2]
 800d262:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	68ba      	ldr	r2, [r7, #8]
 800d26a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	887a      	ldrh	r2, [r7, #2]
 800d270:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	887a      	ldrh	r2, [r7, #2]
 800d278:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	2200      	movs	r2, #0
 800d280:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	2200      	movs	r2, #0
 800d286:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	68da      	ldr	r2, [r3, #12]
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800d296:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	4a70      	ldr	r2, [pc, #448]	@ (800d460 <HAL_SPI_TransmitReceive+0x294>)
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	d009      	beq.n	800d2b6 <HAL_SPI_TransmitReceive+0xea>
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	4a6f      	ldr	r2, [pc, #444]	@ (800d464 <HAL_SPI_TransmitReceive+0x298>)
 800d2a8:	4293      	cmp	r3, r2
 800d2aa:	d004      	beq.n	800d2b6 <HAL_SPI_TransmitReceive+0xea>
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	4a6d      	ldr	r2, [pc, #436]	@ (800d468 <HAL_SPI_TransmitReceive+0x29c>)
 800d2b2:	4293      	cmp	r3, r2
 800d2b4:	d102      	bne.n	800d2bc <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800d2b6:	2310      	movs	r3, #16
 800d2b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d2ba:	e001      	b.n	800d2c0 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800d2bc:	2308      	movs	r3, #8
 800d2be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	685a      	ldr	r2, [r3, #4]
 800d2c6:	4b69      	ldr	r3, [pc, #420]	@ (800d46c <HAL_SPI_TransmitReceive+0x2a0>)
 800d2c8:	4013      	ands	r3, r2
 800d2ca:	8879      	ldrh	r1, [r7, #2]
 800d2cc:	68fa      	ldr	r2, [r7, #12]
 800d2ce:	6812      	ldr	r2, [r2, #0]
 800d2d0:	430b      	orrs	r3, r1
 800d2d2:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	681a      	ldr	r2, [r3, #0]
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	f042 0201 	orr.w	r2, r2, #1
 800d2e2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	685b      	ldr	r3, [r3, #4]
 800d2e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d2ec:	d107      	bne.n	800d2fe <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	681a      	ldr	r2, [r3, #0]
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d2fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	68db      	ldr	r3, [r3, #12]
 800d302:	2b0f      	cmp	r3, #15
 800d304:	f240 80a2 	bls.w	800d44c <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800d308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d30a:	089b      	lsrs	r3, r3, #2
 800d30c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d30e:	e094      	b.n	800d43a <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	695b      	ldr	r3, [r3, #20]
 800d316:	f003 0302 	and.w	r3, r3, #2
 800d31a:	2b02      	cmp	r3, #2
 800d31c:	d120      	bne.n	800d360 <HAL_SPI_TransmitReceive+0x194>
 800d31e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d320:	2b00      	cmp	r3, #0
 800d322:	d01d      	beq.n	800d360 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d324:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d326:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d32a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d32c:	429a      	cmp	r2, r3
 800d32e:	d217      	bcs.n	800d360 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	6812      	ldr	r2, [r2, #0]
 800d33a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d340:	1d1a      	adds	r2, r3, #4
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d34c:	b29b      	uxth	r3, r3
 800d34e:	3b01      	subs	r3, #1
 800d350:	b29a      	uxth	r2, r3
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d35e:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	695b      	ldr	r3, [r3, #20]
 800d366:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d368:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d065      	beq.n	800d43a <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	695b      	ldr	r3, [r3, #20]
 800d374:	f003 0301 	and.w	r3, r3, #1
 800d378:	2b01      	cmp	r3, #1
 800d37a:	d118      	bne.n	800d3ae <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	681a      	ldr	r2, [r3, #0]
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d384:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d386:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d38c:	1d1a      	adds	r2, r3, #4
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d398:	b29b      	uxth	r3, r3
 800d39a:	3b01      	subs	r3, #1
 800d39c:	b29a      	uxth	r2, r3
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d3aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d3ac:	e045      	b.n	800d43a <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d3ae:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d3b0:	8bfb      	ldrh	r3, [r7, #30]
 800d3b2:	429a      	cmp	r2, r3
 800d3b4:	d21d      	bcs.n	800d3f2 <HAL_SPI_TransmitReceive+0x226>
 800d3b6:	697b      	ldr	r3, [r7, #20]
 800d3b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d018      	beq.n	800d3f2 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681a      	ldr	r2, [r3, #0]
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d3c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d3ca:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d3d0:	1d1a      	adds	r2, r3, #4
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d3dc:	b29b      	uxth	r3, r3
 800d3de:	3b01      	subs	r3, #1
 800d3e0:	b29a      	uxth	r2, r3
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d3ee:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d3f0:	e023      	b.n	800d43a <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d3f2:	f7f7 fcb5 	bl	8004d60 <HAL_GetTick>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	69bb      	ldr	r3, [r7, #24]
 800d3fa:	1ad3      	subs	r3, r2, r3
 800d3fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d803      	bhi.n	800d40a <HAL_SPI_TransmitReceive+0x23e>
 800d402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d404:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d408:	d102      	bne.n	800d410 <HAL_SPI_TransmitReceive+0x244>
 800d40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d114      	bne.n	800d43a <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d410:	68f8      	ldr	r0, [r7, #12]
 800d412:	f000 fe3b 	bl	800e08c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d41c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	2201      	movs	r2, #1
 800d42a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	2200      	movs	r2, #0
 800d432:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d436:	2303      	movs	r3, #3
 800d438:	e1fd      	b.n	800d836 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d43a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	f47f af67 	bne.w	800d310 <HAL_SPI_TransmitReceive+0x144>
 800d442:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d444:	2b00      	cmp	r3, #0
 800d446:	f47f af63 	bne.w	800d310 <HAL_SPI_TransmitReceive+0x144>
 800d44a:	e1ce      	b.n	800d7ea <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	68db      	ldr	r3, [r3, #12]
 800d450:	2b07      	cmp	r3, #7
 800d452:	f240 81c2 	bls.w	800d7da <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800d456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d458:	085b      	lsrs	r3, r3, #1
 800d45a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d45c:	e0c9      	b.n	800d5f2 <HAL_SPI_TransmitReceive+0x426>
 800d45e:	bf00      	nop
 800d460:	40013000 	.word	0x40013000
 800d464:	40003800 	.word	0x40003800
 800d468:	40003c00 	.word	0x40003c00
 800d46c:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	695b      	ldr	r3, [r3, #20]
 800d476:	f003 0302 	and.w	r3, r3, #2
 800d47a:	2b02      	cmp	r3, #2
 800d47c:	d11f      	bne.n	800d4be <HAL_SPI_TransmitReceive+0x2f2>
 800d47e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d480:	2b00      	cmp	r3, #0
 800d482:	d01c      	beq.n	800d4be <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d484:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d486:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d48a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d48c:	429a      	cmp	r2, r3
 800d48e:	d216      	bcs.n	800d4be <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d494:	881a      	ldrh	r2, [r3, #0]
 800d496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d498:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d49e:	1c9a      	adds	r2, r3, #2
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d4aa:	b29b      	uxth	r3, r3
 800d4ac:	3b01      	subs	r3, #1
 800d4ae:	b29a      	uxth	r2, r3
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d4bc:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	695b      	ldr	r3, [r3, #20]
 800d4c4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d4c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	f000 8092 	beq.w	800d5f2 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	695b      	ldr	r3, [r3, #20]
 800d4d4:	f003 0301 	and.w	r3, r3, #1
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	d118      	bne.n	800d50e <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d4e0:	6a3a      	ldr	r2, [r7, #32]
 800d4e2:	8812      	ldrh	r2, [r2, #0]
 800d4e4:	b292      	uxth	r2, r2
 800d4e6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d4ec:	1c9a      	adds	r2, r3, #2
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d4f8:	b29b      	uxth	r3, r3
 800d4fa:	3b01      	subs	r3, #1
 800d4fc:	b29a      	uxth	r2, r3
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d50a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d50c:	e071      	b.n	800d5f2 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d50e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d510:	8bfb      	ldrh	r3, [r7, #30]
 800d512:	429a      	cmp	r2, r3
 800d514:	d228      	bcs.n	800d568 <HAL_SPI_TransmitReceive+0x39c>
 800d516:	697b      	ldr	r3, [r7, #20]
 800d518:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d023      	beq.n	800d568 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d524:	6a3a      	ldr	r2, [r7, #32]
 800d526:	8812      	ldrh	r2, [r2, #0]
 800d528:	b292      	uxth	r2, r2
 800d52a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d530:	1c9a      	adds	r2, r3, #2
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d53a:	6a3a      	ldr	r2, [r7, #32]
 800d53c:	8812      	ldrh	r2, [r2, #0]
 800d53e:	b292      	uxth	r2, r2
 800d540:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d546:	1c9a      	adds	r2, r3, #2
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d552:	b29b      	uxth	r3, r3
 800d554:	3b02      	subs	r3, #2
 800d556:	b29a      	uxth	r2, r3
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d564:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d566:	e044      	b.n	800d5f2 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800d568:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d56a:	2b01      	cmp	r3, #1
 800d56c:	d11d      	bne.n	800d5aa <HAL_SPI_TransmitReceive+0x3de>
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d574:	2b00      	cmp	r3, #0
 800d576:	d018      	beq.n	800d5aa <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d57c:	6a3a      	ldr	r2, [r7, #32]
 800d57e:	8812      	ldrh	r2, [r2, #0]
 800d580:	b292      	uxth	r2, r2
 800d582:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d588:	1c9a      	adds	r2, r3, #2
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d594:	b29b      	uxth	r3, r3
 800d596:	3b01      	subs	r3, #1
 800d598:	b29a      	uxth	r2, r3
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d5a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d5a8:	e023      	b.n	800d5f2 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d5aa:	f7f7 fbd9 	bl	8004d60 <HAL_GetTick>
 800d5ae:	4602      	mov	r2, r0
 800d5b0:	69bb      	ldr	r3, [r7, #24]
 800d5b2:	1ad3      	subs	r3, r2, r3
 800d5b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d5b6:	429a      	cmp	r2, r3
 800d5b8:	d803      	bhi.n	800d5c2 <HAL_SPI_TransmitReceive+0x3f6>
 800d5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d5c0:	d102      	bne.n	800d5c8 <HAL_SPI_TransmitReceive+0x3fc>
 800d5c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d114      	bne.n	800d5f2 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d5c8:	68f8      	ldr	r0, [r7, #12]
 800d5ca:	f000 fd5f 	bl	800e08c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d5ee:	2303      	movs	r3, #3
 800d5f0:	e121      	b.n	800d836 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d5f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	f47f af3b 	bne.w	800d470 <HAL_SPI_TransmitReceive+0x2a4>
 800d5fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	f47f af37 	bne.w	800d470 <HAL_SPI_TransmitReceive+0x2a4>
 800d602:	e0f2      	b.n	800d7ea <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	695b      	ldr	r3, [r3, #20]
 800d60a:	f003 0302 	and.w	r3, r3, #2
 800d60e:	2b02      	cmp	r3, #2
 800d610:	d121      	bne.n	800d656 <HAL_SPI_TransmitReceive+0x48a>
 800d612:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d614:	2b00      	cmp	r3, #0
 800d616:	d01e      	beq.n	800d656 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d618:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d61a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d61c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d61e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d620:	429a      	cmp	r2, r3
 800d622:	d218      	bcs.n	800d656 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	3320      	adds	r3, #32
 800d62e:	7812      	ldrb	r2, [r2, #0]
 800d630:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d636:	1c5a      	adds	r2, r3, #1
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d642:	b29b      	uxth	r3, r3
 800d644:	3b01      	subs	r3, #1
 800d646:	b29a      	uxth	r2, r3
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d654:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	695b      	ldr	r3, [r3, #20]
 800d65c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d65e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d660:	2b00      	cmp	r3, #0
 800d662:	f000 80ba 	beq.w	800d7da <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	695b      	ldr	r3, [r3, #20]
 800d66c:	f003 0301 	and.w	r3, r3, #1
 800d670:	2b01      	cmp	r3, #1
 800d672:	d11b      	bne.n	800d6ac <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d680:	7812      	ldrb	r2, [r2, #0]
 800d682:	b2d2      	uxtb	r2, r2
 800d684:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d68a:	1c5a      	adds	r2, r3, #1
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d696:	b29b      	uxth	r3, r3
 800d698:	3b01      	subs	r3, #1
 800d69a:	b29a      	uxth	r2, r3
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d6a8:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d6aa:	e096      	b.n	800d7da <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d6ac:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d6ae:	8bfb      	ldrh	r3, [r7, #30]
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	d24a      	bcs.n	800d74a <HAL_SPI_TransmitReceive+0x57e>
 800d6b4:	697b      	ldr	r3, [r7, #20]
 800d6b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d045      	beq.n	800d74a <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6ca:	7812      	ldrb	r2, [r2, #0]
 800d6cc:	b2d2      	uxtb	r2, r2
 800d6ce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6d4:	1c5a      	adds	r2, r3, #1
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6e6:	7812      	ldrb	r2, [r2, #0]
 800d6e8:	b2d2      	uxtb	r2, r2
 800d6ea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6f0:	1c5a      	adds	r2, r3, #1
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d702:	7812      	ldrb	r2, [r2, #0]
 800d704:	b2d2      	uxtb	r2, r2
 800d706:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d70c:	1c5a      	adds	r2, r3, #1
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d71e:	7812      	ldrb	r2, [r2, #0]
 800d720:	b2d2      	uxtb	r2, r2
 800d722:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d728:	1c5a      	adds	r2, r3, #1
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d734:	b29b      	uxth	r3, r3
 800d736:	3b04      	subs	r3, #4
 800d738:	b29a      	uxth	r2, r3
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d746:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d748:	e047      	b.n	800d7da <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800d74a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d74c:	2b03      	cmp	r3, #3
 800d74e:	d820      	bhi.n	800d792 <HAL_SPI_TransmitReceive+0x5c6>
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800d756:	2b00      	cmp	r3, #0
 800d758:	d01b      	beq.n	800d792 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d766:	7812      	ldrb	r2, [r2, #0]
 800d768:	b2d2      	uxtb	r2, r2
 800d76a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d770:	1c5a      	adds	r2, r3, #1
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	3b01      	subs	r3, #1
 800d780:	b29a      	uxth	r2, r3
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d78e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d790:	e023      	b.n	800d7da <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d792:	f7f7 fae5 	bl	8004d60 <HAL_GetTick>
 800d796:	4602      	mov	r2, r0
 800d798:	69bb      	ldr	r3, [r7, #24]
 800d79a:	1ad3      	subs	r3, r2, r3
 800d79c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d79e:	429a      	cmp	r2, r3
 800d7a0:	d803      	bhi.n	800d7aa <HAL_SPI_TransmitReceive+0x5de>
 800d7a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d7a8:	d102      	bne.n	800d7b0 <HAL_SPI_TransmitReceive+0x5e4>
 800d7aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d114      	bne.n	800d7da <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d7b0:	68f8      	ldr	r0, [r7, #12]
 800d7b2:	f000 fc6b 	bl	800e08c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d7bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	2201      	movs	r2, #1
 800d7ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d7d6:	2303      	movs	r3, #3
 800d7d8:	e02d      	b.n	800d836 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d7da:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	f47f af11 	bne.w	800d604 <HAL_SPI_TransmitReceive+0x438>
 800d7e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	f47f af0d 	bne.w	800d604 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800d7ea:	69bb      	ldr	r3, [r7, #24]
 800d7ec:	9300      	str	r3, [sp, #0]
 800d7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	2108      	movs	r1, #8
 800d7f4:	68f8      	ldr	r0, [r7, #12]
 800d7f6:	f000 fce9 	bl	800e1cc <SPI_WaitOnFlagUntilTimeout>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d007      	beq.n	800d810 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d806:	f043 0220 	orr.w	r2, r3, #32
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d810:	68f8      	ldr	r0, [r7, #12]
 800d812:	f000 fc3b 	bl	800e08c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	2201      	movs	r2, #1
 800d81a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	2200      	movs	r2, #0
 800d822:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d001      	beq.n	800d834 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800d830:	2301      	movs	r3, #1
 800d832:	e000      	b.n	800d836 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800d834:	2300      	movs	r3, #0
  }
}
 800d836:	4618      	mov	r0, r3
 800d838:	3730      	adds	r7, #48	@ 0x30
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop

0800d840 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b084      	sub	sp, #16
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	607a      	str	r2, [r7, #4]
 800d84c:	807b      	strh	r3, [r7, #2]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d854:	b2db      	uxtb	r3, r3
 800d856:	2b01      	cmp	r3, #1
 800d858:	d001      	beq.n	800d85e <HAL_SPI_TransmitReceive_DMA+0x1e>
  {
    return HAL_BUSY;
 800d85a:	2302      	movs	r3, #2
 800d85c:	e19c      	b.n	800db98 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800d85e:	68bb      	ldr	r3, [r7, #8]
 800d860:	2b00      	cmp	r3, #0
 800d862:	d005      	beq.n	800d870 <HAL_SPI_TransmitReceive_DMA+0x30>
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d002      	beq.n	800d870 <HAL_SPI_TransmitReceive_DMA+0x30>
 800d86a:	887b      	ldrh	r3, [r7, #2]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d101      	bne.n	800d874 <HAL_SPI_TransmitReceive_DMA+0x34>
  {
    return HAL_ERROR;
 800d870:	2301      	movs	r3, #1
 800d872:	e191      	b.n	800db98 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d87a:	2b01      	cmp	r3, #1
 800d87c:	d101      	bne.n	800d882 <HAL_SPI_TransmitReceive_DMA+0x42>
 800d87e:	2302      	movs	r3, #2
 800d880:	e18a      	b.n	800db98 <HAL_SPI_TransmitReceive_DMA+0x358>
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2201      	movs	r2, #1
 800d886:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2205      	movs	r2, #5
 800d88e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	2200      	movs	r2, #0
 800d896:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	68ba      	ldr	r2, [r7, #8]
 800d89e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	887a      	ldrh	r2, [r7, #2]
 800d8a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	887a      	ldrh	r2, [r7, #2]
 800d8ac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	687a      	ldr	r2, [r7, #4]
 800d8b4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	887a      	ldrh	r2, [r7, #2]
 800d8ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	887a      	ldrh	r2, [r7, #2]
 800d8c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	68da      	ldr	r2, [r3, #12]
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800d8e0:	60da      	str	r2, [r3, #12]

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	689a      	ldr	r2, [r3, #8]
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d8f0:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	68db      	ldr	r3, [r3, #12]
 800d8f6:	2b0f      	cmp	r3, #15
 800d8f8:	d90b      	bls.n	800d912 <HAL_SPI_TransmitReceive_DMA+0xd2>
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d8fe:	699b      	ldr	r3, [r3, #24]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 800d900:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d904:	d121      	bne.n	800d94a <HAL_SPI_TransmitReceive_DMA+0x10a>
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d90a:	699b      	ldr	r3, [r3, #24]
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 800d90c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d910:	d11b      	bne.n	800d94a <HAL_SPI_TransmitReceive_DMA+0x10a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	68db      	ldr	r3, [r3, #12]
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 800d916:	2b07      	cmp	r3, #7
 800d918:	d91d      	bls.n	800d956 <HAL_SPI_TransmitReceive_DMA+0x116>
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d91e:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 800d920:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d924:	d005      	beq.n	800d932 <HAL_SPI_TransmitReceive_DMA+0xf2>
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d92a:	699b      	ldr	r3, [r3, #24]
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d92c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d930:	d10b      	bne.n	800d94a <HAL_SPI_TransmitReceive_DMA+0x10a>
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d936:	699b      	ldr	r3, [r3, #24]
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 800d938:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d93c:	d00b      	beq.n	800d956 <HAL_SPI_TransmitReceive_DMA+0x116>
         (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)))))
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d942:	699b      	ldr	r3, [r3, #24]
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800d944:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d948:	d005      	beq.n	800d956 <HAL_SPI_TransmitReceive_DMA+0x116>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	2200      	movs	r2, #0
 800d94e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800d952:	2301      	movs	r3, #1
 800d954:	e120      	b.n	800db98 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	68db      	ldr	r3, [r3, #12]
 800d95a:	2b07      	cmp	r3, #7
 800d95c:	d840      	bhi.n	800d9e0 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d962:	699b      	ldr	r3, [r3, #24]
 800d964:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d968:	d109      	bne.n	800d97e <HAL_SPI_TransmitReceive_DMA+0x13e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d970:	b29b      	uxth	r3, r3
 800d972:	3301      	adds	r3, #1
 800d974:	105b      	asrs	r3, r3, #1
 800d976:	b29a      	uxth	r2, r3
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d982:	699b      	ldr	r3, [r3, #24]
 800d984:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d988:	d109      	bne.n	800d99e <HAL_SPI_TransmitReceive_DMA+0x15e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d990:	b29b      	uxth	r3, r3
 800d992:	3303      	adds	r3, #3
 800d994:	109b      	asrs	r3, r3, #2
 800d996:	b29a      	uxth	r2, r3
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9a2:	699b      	ldr	r3, [r3, #24]
 800d9a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d9a8:	d109      	bne.n	800d9be <HAL_SPI_TransmitReceive_DMA+0x17e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d9b0:	b29b      	uxth	r3, r3
 800d9b2:	3301      	adds	r3, #1
 800d9b4:	105b      	asrs	r3, r3, #1
 800d9b6:	b29a      	uxth	r2, r3
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d9c2:	699b      	ldr	r3, [r3, #24]
 800d9c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d9c8:	d12e      	bne.n	800da28 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d9d0:	b29b      	uxth	r3, r3
 800d9d2:	3303      	adds	r3, #3
 800d9d4:	109b      	asrs	r3, r3, #2
 800d9d6:	b29a      	uxth	r2, r3
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d9de:	e023      	b.n	800da28 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	68db      	ldr	r3, [r3, #12]
 800d9e4:	2b0f      	cmp	r3, #15
 800d9e6:	d81f      	bhi.n	800da28 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d9ec:	699b      	ldr	r3, [r3, #24]
 800d9ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d9f2:	d109      	bne.n	800da08 <HAL_SPI_TransmitReceive_DMA+0x1c8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d9fa:	b29b      	uxth	r3, r3
 800d9fc:	3301      	adds	r3, #1
 800d9fe:	105b      	asrs	r3, r3, #1
 800da00:	b29a      	uxth	r2, r3
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da0c:	699b      	ldr	r3, [r3, #24]
 800da0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800da12:	d109      	bne.n	800da28 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800da1a:	b29b      	uxth	r3, r3
 800da1c:	3301      	adds	r3, #1
 800da1e:	105b      	asrs	r3, r3, #1
 800da20:	b29a      	uxth	r2, r3
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI Tx/Rx DMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da2c:	4a5c      	ldr	r2, [pc, #368]	@ (800dba0 <HAL_SPI_TransmitReceive_DMA+0x360>)
 800da2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da34:	4a5b      	ldr	r2, [pc, #364]	@ (800dba4 <HAL_SPI_TransmitReceive_DMA+0x364>)
 800da36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da3c:	4a5a      	ldr	r2, [pc, #360]	@ (800dba8 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800da3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800da44:	2200      	movs	r2, #0
 800da46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	3330      	adds	r3, #48	@ 0x30
 800da52:	4619      	mov	r1, r3
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da58:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800da60:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800da62:	f7f9 f8a7 	bl	8006bb4 <HAL_DMA_Start_IT>
 800da66:	4603      	mov	r3, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d011      	beq.n	800da90 <HAL_SPI_TransmitReceive_DMA+0x250>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800da72:	f043 0210 	orr.w	r2, r3, #16
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	2201      	movs	r2, #1
 800da80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	2200      	movs	r2, #0
 800da88:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800da8c:	2301      	movs	r3, #1
 800da8e:	e083      	b.n	800db98 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	689a      	ldr	r2, [r3, #8]
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800da9e:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800daa4:	2200      	movs	r2, #0
 800daa6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800daac:	2200      	movs	r2, #0
 800daae:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dab4:	2200      	movs	r2, #0
 800dab6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback    = SPI_DMAError;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dabc:	4a3a      	ldr	r2, [pc, #232]	@ (800dba8 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800dabe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dac8:	4619      	mov	r1, r3
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	3320      	adds	r3, #32
 800dad0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800dad8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800dada:	f7f9 f86b 	bl	8006bb4 <HAL_DMA_Start_IT>
 800dade:	4603      	mov	r3, r0
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d016      	beq.n	800db12 <HAL_SPI_TransmitReceive_DMA+0x2d2>
  {
    /* Abort Rx DMA Channel already started */
    (void)HAL_DMA_Abort(hspi->hdmarx);
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dae8:	4618      	mov	r0, r3
 800daea:	f7f9 facd 	bl	8007088 <HAL_DMA_Abort>

    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800daf4:	f043 0210 	orr.w	r2, r3, #16
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	2201      	movs	r2, #1
 800db02:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2200      	movs	r2, #0
 800db0a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800db0e:	2301      	movs	r3, #1
 800db10:	e042      	b.n	800db98 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800db16:	69db      	ldr	r3, [r3, #28]
 800db18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db1c:	d108      	bne.n	800db30 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	6859      	ldr	r1, [r3, #4]
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	681a      	ldr	r2, [r3, #0]
 800db28:	4b20      	ldr	r3, [pc, #128]	@ (800dbac <HAL_SPI_TransmitReceive_DMA+0x36c>)
 800db2a:	400b      	ands	r3, r1
 800db2c:	6053      	str	r3, [r2, #4]
 800db2e:	e009      	b.n	800db44 <HAL_SPI_TransmitReceive_DMA+0x304>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	685a      	ldr	r2, [r3, #4]
 800db36:	4b1d      	ldr	r3, [pc, #116]	@ (800dbac <HAL_SPI_TransmitReceive_DMA+0x36c>)
 800db38:	4013      	ands	r3, r2
 800db3a:	8879      	ldrh	r1, [r7, #2]
 800db3c:	68fa      	ldr	r2, [r7, #12]
 800db3e:	6812      	ldr	r2, [r2, #0]
 800db40:	430b      	orrs	r3, r1
 800db42:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	689a      	ldr	r2, [r3, #8]
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800db52:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	691a      	ldr	r2, [r3, #16]
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f442 7258 	orr.w	r2, r2, #864	@ 0x360
 800db62:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	681a      	ldr	r2, [r3, #0]
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	f042 0201 	orr.w	r2, r2, #1
 800db72:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	685b      	ldr	r3, [r3, #4]
 800db78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800db7c:	d107      	bne.n	800db8e <HAL_SPI_TransmitReceive_DMA+0x34e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	681a      	ldr	r2, [r3, #0]
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800db8c:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	2200      	movs	r2, #0
 800db92:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800db96:	2300      	movs	r3, #0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3710      	adds	r7, #16
 800db9c:	46bd      	mov	sp, r7
 800db9e:	bd80      	pop	{r7, pc}
 800dba0:	0800dff7 	.word	0x0800dff7
 800dba4:	0800dfb1 	.word	0x0800dfb1
 800dba8:	0800e013 	.word	0x0800e013
 800dbac:	ffff0000 	.word	0xffff0000

0800dbb0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b08a      	sub	sp, #40	@ 0x28
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	691b      	ldr	r3, [r3, #16]
 800dbbe:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	695b      	ldr	r3, [r3, #20]
 800dbc6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800dbc8:	6a3a      	ldr	r2, [r7, #32]
 800dbca:	69fb      	ldr	r3, [r7, #28]
 800dbcc:	4013      	ands	r3, r2
 800dbce:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	689b      	ldr	r3, [r3, #8]
 800dbd6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dbe2:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	3330      	adds	r3, #48	@ 0x30
 800dbea:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800dbec:	69fb      	ldr	r3, [r7, #28]
 800dbee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d010      	beq.n	800dc18 <HAL_SPI_IRQHandler+0x68>
 800dbf6:	6a3b      	ldr	r3, [r7, #32]
 800dbf8:	f003 0308 	and.w	r3, r3, #8
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d00b      	beq.n	800dc18 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	699a      	ldr	r2, [r3, #24]
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc0e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f000 f9c3 	bl	800df9c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800dc16:	e192      	b.n	800df3e <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800dc18:	69bb      	ldr	r3, [r7, #24]
 800dc1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d113      	bne.n	800dc4a <HAL_SPI_IRQHandler+0x9a>
 800dc22:	69bb      	ldr	r3, [r7, #24]
 800dc24:	f003 0320 	and.w	r3, r3, #32
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d10e      	bne.n	800dc4a <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800dc2c:	69bb      	ldr	r3, [r7, #24]
 800dc2e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d009      	beq.n	800dc4a <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc3a:	6878      	ldr	r0, [r7, #4]
 800dc3c:	4798      	blx	r3
    hspi->RxISR(hspi);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	4798      	blx	r3
    handled = 1UL;
 800dc46:	2301      	movs	r3, #1
 800dc48:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800dc4a:	69bb      	ldr	r3, [r7, #24]
 800dc4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d10f      	bne.n	800dc74 <HAL_SPI_IRQHandler+0xc4>
 800dc54:	69bb      	ldr	r3, [r7, #24]
 800dc56:	f003 0301 	and.w	r3, r3, #1
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d00a      	beq.n	800dc74 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800dc5e:	69bb      	ldr	r3, [r7, #24]
 800dc60:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d105      	bne.n	800dc74 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	4798      	blx	r3
    handled = 1UL;
 800dc70:	2301      	movs	r3, #1
 800dc72:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800dc74:	69bb      	ldr	r3, [r7, #24]
 800dc76:	f003 0320 	and.w	r3, r3, #32
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d10f      	bne.n	800dc9e <HAL_SPI_IRQHandler+0xee>
 800dc7e:	69bb      	ldr	r3, [r7, #24]
 800dc80:	f003 0302 	and.w	r3, r3, #2
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d00a      	beq.n	800dc9e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800dc88:	69bb      	ldr	r3, [r7, #24]
 800dc8a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d105      	bne.n	800dc9e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	4798      	blx	r3
    handled = 1UL;
 800dc9a:	2301      	movs	r3, #1
 800dc9c:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800dc9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f040 8147 	bne.w	800df34 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800dca6:	69bb      	ldr	r3, [r7, #24]
 800dca8:	f003 0308 	and.w	r3, r3, #8
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	f000 808b 	beq.w	800ddc8 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	699a      	ldr	r2, [r3, #24]
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	f042 0208 	orr.w	r2, r2, #8
 800dcc0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	699a      	ldr	r2, [r3, #24]
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f042 0210 	orr.w	r2, r2, #16
 800dcd0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	699a      	ldr	r2, [r3, #24]
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dce0:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	691a      	ldr	r2, [r3, #16]
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f022 0208 	bic.w	r2, r2, #8
 800dcf0:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	689b      	ldr	r3, [r3, #8]
 800dcf8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d13d      	bne.n	800dd7c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800dd00:	e036      	b.n	800dd70 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	68db      	ldr	r3, [r3, #12]
 800dd06:	2b0f      	cmp	r3, #15
 800dd08:	d90b      	bls.n	800dd22 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681a      	ldr	r2, [r3, #0]
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800dd14:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd1a:	1d1a      	adds	r2, r3, #4
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	665a      	str	r2, [r3, #100]	@ 0x64
 800dd20:	e01d      	b.n	800dd5e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	68db      	ldr	r3, [r3, #12]
 800dd26:	2b07      	cmp	r3, #7
 800dd28:	d90b      	bls.n	800dd42 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd2e:	68fa      	ldr	r2, [r7, #12]
 800dd30:	8812      	ldrh	r2, [r2, #0]
 800dd32:	b292      	uxth	r2, r2
 800dd34:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd3a:	1c9a      	adds	r2, r3, #2
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	665a      	str	r2, [r3, #100]	@ 0x64
 800dd40:	e00d      	b.n	800dd5e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd4e:	7812      	ldrb	r2, [r2, #0]
 800dd50:	b2d2      	uxtb	r2, r2
 800dd52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd58:	1c5a      	adds	r2, r3, #1
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800dd64:	b29b      	uxth	r3, r3
 800dd66:	3b01      	subs	r3, #1
 800dd68:	b29a      	uxth	r2, r3
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800dd76:	b29b      	uxth	r3, r3
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d1c2      	bne.n	800dd02 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 f985 	bl	800e08c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2201      	movs	r2, #1
 800dd86:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d003      	beq.n	800dd9c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f7f4 fbff 	bl	8002598 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800dd9a:	e0d0      	b.n	800df3e <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800dd9c:	7cfb      	ldrb	r3, [r7, #19]
 800dd9e:	2b05      	cmp	r3, #5
 800dda0:	d103      	bne.n	800ddaa <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800dda2:	6878      	ldr	r0, [r7, #4]
 800dda4:	f000 f8e6 	bl	800df74 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800dda8:	e0c6      	b.n	800df38 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800ddaa:	7cfb      	ldrb	r3, [r7, #19]
 800ddac:	2b04      	cmp	r3, #4
 800ddae:	d103      	bne.n	800ddb8 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800ddb0:	6878      	ldr	r0, [r7, #4]
 800ddb2:	f000 f8d5 	bl	800df60 <HAL_SPI_RxCpltCallback>
    return;
 800ddb6:	e0bf      	b.n	800df38 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800ddb8:	7cfb      	ldrb	r3, [r7, #19]
 800ddba:	2b03      	cmp	r3, #3
 800ddbc:	f040 80bc 	bne.w	800df38 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f000 f8c3 	bl	800df4c <HAL_SPI_TxCpltCallback>
    return;
 800ddc6:	e0b7      	b.n	800df38 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800ddc8:	69bb      	ldr	r3, [r7, #24]
 800ddca:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	f000 80b5 	beq.w	800df3e <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800ddd4:	69bb      	ldr	r3, [r7, #24]
 800ddd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d00f      	beq.n	800ddfe <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dde4:	f043 0204 	orr.w	r2, r3, #4
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	699a      	ldr	r2, [r3, #24]
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ddfc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800ddfe:	69bb      	ldr	r3, [r7, #24]
 800de00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800de04:	2b00      	cmp	r3, #0
 800de06:	d00f      	beq.n	800de28 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800de0e:	f043 0201 	orr.w	r2, r3, #1
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	699a      	ldr	r2, [r3, #24]
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800de26:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800de28:	69bb      	ldr	r3, [r7, #24]
 800de2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d00f      	beq.n	800de52 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800de38:	f043 0208 	orr.w	r2, r3, #8
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	699a      	ldr	r2, [r3, #24]
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800de50:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800de52:	69bb      	ldr	r3, [r7, #24]
 800de54:	f003 0320 	and.w	r3, r3, #32
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d00f      	beq.n	800de7c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800de62:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	699a      	ldr	r2, [r3, #24]
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	f042 0220 	orr.w	r2, r2, #32
 800de7a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800de82:	2b00      	cmp	r3, #0
 800de84:	d05a      	beq.n	800df3c <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	681a      	ldr	r2, [r3, #0]
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f022 0201 	bic.w	r2, r2, #1
 800de94:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	6919      	ldr	r1, [r3, #16]
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681a      	ldr	r2, [r3, #0]
 800dea0:	4b28      	ldr	r3, [pc, #160]	@ (800df44 <HAL_SPI_IRQHandler+0x394>)
 800dea2:	400b      	ands	r3, r1
 800dea4:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800deac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800deb0:	d138      	bne.n	800df24 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	689a      	ldr	r2, [r3, #8]
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800dec0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d013      	beq.n	800def2 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800dece:	4a1e      	ldr	r2, [pc, #120]	@ (800df48 <HAL_SPI_IRQHandler+0x398>)
 800ded0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ded6:	4618      	mov	r0, r3
 800ded8:	f7f9 fbf4 	bl	80076c4 <HAL_DMA_Abort_IT>
 800dedc:	4603      	mov	r3, r0
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d007      	beq.n	800def2 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dee8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800def6:	2b00      	cmp	r3, #0
 800def8:	d020      	beq.n	800df3c <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800defe:	4a12      	ldr	r2, [pc, #72]	@ (800df48 <HAL_SPI_IRQHandler+0x398>)
 800df00:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df06:	4618      	mov	r0, r3
 800df08:	f7f9 fbdc 	bl	80076c4 <HAL_DMA_Abort_IT>
 800df0c:	4603      	mov	r3, r0
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d014      	beq.n	800df3c <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800df18:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800df22:	e00b      	b.n	800df3c <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	2201      	movs	r2, #1
 800df28:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f7f4 fb33 	bl	8002598 <HAL_SPI_ErrorCallback>
    return;
 800df32:	e003      	b.n	800df3c <HAL_SPI_IRQHandler+0x38c>
    return;
 800df34:	bf00      	nop
 800df36:	e002      	b.n	800df3e <HAL_SPI_IRQHandler+0x38e>
    return;
 800df38:	bf00      	nop
 800df3a:	e000      	b.n	800df3e <HAL_SPI_IRQHandler+0x38e>
    return;
 800df3c:	bf00      	nop
  }
}
 800df3e:	3728      	adds	r7, #40	@ 0x28
 800df40:	46bd      	mov	sp, r7
 800df42:	bd80      	pop	{r7, pc}
 800df44:	fffffc94 	.word	0xfffffc94
 800df48:	0800e059 	.word	0x0800e059

0800df4c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800df4c:	b480      	push	{r7}
 800df4e:	b083      	sub	sp, #12
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800df54:	bf00      	nop
 800df56:	370c      	adds	r7, #12
 800df58:	46bd      	mov	sp, r7
 800df5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5e:	4770      	bx	lr

0800df60 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800df60:	b480      	push	{r7}
 800df62:	b083      	sub	sp, #12
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800df68:	bf00      	nop
 800df6a:	370c      	adds	r7, #12
 800df6c:	46bd      	mov	sp, r7
 800df6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df72:	4770      	bx	lr

0800df74 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800df74:	b480      	push	{r7}
 800df76:	b083      	sub	sp, #12
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800df7c:	bf00      	nop
 800df7e:	370c      	adds	r7, #12
 800df80:	46bd      	mov	sp, r7
 800df82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df86:	4770      	bx	lr

0800df88 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800df88:	b480      	push	{r7}
 800df8a:	b083      	sub	sp, #12
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800df90:	bf00      	nop
 800df92:	370c      	adds	r7, #12
 800df94:	46bd      	mov	sp, r7
 800df96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9a:	4770      	bx	lr

0800df9c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800df9c:	b480      	push	{r7}
 800df9e:	b083      	sub	sp, #12
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800dfa4:	bf00      	nop
 800dfa6:	370c      	adds	r7, #12
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfae:	4770      	bx	lr

0800dfb0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b084      	sub	sp, #16
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfbc:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dfc4:	b2db      	uxtb	r3, r3
 800dfc6:	2b07      	cmp	r3, #7
 800dfc8:	d011      	beq.n	800dfee <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dfce:	69db      	ldr	r3, [r3, #28]
 800dfd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfd4:	d103      	bne.n	800dfde <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 800dfd6:	68f8      	ldr	r0, [r7, #12]
 800dfd8:	f7ff ffcc 	bl	800df74 <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800dfdc:	e007      	b.n	800dfee <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	691a      	ldr	r2, [r3, #16]
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	f042 0208 	orr.w	r2, r2, #8
 800dfec:	611a      	str	r2, [r3, #16]
}
 800dfee:	bf00      	nop
 800dff0:	3710      	adds	r7, #16
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}

0800dff6 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800dff6:	b580      	push	{r7, lr}
 800dff8:	b084      	sub	sp, #16
 800dffa:	af00      	add	r7, sp, #0
 800dffc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e002:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800e004:	68f8      	ldr	r0, [r7, #12]
 800e006:	f7ff ffbf 	bl	800df88 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e00a:	bf00      	nop
 800e00c:	3710      	adds	r7, #16
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}

0800e012 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800e012:	b580      	push	{r7, lr}
 800e014:	b084      	sub	sp, #16
 800e016:	af00      	add	r7, sp, #0
 800e018:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e01e:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f7fa fcbf 	bl	80089a4 <HAL_DMA_GetError>
 800e026:	4603      	mov	r3, r0
 800e028:	2b02      	cmp	r3, #2
 800e02a:	d011      	beq.n	800e050 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800e02c:	68f8      	ldr	r0, [r7, #12]
 800e02e:	f000 f82d 	bl	800e08c <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e038:	f043 0210 	orr.w	r2, r3, #16
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	2201      	movs	r2, #1
 800e046:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800e04a:	68f8      	ldr	r0, [r7, #12]
 800e04c:	f7f4 faa4 	bl	8002598 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800e050:	bf00      	nop
 800e052:	3710      	adds	r7, #16
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}

0800e058 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e058:	b580      	push	{r7, lr}
 800e05a:	b084      	sub	sp, #16
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e064:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	2200      	movs	r2, #0
 800e06a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2200      	movs	r2, #0
 800e072:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	2201      	movs	r2, #1
 800e07a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800e07e:	68f8      	ldr	r0, [r7, #12]
 800e080:	f7f4 fa8a 	bl	8002598 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e084:	bf00      	nop
 800e086:	3710      	adds	r7, #16
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}

0800e08c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e08c:	b480      	push	{r7}
 800e08e:	b085      	sub	sp, #20
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	695b      	ldr	r3, [r3, #20]
 800e09a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	699a      	ldr	r2, [r3, #24]
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	f042 0208 	orr.w	r2, r2, #8
 800e0aa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	699a      	ldr	r2, [r3, #24]
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	f042 0210 	orr.w	r2, r2, #16
 800e0ba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	681a      	ldr	r2, [r3, #0]
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f022 0201 	bic.w	r2, r2, #1
 800e0ca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	6919      	ldr	r1, [r3, #16]
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681a      	ldr	r2, [r3, #0]
 800e0d6:	4b3c      	ldr	r3, [pc, #240]	@ (800e1c8 <SPI_CloseTransfer+0x13c>)
 800e0d8:	400b      	ands	r3, r1
 800e0da:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	689a      	ldr	r2, [r3, #8]
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e0ea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e0f2:	b2db      	uxtb	r3, r3
 800e0f4:	2b04      	cmp	r3, #4
 800e0f6:	d014      	beq.n	800e122 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	f003 0320 	and.w	r3, r3, #32
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d00f      	beq.n	800e122 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e108:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	699a      	ldr	r2, [r3, #24]
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	f042 0220 	orr.w	r2, r2, #32
 800e120:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e128:	b2db      	uxtb	r3, r3
 800e12a:	2b03      	cmp	r3, #3
 800e12c:	d014      	beq.n	800e158 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e134:	2b00      	cmp	r3, #0
 800e136:	d00f      	beq.n	800e158 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e13e:	f043 0204 	orr.w	r2, r3, #4
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	699a      	ldr	r2, [r3, #24]
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e156:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d00f      	beq.n	800e182 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e168:	f043 0201 	orr.w	r2, r3, #1
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	699a      	ldr	r2, [r3, #24]
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e180:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d00f      	beq.n	800e1ac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e192:	f043 0208 	orr.w	r2, r3, #8
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	699a      	ldr	r2, [r3, #24]
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e1aa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800e1bc:	bf00      	nop
 800e1be:	3714      	adds	r7, #20
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c6:	4770      	bx	lr
 800e1c8:	fffffc90 	.word	0xfffffc90

0800e1cc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b084      	sub	sp, #16
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	60f8      	str	r0, [r7, #12]
 800e1d4:	60b9      	str	r1, [r7, #8]
 800e1d6:	603b      	str	r3, [r7, #0]
 800e1d8:	4613      	mov	r3, r2
 800e1da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e1dc:	e010      	b.n	800e200 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e1de:	f7f6 fdbf 	bl	8004d60 <HAL_GetTick>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	69bb      	ldr	r3, [r7, #24]
 800e1e6:	1ad3      	subs	r3, r2, r3
 800e1e8:	683a      	ldr	r2, [r7, #0]
 800e1ea:	429a      	cmp	r2, r3
 800e1ec:	d803      	bhi.n	800e1f6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e1f4:	d102      	bne.n	800e1fc <SPI_WaitOnFlagUntilTimeout+0x30>
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d101      	bne.n	800e200 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800e1fc:	2303      	movs	r3, #3
 800e1fe:	e00f      	b.n	800e220 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	695a      	ldr	r2, [r3, #20]
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	4013      	ands	r3, r2
 800e20a:	68ba      	ldr	r2, [r7, #8]
 800e20c:	429a      	cmp	r2, r3
 800e20e:	bf0c      	ite	eq
 800e210:	2301      	moveq	r3, #1
 800e212:	2300      	movne	r3, #0
 800e214:	b2db      	uxtb	r3, r3
 800e216:	461a      	mov	r2, r3
 800e218:	79fb      	ldrb	r3, [r7, #7]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d0df      	beq.n	800e1de <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800e21e:	2300      	movs	r3, #0
}
 800e220:	4618      	mov	r0, r3
 800e222:	3710      	adds	r7, #16
 800e224:	46bd      	mov	sp, r7
 800e226:	bd80      	pop	{r7, pc}

0800e228 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e228:	b480      	push	{r7}
 800e22a:	b085      	sub	sp, #20
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e234:	095b      	lsrs	r3, r3, #5
 800e236:	3301      	adds	r3, #1
 800e238:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	68db      	ldr	r3, [r3, #12]
 800e23e:	3301      	adds	r3, #1
 800e240:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	3307      	adds	r3, #7
 800e246:	08db      	lsrs	r3, r3, #3
 800e248:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800e24a:	68bb      	ldr	r3, [r7, #8]
 800e24c:	68fa      	ldr	r2, [r7, #12]
 800e24e:	fb02 f303 	mul.w	r3, r2, r3
}
 800e252:	4618      	mov	r0, r3
 800e254:	3714      	adds	r7, #20
 800e256:	46bd      	mov	sp, r7
 800e258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25c:	4770      	bx	lr

0800e25e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e25e:	b580      	push	{r7, lr}
 800e260:	b082      	sub	sp, #8
 800e262:	af00      	add	r7, sp, #0
 800e264:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d101      	bne.n	800e270 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e26c:	2301      	movs	r3, #1
 800e26e:	e049      	b.n	800e304 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e276:	b2db      	uxtb	r3, r3
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d106      	bne.n	800e28a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	2200      	movs	r2, #0
 800e280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f7f6 fa05 	bl	8004694 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	2202      	movs	r2, #2
 800e28e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681a      	ldr	r2, [r3, #0]
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	3304      	adds	r3, #4
 800e29a:	4619      	mov	r1, r3
 800e29c:	4610      	mov	r0, r2
 800e29e:	f000 fb61 	bl	800e964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	2201      	movs	r2, #1
 800e2a6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2201      	movs	r2, #1
 800e2ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2201      	movs	r2, #1
 800e2be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2201      	movs	r2, #1
 800e2d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	2201      	movs	r2, #1
 800e2de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	2201      	movs	r2, #1
 800e2e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	2201      	movs	r2, #1
 800e2ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	2201      	movs	r2, #1
 800e2f6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e302:	2300      	movs	r3, #0
}
 800e304:	4618      	mov	r0, r3
 800e306:	3708      	adds	r7, #8
 800e308:	46bd      	mov	sp, r7
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b085      	sub	sp, #20
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e31a:	b2db      	uxtb	r3, r3
 800e31c:	2b01      	cmp	r3, #1
 800e31e:	d001      	beq.n	800e324 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e320:	2301      	movs	r3, #1
 800e322:	e056      	b.n	800e3d2 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	2202      	movs	r2, #2
 800e328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	4a2b      	ldr	r2, [pc, #172]	@ (800e3e0 <HAL_TIM_Base_Start+0xd4>)
 800e332:	4293      	cmp	r3, r2
 800e334:	d02c      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e33e:	d027      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	4a27      	ldr	r2, [pc, #156]	@ (800e3e4 <HAL_TIM_Base_Start+0xd8>)
 800e346:	4293      	cmp	r3, r2
 800e348:	d022      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	4a26      	ldr	r2, [pc, #152]	@ (800e3e8 <HAL_TIM_Base_Start+0xdc>)
 800e350:	4293      	cmp	r3, r2
 800e352:	d01d      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	4a24      	ldr	r2, [pc, #144]	@ (800e3ec <HAL_TIM_Base_Start+0xe0>)
 800e35a:	4293      	cmp	r3, r2
 800e35c:	d018      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	4a23      	ldr	r2, [pc, #140]	@ (800e3f0 <HAL_TIM_Base_Start+0xe4>)
 800e364:	4293      	cmp	r3, r2
 800e366:	d013      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	4a21      	ldr	r2, [pc, #132]	@ (800e3f4 <HAL_TIM_Base_Start+0xe8>)
 800e36e:	4293      	cmp	r3, r2
 800e370:	d00e      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	4a20      	ldr	r2, [pc, #128]	@ (800e3f8 <HAL_TIM_Base_Start+0xec>)
 800e378:	4293      	cmp	r3, r2
 800e37a:	d009      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	4a1e      	ldr	r2, [pc, #120]	@ (800e3fc <HAL_TIM_Base_Start+0xf0>)
 800e382:	4293      	cmp	r3, r2
 800e384:	d004      	beq.n	800e390 <HAL_TIM_Base_Start+0x84>
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	4a1d      	ldr	r2, [pc, #116]	@ (800e400 <HAL_TIM_Base_Start+0xf4>)
 800e38c:	4293      	cmp	r3, r2
 800e38e:	d115      	bne.n	800e3bc <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	689a      	ldr	r2, [r3, #8]
 800e396:	4b1b      	ldr	r3, [pc, #108]	@ (800e404 <HAL_TIM_Base_Start+0xf8>)
 800e398:	4013      	ands	r3, r2
 800e39a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	2b06      	cmp	r3, #6
 800e3a0:	d015      	beq.n	800e3ce <HAL_TIM_Base_Start+0xc2>
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e3a8:	d011      	beq.n	800e3ce <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	681a      	ldr	r2, [r3, #0]
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f042 0201 	orr.w	r2, r2, #1
 800e3b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e3ba:	e008      	b.n	800e3ce <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	681a      	ldr	r2, [r3, #0]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f042 0201 	orr.w	r2, r2, #1
 800e3ca:	601a      	str	r2, [r3, #0]
 800e3cc:	e000      	b.n	800e3d0 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e3ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e3d0:	2300      	movs	r3, #0
}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	3714      	adds	r7, #20
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3dc:	4770      	bx	lr
 800e3de:	bf00      	nop
 800e3e0:	40010000 	.word	0x40010000
 800e3e4:	40000400 	.word	0x40000400
 800e3e8:	40000800 	.word	0x40000800
 800e3ec:	40000c00 	.word	0x40000c00
 800e3f0:	40010400 	.word	0x40010400
 800e3f4:	40001800 	.word	0x40001800
 800e3f8:	40014000 	.word	0x40014000
 800e3fc:	4000e000 	.word	0x4000e000
 800e400:	4000e400 	.word	0x4000e400
 800e404:	00010007 	.word	0x00010007

0800e408 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e408:	b480      	push	{r7}
 800e40a:	b085      	sub	sp, #20
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e416:	b2db      	uxtb	r3, r3
 800e418:	2b01      	cmp	r3, #1
 800e41a:	d001      	beq.n	800e420 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e41c:	2301      	movs	r3, #1
 800e41e:	e05e      	b.n	800e4de <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2202      	movs	r2, #2
 800e424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	68da      	ldr	r2, [r3, #12]
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	f042 0201 	orr.w	r2, r2, #1
 800e436:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	4a2b      	ldr	r2, [pc, #172]	@ (800e4ec <HAL_TIM_Base_Start_IT+0xe4>)
 800e43e:	4293      	cmp	r3, r2
 800e440:	d02c      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e44a:	d027      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	4a27      	ldr	r2, [pc, #156]	@ (800e4f0 <HAL_TIM_Base_Start_IT+0xe8>)
 800e452:	4293      	cmp	r3, r2
 800e454:	d022      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	4a26      	ldr	r2, [pc, #152]	@ (800e4f4 <HAL_TIM_Base_Start_IT+0xec>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d01d      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	4a24      	ldr	r2, [pc, #144]	@ (800e4f8 <HAL_TIM_Base_Start_IT+0xf0>)
 800e466:	4293      	cmp	r3, r2
 800e468:	d018      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	4a23      	ldr	r2, [pc, #140]	@ (800e4fc <HAL_TIM_Base_Start_IT+0xf4>)
 800e470:	4293      	cmp	r3, r2
 800e472:	d013      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	4a21      	ldr	r2, [pc, #132]	@ (800e500 <HAL_TIM_Base_Start_IT+0xf8>)
 800e47a:	4293      	cmp	r3, r2
 800e47c:	d00e      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	4a20      	ldr	r2, [pc, #128]	@ (800e504 <HAL_TIM_Base_Start_IT+0xfc>)
 800e484:	4293      	cmp	r3, r2
 800e486:	d009      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	4a1e      	ldr	r2, [pc, #120]	@ (800e508 <HAL_TIM_Base_Start_IT+0x100>)
 800e48e:	4293      	cmp	r3, r2
 800e490:	d004      	beq.n	800e49c <HAL_TIM_Base_Start_IT+0x94>
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	4a1d      	ldr	r2, [pc, #116]	@ (800e50c <HAL_TIM_Base_Start_IT+0x104>)
 800e498:	4293      	cmp	r3, r2
 800e49a:	d115      	bne.n	800e4c8 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	689a      	ldr	r2, [r3, #8]
 800e4a2:	4b1b      	ldr	r3, [pc, #108]	@ (800e510 <HAL_TIM_Base_Start_IT+0x108>)
 800e4a4:	4013      	ands	r3, r2
 800e4a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	2b06      	cmp	r3, #6
 800e4ac:	d015      	beq.n	800e4da <HAL_TIM_Base_Start_IT+0xd2>
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e4b4:	d011      	beq.n	800e4da <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	681a      	ldr	r2, [r3, #0]
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	f042 0201 	orr.w	r2, r2, #1
 800e4c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4c6:	e008      	b.n	800e4da <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	681a      	ldr	r2, [r3, #0]
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f042 0201 	orr.w	r2, r2, #1
 800e4d6:	601a      	str	r2, [r3, #0]
 800e4d8:	e000      	b.n	800e4dc <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e4dc:	2300      	movs	r3, #0
}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	3714      	adds	r7, #20
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e8:	4770      	bx	lr
 800e4ea:	bf00      	nop
 800e4ec:	40010000 	.word	0x40010000
 800e4f0:	40000400 	.word	0x40000400
 800e4f4:	40000800 	.word	0x40000800
 800e4f8:	40000c00 	.word	0x40000c00
 800e4fc:	40010400 	.word	0x40010400
 800e500:	40001800 	.word	0x40001800
 800e504:	40014000 	.word	0x40014000
 800e508:	4000e000 	.word	0x4000e000
 800e50c:	4000e400 	.word	0x4000e400
 800e510:	00010007 	.word	0x00010007

0800e514 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b084      	sub	sp, #16
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	68db      	ldr	r3, [r3, #12]
 800e522:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	691b      	ldr	r3, [r3, #16]
 800e52a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e52c:	68bb      	ldr	r3, [r7, #8]
 800e52e:	f003 0302 	and.w	r3, r3, #2
 800e532:	2b00      	cmp	r3, #0
 800e534:	d020      	beq.n	800e578 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	f003 0302 	and.w	r3, r3, #2
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d01b      	beq.n	800e578 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f06f 0202 	mvn.w	r2, #2
 800e548:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2201      	movs	r2, #1
 800e54e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	699b      	ldr	r3, [r3, #24]
 800e556:	f003 0303 	and.w	r3, r3, #3
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d003      	beq.n	800e566 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f000 f9e2 	bl	800e928 <HAL_TIM_IC_CaptureCallback>
 800e564:	e005      	b.n	800e572 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f000 f9d4 	bl	800e914 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e56c:	6878      	ldr	r0, [r7, #4]
 800e56e:	f000 f9e5 	bl	800e93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	2200      	movs	r2, #0
 800e576:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	f003 0304 	and.w	r3, r3, #4
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d020      	beq.n	800e5c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	f003 0304 	and.w	r3, r3, #4
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d01b      	beq.n	800e5c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f06f 0204 	mvn.w	r2, #4
 800e594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2202      	movs	r2, #2
 800e59a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	699b      	ldr	r3, [r3, #24]
 800e5a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d003      	beq.n	800e5b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	f000 f9bc 	bl	800e928 <HAL_TIM_IC_CaptureCallback>
 800e5b0:	e005      	b.n	800e5be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e5b2:	6878      	ldr	r0, [r7, #4]
 800e5b4:	f000 f9ae 	bl	800e914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f000 f9bf 	bl	800e93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	2200      	movs	r2, #0
 800e5c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	f003 0308 	and.w	r3, r3, #8
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d020      	beq.n	800e610 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	f003 0308 	and.w	r3, r3, #8
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d01b      	beq.n	800e610 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	f06f 0208 	mvn.w	r2, #8
 800e5e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	2204      	movs	r2, #4
 800e5e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	69db      	ldr	r3, [r3, #28]
 800e5ee:	f003 0303 	and.w	r3, r3, #3
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d003      	beq.n	800e5fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f000 f996 	bl	800e928 <HAL_TIM_IC_CaptureCallback>
 800e5fc:	e005      	b.n	800e60a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e5fe:	6878      	ldr	r0, [r7, #4]
 800e600:	f000 f988 	bl	800e914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e604:	6878      	ldr	r0, [r7, #4]
 800e606:	f000 f999 	bl	800e93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	2200      	movs	r2, #0
 800e60e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e610:	68bb      	ldr	r3, [r7, #8]
 800e612:	f003 0310 	and.w	r3, r3, #16
 800e616:	2b00      	cmp	r3, #0
 800e618:	d020      	beq.n	800e65c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	f003 0310 	and.w	r3, r3, #16
 800e620:	2b00      	cmp	r3, #0
 800e622:	d01b      	beq.n	800e65c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	f06f 0210 	mvn.w	r2, #16
 800e62c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2208      	movs	r2, #8
 800e632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	69db      	ldr	r3, [r3, #28]
 800e63a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d003      	beq.n	800e64a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f000 f970 	bl	800e928 <HAL_TIM_IC_CaptureCallback>
 800e648:	e005      	b.n	800e656 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	f000 f962 	bl	800e914 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f000 f973 	bl	800e93c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	2200      	movs	r2, #0
 800e65a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e65c:	68bb      	ldr	r3, [r7, #8]
 800e65e:	f003 0301 	and.w	r3, r3, #1
 800e662:	2b00      	cmp	r3, #0
 800e664:	d00c      	beq.n	800e680 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	f003 0301 	and.w	r3, r3, #1
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d007      	beq.n	800e680 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f06f 0201 	mvn.w	r2, #1
 800e678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f7f5 fd1e 	bl	80040bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e680:	68bb      	ldr	r3, [r7, #8]
 800e682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e686:	2b00      	cmp	r3, #0
 800e688:	d104      	bne.n	800e694 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e690:	2b00      	cmp	r3, #0
 800e692:	d00c      	beq.n	800e6ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d007      	beq.n	800e6ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e6a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e6a8:	6878      	ldr	r0, [r7, #4]
 800e6aa:	f000 fb4b 	bl	800ed44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d00c      	beq.n	800e6d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d007      	beq.n	800e6d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e6ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e6cc:	6878      	ldr	r0, [r7, #4]
 800e6ce:	f000 fb43 	bl	800ed58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e6d2:	68bb      	ldr	r3, [r7, #8]
 800e6d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d00c      	beq.n	800e6f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d007      	beq.n	800e6f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e6ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f000 f92d 	bl	800e950 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e6f6:	68bb      	ldr	r3, [r7, #8]
 800e6f8:	f003 0320 	and.w	r3, r3, #32
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d00c      	beq.n	800e71a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	f003 0320 	and.w	r3, r3, #32
 800e706:	2b00      	cmp	r3, #0
 800e708:	d007      	beq.n	800e71a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	f06f 0220 	mvn.w	r2, #32
 800e712:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f000 fb0b 	bl	800ed30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e71a:	bf00      	nop
 800e71c:	3710      	adds	r7, #16
 800e71e:	46bd      	mov	sp, r7
 800e720:	bd80      	pop	{r7, pc}
	...

0800e724 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e724:	b580      	push	{r7, lr}
 800e726:	b084      	sub	sp, #16
 800e728:	af00      	add	r7, sp, #0
 800e72a:	6078      	str	r0, [r7, #4]
 800e72c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e72e:	2300      	movs	r3, #0
 800e730:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e738:	2b01      	cmp	r3, #1
 800e73a:	d101      	bne.n	800e740 <HAL_TIM_ConfigClockSource+0x1c>
 800e73c:	2302      	movs	r3, #2
 800e73e:	e0dc      	b.n	800e8fa <HAL_TIM_ConfigClockSource+0x1d6>
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	2201      	movs	r2, #1
 800e744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	2202      	movs	r2, #2
 800e74c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	689b      	ldr	r3, [r3, #8]
 800e756:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e758:	68ba      	ldr	r2, [r7, #8]
 800e75a:	4b6a      	ldr	r3, [pc, #424]	@ (800e904 <HAL_TIM_ConfigClockSource+0x1e0>)
 800e75c:	4013      	ands	r3, r2
 800e75e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e760:	68bb      	ldr	r3, [r7, #8]
 800e762:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e766:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	68ba      	ldr	r2, [r7, #8]
 800e76e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	4a64      	ldr	r2, [pc, #400]	@ (800e908 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e776:	4293      	cmp	r3, r2
 800e778:	f000 80a9 	beq.w	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e77c:	4a62      	ldr	r2, [pc, #392]	@ (800e908 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e77e:	4293      	cmp	r3, r2
 800e780:	f200 80ae 	bhi.w	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e784:	4a61      	ldr	r2, [pc, #388]	@ (800e90c <HAL_TIM_ConfigClockSource+0x1e8>)
 800e786:	4293      	cmp	r3, r2
 800e788:	f000 80a1 	beq.w	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e78c:	4a5f      	ldr	r2, [pc, #380]	@ (800e90c <HAL_TIM_ConfigClockSource+0x1e8>)
 800e78e:	4293      	cmp	r3, r2
 800e790:	f200 80a6 	bhi.w	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e794:	4a5e      	ldr	r2, [pc, #376]	@ (800e910 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e796:	4293      	cmp	r3, r2
 800e798:	f000 8099 	beq.w	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e79c:	4a5c      	ldr	r2, [pc, #368]	@ (800e910 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e79e:	4293      	cmp	r3, r2
 800e7a0:	f200 809e 	bhi.w	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e7a8:	f000 8091 	beq.w	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e7ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e7b0:	f200 8096 	bhi.w	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e7b8:	f000 8089 	beq.w	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e7bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e7c0:	f200 808e 	bhi.w	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e7c8:	d03e      	beq.n	800e848 <HAL_TIM_ConfigClockSource+0x124>
 800e7ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e7ce:	f200 8087 	bhi.w	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7d6:	f000 8086 	beq.w	800e8e6 <HAL_TIM_ConfigClockSource+0x1c2>
 800e7da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7de:	d87f      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7e0:	2b70      	cmp	r3, #112	@ 0x70
 800e7e2:	d01a      	beq.n	800e81a <HAL_TIM_ConfigClockSource+0xf6>
 800e7e4:	2b70      	cmp	r3, #112	@ 0x70
 800e7e6:	d87b      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7e8:	2b60      	cmp	r3, #96	@ 0x60
 800e7ea:	d050      	beq.n	800e88e <HAL_TIM_ConfigClockSource+0x16a>
 800e7ec:	2b60      	cmp	r3, #96	@ 0x60
 800e7ee:	d877      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7f0:	2b50      	cmp	r3, #80	@ 0x50
 800e7f2:	d03c      	beq.n	800e86e <HAL_TIM_ConfigClockSource+0x14a>
 800e7f4:	2b50      	cmp	r3, #80	@ 0x50
 800e7f6:	d873      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e7f8:	2b40      	cmp	r3, #64	@ 0x40
 800e7fa:	d058      	beq.n	800e8ae <HAL_TIM_ConfigClockSource+0x18a>
 800e7fc:	2b40      	cmp	r3, #64	@ 0x40
 800e7fe:	d86f      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e800:	2b30      	cmp	r3, #48	@ 0x30
 800e802:	d064      	beq.n	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e804:	2b30      	cmp	r3, #48	@ 0x30
 800e806:	d86b      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e808:	2b20      	cmp	r3, #32
 800e80a:	d060      	beq.n	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e80c:	2b20      	cmp	r3, #32
 800e80e:	d867      	bhi.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800e810:	2b00      	cmp	r3, #0
 800e812:	d05c      	beq.n	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e814:	2b10      	cmp	r3, #16
 800e816:	d05a      	beq.n	800e8ce <HAL_TIM_ConfigClockSource+0x1aa>
 800e818:	e062      	b.n	800e8e0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e822:	683b      	ldr	r3, [r7, #0]
 800e824:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e82a:	f000 f9c5 	bl	800ebb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	689b      	ldr	r3, [r3, #8]
 800e834:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e83c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	68ba      	ldr	r2, [r7, #8]
 800e844:	609a      	str	r2, [r3, #8]
      break;
 800e846:	e04f      	b.n	800e8e8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e854:	683b      	ldr	r3, [r7, #0]
 800e856:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e858:	f000 f9ae 	bl	800ebb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	689a      	ldr	r2, [r3, #8]
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e86a:	609a      	str	r2, [r3, #8]
      break;
 800e86c:	e03c      	b.n	800e8e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e876:	683b      	ldr	r3, [r7, #0]
 800e878:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e87a:	461a      	mov	r2, r3
 800e87c:	f000 f91e 	bl	800eabc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	2150      	movs	r1, #80	@ 0x50
 800e886:	4618      	mov	r0, r3
 800e888:	f000 f978 	bl	800eb7c <TIM_ITRx_SetConfig>
      break;
 800e88c:	e02c      	b.n	800e8e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e892:	683b      	ldr	r3, [r7, #0]
 800e894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e89a:	461a      	mov	r2, r3
 800e89c:	f000 f93d 	bl	800eb1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	2160      	movs	r1, #96	@ 0x60
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f000 f968 	bl	800eb7c <TIM_ITRx_SetConfig>
      break;
 800e8ac:	e01c      	b.n	800e8e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e8b6:	683b      	ldr	r3, [r7, #0]
 800e8b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	f000 f8fe 	bl	800eabc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	2140      	movs	r1, #64	@ 0x40
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	f000 f958 	bl	800eb7c <TIM_ITRx_SetConfig>
      break;
 800e8cc:	e00c      	b.n	800e8e8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681a      	ldr	r2, [r3, #0]
 800e8d2:	683b      	ldr	r3, [r7, #0]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	4619      	mov	r1, r3
 800e8d8:	4610      	mov	r0, r2
 800e8da:	f000 f94f 	bl	800eb7c <TIM_ITRx_SetConfig>
      break;
 800e8de:	e003      	b.n	800e8e8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	73fb      	strb	r3, [r7, #15]
      break;
 800e8e4:	e000      	b.n	800e8e8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800e8e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	2201      	movs	r2, #1
 800e8ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e8f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	3710      	adds	r7, #16
 800e8fe:	46bd      	mov	sp, r7
 800e900:	bd80      	pop	{r7, pc}
 800e902:	bf00      	nop
 800e904:	ffceff88 	.word	0xffceff88
 800e908:	00100040 	.word	0x00100040
 800e90c:	00100030 	.word	0x00100030
 800e910:	00100020 	.word	0x00100020

0800e914 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e914:	b480      	push	{r7}
 800e916:	b083      	sub	sp, #12
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e91c:	bf00      	nop
 800e91e:	370c      	adds	r7, #12
 800e920:	46bd      	mov	sp, r7
 800e922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e926:	4770      	bx	lr

0800e928 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e928:	b480      	push	{r7}
 800e92a:	b083      	sub	sp, #12
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e930:	bf00      	nop
 800e932:	370c      	adds	r7, #12
 800e934:	46bd      	mov	sp, r7
 800e936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93a:	4770      	bx	lr

0800e93c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e93c:	b480      	push	{r7}
 800e93e:	b083      	sub	sp, #12
 800e940:	af00      	add	r7, sp, #0
 800e942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e944:	bf00      	nop
 800e946:	370c      	adds	r7, #12
 800e948:	46bd      	mov	sp, r7
 800e94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94e:	4770      	bx	lr

0800e950 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e950:	b480      	push	{r7}
 800e952:	b083      	sub	sp, #12
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e958:	bf00      	nop
 800e95a:	370c      	adds	r7, #12
 800e95c:	46bd      	mov	sp, r7
 800e95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e962:	4770      	bx	lr

0800e964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e964:	b480      	push	{r7}
 800e966:	b085      	sub	sp, #20
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]
 800e96c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	4a47      	ldr	r2, [pc, #284]	@ (800ea94 <TIM_Base_SetConfig+0x130>)
 800e978:	4293      	cmp	r3, r2
 800e97a:	d013      	beq.n	800e9a4 <TIM_Base_SetConfig+0x40>
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e982:	d00f      	beq.n	800e9a4 <TIM_Base_SetConfig+0x40>
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	4a44      	ldr	r2, [pc, #272]	@ (800ea98 <TIM_Base_SetConfig+0x134>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d00b      	beq.n	800e9a4 <TIM_Base_SetConfig+0x40>
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	4a43      	ldr	r2, [pc, #268]	@ (800ea9c <TIM_Base_SetConfig+0x138>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d007      	beq.n	800e9a4 <TIM_Base_SetConfig+0x40>
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	4a42      	ldr	r2, [pc, #264]	@ (800eaa0 <TIM_Base_SetConfig+0x13c>)
 800e998:	4293      	cmp	r3, r2
 800e99a:	d003      	beq.n	800e9a4 <TIM_Base_SetConfig+0x40>
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	4a41      	ldr	r2, [pc, #260]	@ (800eaa4 <TIM_Base_SetConfig+0x140>)
 800e9a0:	4293      	cmp	r3, r2
 800e9a2:	d108      	bne.n	800e9b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	685b      	ldr	r3, [r3, #4]
 800e9b0:	68fa      	ldr	r2, [r7, #12]
 800e9b2:	4313      	orrs	r3, r2
 800e9b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	4a36      	ldr	r2, [pc, #216]	@ (800ea94 <TIM_Base_SetConfig+0x130>)
 800e9ba:	4293      	cmp	r3, r2
 800e9bc:	d027      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9c4:	d023      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	4a33      	ldr	r2, [pc, #204]	@ (800ea98 <TIM_Base_SetConfig+0x134>)
 800e9ca:	4293      	cmp	r3, r2
 800e9cc:	d01f      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	4a32      	ldr	r2, [pc, #200]	@ (800ea9c <TIM_Base_SetConfig+0x138>)
 800e9d2:	4293      	cmp	r3, r2
 800e9d4:	d01b      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	4a31      	ldr	r2, [pc, #196]	@ (800eaa0 <TIM_Base_SetConfig+0x13c>)
 800e9da:	4293      	cmp	r3, r2
 800e9dc:	d017      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	4a30      	ldr	r2, [pc, #192]	@ (800eaa4 <TIM_Base_SetConfig+0x140>)
 800e9e2:	4293      	cmp	r3, r2
 800e9e4:	d013      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	4a2f      	ldr	r2, [pc, #188]	@ (800eaa8 <TIM_Base_SetConfig+0x144>)
 800e9ea:	4293      	cmp	r3, r2
 800e9ec:	d00f      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	4a2e      	ldr	r2, [pc, #184]	@ (800eaac <TIM_Base_SetConfig+0x148>)
 800e9f2:	4293      	cmp	r3, r2
 800e9f4:	d00b      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	4a2d      	ldr	r2, [pc, #180]	@ (800eab0 <TIM_Base_SetConfig+0x14c>)
 800e9fa:	4293      	cmp	r3, r2
 800e9fc:	d007      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	4a2c      	ldr	r2, [pc, #176]	@ (800eab4 <TIM_Base_SetConfig+0x150>)
 800ea02:	4293      	cmp	r3, r2
 800ea04:	d003      	beq.n	800ea0e <TIM_Base_SetConfig+0xaa>
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	4a2b      	ldr	r2, [pc, #172]	@ (800eab8 <TIM_Base_SetConfig+0x154>)
 800ea0a:	4293      	cmp	r3, r2
 800ea0c:	d108      	bne.n	800ea20 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ea14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	68db      	ldr	r3, [r3, #12]
 800ea1a:	68fa      	ldr	r2, [r7, #12]
 800ea1c:	4313      	orrs	r3, r2
 800ea1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	695b      	ldr	r3, [r3, #20]
 800ea2a:	4313      	orrs	r3, r2
 800ea2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ea2e:	683b      	ldr	r3, [r7, #0]
 800ea30:	689a      	ldr	r2, [r3, #8]
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	681a      	ldr	r2, [r3, #0]
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	4a14      	ldr	r2, [pc, #80]	@ (800ea94 <TIM_Base_SetConfig+0x130>)
 800ea42:	4293      	cmp	r3, r2
 800ea44:	d00f      	beq.n	800ea66 <TIM_Base_SetConfig+0x102>
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	4a16      	ldr	r2, [pc, #88]	@ (800eaa4 <TIM_Base_SetConfig+0x140>)
 800ea4a:	4293      	cmp	r3, r2
 800ea4c:	d00b      	beq.n	800ea66 <TIM_Base_SetConfig+0x102>
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	4a15      	ldr	r2, [pc, #84]	@ (800eaa8 <TIM_Base_SetConfig+0x144>)
 800ea52:	4293      	cmp	r3, r2
 800ea54:	d007      	beq.n	800ea66 <TIM_Base_SetConfig+0x102>
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	4a14      	ldr	r2, [pc, #80]	@ (800eaac <TIM_Base_SetConfig+0x148>)
 800ea5a:	4293      	cmp	r3, r2
 800ea5c:	d003      	beq.n	800ea66 <TIM_Base_SetConfig+0x102>
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	4a13      	ldr	r2, [pc, #76]	@ (800eab0 <TIM_Base_SetConfig+0x14c>)
 800ea62:	4293      	cmp	r3, r2
 800ea64:	d103      	bne.n	800ea6e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	691a      	ldr	r2, [r3, #16]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	f043 0204 	orr.w	r2, r3, #4
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	2201      	movs	r2, #1
 800ea7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	68fa      	ldr	r2, [r7, #12]
 800ea84:	601a      	str	r2, [r3, #0]
}
 800ea86:	bf00      	nop
 800ea88:	3714      	adds	r7, #20
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea90:	4770      	bx	lr
 800ea92:	bf00      	nop
 800ea94:	40010000 	.word	0x40010000
 800ea98:	40000400 	.word	0x40000400
 800ea9c:	40000800 	.word	0x40000800
 800eaa0:	40000c00 	.word	0x40000c00
 800eaa4:	40010400 	.word	0x40010400
 800eaa8:	40014000 	.word	0x40014000
 800eaac:	40014400 	.word	0x40014400
 800eab0:	40014800 	.word	0x40014800
 800eab4:	4000e000 	.word	0x4000e000
 800eab8:	4000e400 	.word	0x4000e400

0800eabc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eabc:	b480      	push	{r7}
 800eabe:	b087      	sub	sp, #28
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	60f8      	str	r0, [r7, #12]
 800eac4:	60b9      	str	r1, [r7, #8]
 800eac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	6a1b      	ldr	r3, [r3, #32]
 800eacc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	6a1b      	ldr	r3, [r3, #32]
 800ead2:	f023 0201 	bic.w	r2, r3, #1
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	699b      	ldr	r3, [r3, #24]
 800eade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eae0:	693b      	ldr	r3, [r7, #16]
 800eae2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eae6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	011b      	lsls	r3, r3, #4
 800eaec:	693a      	ldr	r2, [r7, #16]
 800eaee:	4313      	orrs	r3, r2
 800eaf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800eaf2:	697b      	ldr	r3, [r7, #20]
 800eaf4:	f023 030a 	bic.w	r3, r3, #10
 800eaf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800eafa:	697a      	ldr	r2, [r7, #20]
 800eafc:	68bb      	ldr	r3, [r7, #8]
 800eafe:	4313      	orrs	r3, r2
 800eb00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	693a      	ldr	r2, [r7, #16]
 800eb06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	697a      	ldr	r2, [r7, #20]
 800eb0c:	621a      	str	r2, [r3, #32]
}
 800eb0e:	bf00      	nop
 800eb10:	371c      	adds	r7, #28
 800eb12:	46bd      	mov	sp, r7
 800eb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb18:	4770      	bx	lr

0800eb1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eb1a:	b480      	push	{r7}
 800eb1c:	b087      	sub	sp, #28
 800eb1e:	af00      	add	r7, sp, #0
 800eb20:	60f8      	str	r0, [r7, #12]
 800eb22:	60b9      	str	r1, [r7, #8]
 800eb24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	6a1b      	ldr	r3, [r3, #32]
 800eb2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	6a1b      	ldr	r3, [r3, #32]
 800eb30:	f023 0210 	bic.w	r2, r3, #16
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	699b      	ldr	r3, [r3, #24]
 800eb3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800eb3e:	693b      	ldr	r3, [r7, #16]
 800eb40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800eb44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	031b      	lsls	r3, r3, #12
 800eb4a:	693a      	ldr	r2, [r7, #16]
 800eb4c:	4313      	orrs	r3, r2
 800eb4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800eb56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800eb58:	68bb      	ldr	r3, [r7, #8]
 800eb5a:	011b      	lsls	r3, r3, #4
 800eb5c:	697a      	ldr	r2, [r7, #20]
 800eb5e:	4313      	orrs	r3, r2
 800eb60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	693a      	ldr	r2, [r7, #16]
 800eb66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	697a      	ldr	r2, [r7, #20]
 800eb6c:	621a      	str	r2, [r3, #32]
}
 800eb6e:	bf00      	nop
 800eb70:	371c      	adds	r7, #28
 800eb72:	46bd      	mov	sp, r7
 800eb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb78:	4770      	bx	lr
	...

0800eb7c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800eb7c:	b480      	push	{r7}
 800eb7e:	b085      	sub	sp, #20
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
 800eb84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	689b      	ldr	r3, [r3, #8]
 800eb8a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800eb8c:	68fa      	ldr	r2, [r7, #12]
 800eb8e:	4b09      	ldr	r3, [pc, #36]	@ (800ebb4 <TIM_ITRx_SetConfig+0x38>)
 800eb90:	4013      	ands	r3, r2
 800eb92:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800eb94:	683a      	ldr	r2, [r7, #0]
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	4313      	orrs	r3, r2
 800eb9a:	f043 0307 	orr.w	r3, r3, #7
 800eb9e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	68fa      	ldr	r2, [r7, #12]
 800eba4:	609a      	str	r2, [r3, #8]
}
 800eba6:	bf00      	nop
 800eba8:	3714      	adds	r7, #20
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr
 800ebb2:	bf00      	nop
 800ebb4:	ffcfff8f 	.word	0xffcfff8f

0800ebb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ebb8:	b480      	push	{r7}
 800ebba:	b087      	sub	sp, #28
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	60f8      	str	r0, [r7, #12]
 800ebc0:	60b9      	str	r1, [r7, #8]
 800ebc2:	607a      	str	r2, [r7, #4]
 800ebc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	689b      	ldr	r3, [r3, #8]
 800ebca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ebcc:	697b      	ldr	r3, [r7, #20]
 800ebce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ebd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ebd4:	683b      	ldr	r3, [r7, #0]
 800ebd6:	021a      	lsls	r2, r3, #8
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	431a      	orrs	r2, r3
 800ebdc:	68bb      	ldr	r3, [r7, #8]
 800ebde:	4313      	orrs	r3, r2
 800ebe0:	697a      	ldr	r2, [r7, #20]
 800ebe2:	4313      	orrs	r3, r2
 800ebe4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	697a      	ldr	r2, [r7, #20]
 800ebea:	609a      	str	r2, [r3, #8]
}
 800ebec:	bf00      	nop
 800ebee:	371c      	adds	r7, #28
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf6:	4770      	bx	lr

0800ebf8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b085      	sub	sp, #20
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
 800ec00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ec08:	2b01      	cmp	r3, #1
 800ec0a:	d101      	bne.n	800ec10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ec0c:	2302      	movs	r3, #2
 800ec0e:	e077      	b.n	800ed00 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2201      	movs	r2, #1
 800ec14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	2202      	movs	r2, #2
 800ec1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	689b      	ldr	r3, [r3, #8]
 800ec2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	4a35      	ldr	r2, [pc, #212]	@ (800ed0c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ec36:	4293      	cmp	r3, r2
 800ec38:	d004      	beq.n	800ec44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	4a34      	ldr	r2, [pc, #208]	@ (800ed10 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ec40:	4293      	cmp	r3, r2
 800ec42:	d108      	bne.n	800ec56 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ec4a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	68fa      	ldr	r2, [r7, #12]
 800ec52:	4313      	orrs	r3, r2
 800ec54:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec5c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	68fa      	ldr	r2, [r7, #12]
 800ec64:	4313      	orrs	r3, r2
 800ec66:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	68fa      	ldr	r2, [r7, #12]
 800ec6e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	4a25      	ldr	r2, [pc, #148]	@ (800ed0c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ec76:	4293      	cmp	r3, r2
 800ec78:	d02c      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec82:	d027      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	4a22      	ldr	r2, [pc, #136]	@ (800ed14 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ec8a:	4293      	cmp	r3, r2
 800ec8c:	d022      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	4a21      	ldr	r2, [pc, #132]	@ (800ed18 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d01d      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	4a1f      	ldr	r2, [pc, #124]	@ (800ed1c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d018      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	4a1a      	ldr	r2, [pc, #104]	@ (800ed10 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800eca8:	4293      	cmp	r3, r2
 800ecaa:	d013      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	4a1b      	ldr	r2, [pc, #108]	@ (800ed20 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d00e      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	4a1a      	ldr	r2, [pc, #104]	@ (800ed24 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800ecbc:	4293      	cmp	r3, r2
 800ecbe:	d009      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	4a18      	ldr	r2, [pc, #96]	@ (800ed28 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d004      	beq.n	800ecd4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	4a17      	ldr	r2, [pc, #92]	@ (800ed2c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d10c      	bne.n	800ecee <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ecd4:	68bb      	ldr	r3, [r7, #8]
 800ecd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ecda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	689b      	ldr	r3, [r3, #8]
 800ece0:	68ba      	ldr	r2, [r7, #8]
 800ece2:	4313      	orrs	r3, r2
 800ece4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	68ba      	ldr	r2, [r7, #8]
 800ecec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	2201      	movs	r2, #1
 800ecf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3714      	adds	r7, #20
 800ed04:	46bd      	mov	sp, r7
 800ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0a:	4770      	bx	lr
 800ed0c:	40010000 	.word	0x40010000
 800ed10:	40010400 	.word	0x40010400
 800ed14:	40000400 	.word	0x40000400
 800ed18:	40000800 	.word	0x40000800
 800ed1c:	40000c00 	.word	0x40000c00
 800ed20:	40001800 	.word	0x40001800
 800ed24:	40014000 	.word	0x40014000
 800ed28:	4000e000 	.word	0x4000e000
 800ed2c:	4000e400 	.word	0x4000e400

0800ed30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ed30:	b480      	push	{r7}
 800ed32:	b083      	sub	sp, #12
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ed38:	bf00      	nop
 800ed3a:	370c      	adds	r7, #12
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed42:	4770      	bx	lr

0800ed44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b083      	sub	sp, #12
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ed4c:	bf00      	nop
 800ed4e:	370c      	adds	r7, #12
 800ed50:	46bd      	mov	sp, r7
 800ed52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed56:	4770      	bx	lr

0800ed58 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ed58:	b480      	push	{r7}
 800ed5a:	b083      	sub	sp, #12
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ed60:	bf00      	nop
 800ed62:	370c      	adds	r7, #12
 800ed64:	46bd      	mov	sp, r7
 800ed66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6a:	4770      	bx	lr

0800ed6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ed6c:	b084      	sub	sp, #16
 800ed6e:	b580      	push	{r7, lr}
 800ed70:	b084      	sub	sp, #16
 800ed72:	af00      	add	r7, sp, #0
 800ed74:	6078      	str	r0, [r7, #4]
 800ed76:	f107 001c 	add.w	r0, r7, #28
 800ed7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ed7e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ed82:	2b01      	cmp	r3, #1
 800ed84:	d121      	bne.n	800edca <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed8a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	68da      	ldr	r2, [r3, #12]
 800ed96:	4b2c      	ldr	r3, [pc, #176]	@ (800ee48 <USB_CoreInit+0xdc>)
 800ed98:	4013      	ands	r3, r2
 800ed9a:	687a      	ldr	r2, [r7, #4]
 800ed9c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	68db      	ldr	r3, [r3, #12]
 800eda2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800edaa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800edae:	2b01      	cmp	r3, #1
 800edb0:	d105      	bne.n	800edbe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	68db      	ldr	r3, [r3, #12]
 800edb6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800edbe:	6878      	ldr	r0, [r7, #4]
 800edc0:	f000 faaa 	bl	800f318 <USB_CoreReset>
 800edc4:	4603      	mov	r3, r0
 800edc6:	73fb      	strb	r3, [r7, #15]
 800edc8:	e01b      	b.n	800ee02 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	68db      	ldr	r3, [r3, #12]
 800edce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f000 fa9e 	bl	800f318 <USB_CoreReset>
 800eddc:	4603      	mov	r3, r0
 800edde:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ede0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d106      	bne.n	800edf6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	639a      	str	r2, [r3, #56]	@ 0x38
 800edf4:	e005      	b.n	800ee02 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edfa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ee02:	7fbb      	ldrb	r3, [r7, #30]
 800ee04:	2b01      	cmp	r3, #1
 800ee06:	d116      	bne.n	800ee36 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ee0c:	b29a      	uxth	r2, r3
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ee16:	4b0d      	ldr	r3, [pc, #52]	@ (800ee4c <USB_CoreInit+0xe0>)
 800ee18:	4313      	orrs	r3, r2
 800ee1a:	687a      	ldr	r2, [r7, #4]
 800ee1c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	689b      	ldr	r3, [r3, #8]
 800ee22:	f043 0206 	orr.w	r2, r3, #6
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	689b      	ldr	r3, [r3, #8]
 800ee2e:	f043 0220 	orr.w	r2, r3, #32
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ee36:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee38:	4618      	mov	r0, r3
 800ee3a:	3710      	adds	r7, #16
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ee42:	b004      	add	sp, #16
 800ee44:	4770      	bx	lr
 800ee46:	bf00      	nop
 800ee48:	ffbdffbf 	.word	0xffbdffbf
 800ee4c:	03ee0000 	.word	0x03ee0000

0800ee50 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ee50:	b480      	push	{r7}
 800ee52:	b083      	sub	sp, #12
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	689b      	ldr	r3, [r3, #8]
 800ee5c:	f023 0201 	bic.w	r2, r3, #1
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ee64:	2300      	movs	r3, #0
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	370c      	adds	r7, #12
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee70:	4770      	bx	lr

0800ee72 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ee72:	b580      	push	{r7, lr}
 800ee74:	b084      	sub	sp, #16
 800ee76:	af00      	add	r7, sp, #0
 800ee78:	6078      	str	r0, [r7, #4]
 800ee7a:	460b      	mov	r3, r1
 800ee7c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ee7e:	2300      	movs	r3, #0
 800ee80:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	68db      	ldr	r3, [r3, #12]
 800ee86:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ee8e:	78fb      	ldrb	r3, [r7, #3]
 800ee90:	2b01      	cmp	r3, #1
 800ee92:	d115      	bne.n	800eec0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	68db      	ldr	r3, [r3, #12]
 800ee98:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800eea0:	200a      	movs	r0, #10
 800eea2:	f7f5 ff69 	bl	8004d78 <HAL_Delay>
      ms += 10U;
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	330a      	adds	r3, #10
 800eeaa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800eeac:	6878      	ldr	r0, [r7, #4]
 800eeae:	f000 fa25 	bl	800f2fc <USB_GetMode>
 800eeb2:	4603      	mov	r3, r0
 800eeb4:	2b01      	cmp	r3, #1
 800eeb6:	d01e      	beq.n	800eef6 <USB_SetCurrentMode+0x84>
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	2bc7      	cmp	r3, #199	@ 0xc7
 800eebc:	d9f0      	bls.n	800eea0 <USB_SetCurrentMode+0x2e>
 800eebe:	e01a      	b.n	800eef6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800eec0:	78fb      	ldrb	r3, [r7, #3]
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d115      	bne.n	800eef2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	68db      	ldr	r3, [r3, #12]
 800eeca:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800eed2:	200a      	movs	r0, #10
 800eed4:	f7f5 ff50 	bl	8004d78 <HAL_Delay>
      ms += 10U;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	330a      	adds	r3, #10
 800eedc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f000 fa0c 	bl	800f2fc <USB_GetMode>
 800eee4:	4603      	mov	r3, r0
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d005      	beq.n	800eef6 <USB_SetCurrentMode+0x84>
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	2bc7      	cmp	r3, #199	@ 0xc7
 800eeee:	d9f0      	bls.n	800eed2 <USB_SetCurrentMode+0x60>
 800eef0:	e001      	b.n	800eef6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800eef2:	2301      	movs	r3, #1
 800eef4:	e005      	b.n	800ef02 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	2bc8      	cmp	r3, #200	@ 0xc8
 800eefa:	d101      	bne.n	800ef00 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800eefc:	2301      	movs	r3, #1
 800eefe:	e000      	b.n	800ef02 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ef00:	2300      	movs	r3, #0
}
 800ef02:	4618      	mov	r0, r3
 800ef04:	3710      	adds	r7, #16
 800ef06:	46bd      	mov	sp, r7
 800ef08:	bd80      	pop	{r7, pc}
	...

0800ef0c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ef0c:	b084      	sub	sp, #16
 800ef0e:	b580      	push	{r7, lr}
 800ef10:	b086      	sub	sp, #24
 800ef12:	af00      	add	r7, sp, #0
 800ef14:	6078      	str	r0, [r7, #4]
 800ef16:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ef1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ef1e:	2300      	movs	r3, #0
 800ef20:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ef26:	2300      	movs	r3, #0
 800ef28:	613b      	str	r3, [r7, #16]
 800ef2a:	e009      	b.n	800ef40 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ef2c:	687a      	ldr	r2, [r7, #4]
 800ef2e:	693b      	ldr	r3, [r7, #16]
 800ef30:	3340      	adds	r3, #64	@ 0x40
 800ef32:	009b      	lsls	r3, r3, #2
 800ef34:	4413      	add	r3, r2
 800ef36:	2200      	movs	r2, #0
 800ef38:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ef3a:	693b      	ldr	r3, [r7, #16]
 800ef3c:	3301      	adds	r3, #1
 800ef3e:	613b      	str	r3, [r7, #16]
 800ef40:	693b      	ldr	r3, [r7, #16]
 800ef42:	2b0e      	cmp	r3, #14
 800ef44:	d9f2      	bls.n	800ef2c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ef46:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d11c      	bne.n	800ef88 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef54:	685b      	ldr	r3, [r3, #4]
 800ef56:	68fa      	ldr	r2, [r7, #12]
 800ef58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ef5c:	f043 0302 	orr.w	r3, r3, #2
 800ef60:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef66:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	601a      	str	r2, [r3, #0]
 800ef86:	e005      	b.n	800ef94 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef8c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ef9a:	461a      	mov	r2, r3
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800efa0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800efa4:	2b01      	cmp	r3, #1
 800efa6:	d10d      	bne.n	800efc4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800efa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800efac:	2b00      	cmp	r3, #0
 800efae:	d104      	bne.n	800efba <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800efb0:	2100      	movs	r1, #0
 800efb2:	6878      	ldr	r0, [r7, #4]
 800efb4:	f000 f968 	bl	800f288 <USB_SetDevSpeed>
 800efb8:	e008      	b.n	800efcc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800efba:	2101      	movs	r1, #1
 800efbc:	6878      	ldr	r0, [r7, #4]
 800efbe:	f000 f963 	bl	800f288 <USB_SetDevSpeed>
 800efc2:	e003      	b.n	800efcc <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800efc4:	2103      	movs	r1, #3
 800efc6:	6878      	ldr	r0, [r7, #4]
 800efc8:	f000 f95e 	bl	800f288 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800efcc:	2110      	movs	r1, #16
 800efce:	6878      	ldr	r0, [r7, #4]
 800efd0:	f000 f8fa 	bl	800f1c8 <USB_FlushTxFifo>
 800efd4:	4603      	mov	r3, r0
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d001      	beq.n	800efde <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800efda:	2301      	movs	r3, #1
 800efdc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800efde:	6878      	ldr	r0, [r7, #4]
 800efe0:	f000 f924 	bl	800f22c <USB_FlushRxFifo>
 800efe4:	4603      	mov	r3, r0
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d001      	beq.n	800efee <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800efea:	2301      	movs	r3, #1
 800efec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eff4:	461a      	mov	r2, r3
 800eff6:	2300      	movs	r3, #0
 800eff8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f000:	461a      	mov	r2, r3
 800f002:	2300      	movs	r3, #0
 800f004:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f00c:	461a      	mov	r2, r3
 800f00e:	2300      	movs	r3, #0
 800f010:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f012:	2300      	movs	r3, #0
 800f014:	613b      	str	r3, [r7, #16]
 800f016:	e043      	b.n	800f0a0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f018:	693b      	ldr	r3, [r7, #16]
 800f01a:	015a      	lsls	r2, r3, #5
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	4413      	add	r3, r2
 800f020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f02a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f02e:	d118      	bne.n	800f062 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800f030:	693b      	ldr	r3, [r7, #16]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d10a      	bne.n	800f04c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f036:	693b      	ldr	r3, [r7, #16]
 800f038:	015a      	lsls	r2, r3, #5
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	4413      	add	r3, r2
 800f03e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f042:	461a      	mov	r2, r3
 800f044:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f048:	6013      	str	r3, [r2, #0]
 800f04a:	e013      	b.n	800f074 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f04c:	693b      	ldr	r3, [r7, #16]
 800f04e:	015a      	lsls	r2, r3, #5
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	4413      	add	r3, r2
 800f054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f058:	461a      	mov	r2, r3
 800f05a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800f05e:	6013      	str	r3, [r2, #0]
 800f060:	e008      	b.n	800f074 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f062:	693b      	ldr	r3, [r7, #16]
 800f064:	015a      	lsls	r2, r3, #5
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	4413      	add	r3, r2
 800f06a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f06e:	461a      	mov	r2, r3
 800f070:	2300      	movs	r3, #0
 800f072:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f074:	693b      	ldr	r3, [r7, #16]
 800f076:	015a      	lsls	r2, r3, #5
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	4413      	add	r3, r2
 800f07c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f080:	461a      	mov	r2, r3
 800f082:	2300      	movs	r3, #0
 800f084:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f086:	693b      	ldr	r3, [r7, #16]
 800f088:	015a      	lsls	r2, r3, #5
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	4413      	add	r3, r2
 800f08e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f092:	461a      	mov	r2, r3
 800f094:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800f098:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f09a:	693b      	ldr	r3, [r7, #16]
 800f09c:	3301      	adds	r3, #1
 800f09e:	613b      	str	r3, [r7, #16]
 800f0a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f0a4:	461a      	mov	r2, r3
 800f0a6:	693b      	ldr	r3, [r7, #16]
 800f0a8:	4293      	cmp	r3, r2
 800f0aa:	d3b5      	bcc.n	800f018 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	613b      	str	r3, [r7, #16]
 800f0b0:	e043      	b.n	800f13a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f0b2:	693b      	ldr	r3, [r7, #16]
 800f0b4:	015a      	lsls	r2, r3, #5
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	4413      	add	r3, r2
 800f0ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f0c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f0c8:	d118      	bne.n	800f0fc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d10a      	bne.n	800f0e6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f0d0:	693b      	ldr	r3, [r7, #16]
 800f0d2:	015a      	lsls	r2, r3, #5
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	4413      	add	r3, r2
 800f0d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0dc:	461a      	mov	r2, r3
 800f0de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f0e2:	6013      	str	r3, [r2, #0]
 800f0e4:	e013      	b.n	800f10e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	015a      	lsls	r2, r3, #5
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	4413      	add	r3, r2
 800f0ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0f2:	461a      	mov	r2, r3
 800f0f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800f0f8:	6013      	str	r3, [r2, #0]
 800f0fa:	e008      	b.n	800f10e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f0fc:	693b      	ldr	r3, [r7, #16]
 800f0fe:	015a      	lsls	r2, r3, #5
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	4413      	add	r3, r2
 800f104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f108:	461a      	mov	r2, r3
 800f10a:	2300      	movs	r3, #0
 800f10c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f10e:	693b      	ldr	r3, [r7, #16]
 800f110:	015a      	lsls	r2, r3, #5
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	4413      	add	r3, r2
 800f116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f11a:	461a      	mov	r2, r3
 800f11c:	2300      	movs	r3, #0
 800f11e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f120:	693b      	ldr	r3, [r7, #16]
 800f122:	015a      	lsls	r2, r3, #5
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	4413      	add	r3, r2
 800f128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f12c:	461a      	mov	r2, r3
 800f12e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800f132:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f134:	693b      	ldr	r3, [r7, #16]
 800f136:	3301      	adds	r3, #1
 800f138:	613b      	str	r3, [r7, #16]
 800f13a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f13e:	461a      	mov	r2, r3
 800f140:	693b      	ldr	r3, [r7, #16]
 800f142:	4293      	cmp	r3, r2
 800f144:	d3b5      	bcc.n	800f0b2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f14c:	691b      	ldr	r3, [r3, #16]
 800f14e:	68fa      	ldr	r2, [r7, #12]
 800f150:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f158:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	2200      	movs	r2, #0
 800f15e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800f166:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f168:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d105      	bne.n	800f17c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	699b      	ldr	r3, [r3, #24]
 800f174:	f043 0210 	orr.w	r2, r3, #16
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	699a      	ldr	r2, [r3, #24]
 800f180:	4b0f      	ldr	r3, [pc, #60]	@ (800f1c0 <USB_DevInit+0x2b4>)
 800f182:	4313      	orrs	r3, r2
 800f184:	687a      	ldr	r2, [r7, #4]
 800f186:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f188:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d005      	beq.n	800f19c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	699b      	ldr	r3, [r3, #24]
 800f194:	f043 0208 	orr.w	r2, r3, #8
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f19c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f1a0:	2b01      	cmp	r3, #1
 800f1a2:	d105      	bne.n	800f1b0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	699a      	ldr	r2, [r3, #24]
 800f1a8:	4b06      	ldr	r3, [pc, #24]	@ (800f1c4 <USB_DevInit+0x2b8>)
 800f1aa:	4313      	orrs	r3, r2
 800f1ac:	687a      	ldr	r2, [r7, #4]
 800f1ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f1b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	3718      	adds	r7, #24
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f1bc:	b004      	add	sp, #16
 800f1be:	4770      	bx	lr
 800f1c0:	803c3800 	.word	0x803c3800
 800f1c4:	40000004 	.word	0x40000004

0800f1c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f1c8:	b480      	push	{r7}
 800f1ca:	b085      	sub	sp, #20
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	6078      	str	r0, [r7, #4]
 800f1d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	3301      	adds	r3, #1
 800f1da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f1e2:	d901      	bls.n	800f1e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800f1e4:	2303      	movs	r3, #3
 800f1e6:	e01b      	b.n	800f220 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	691b      	ldr	r3, [r3, #16]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	daf2      	bge.n	800f1d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	019b      	lsls	r3, r3, #6
 800f1f8:	f043 0220 	orr.w	r2, r3, #32
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	3301      	adds	r3, #1
 800f204:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f20c:	d901      	bls.n	800f212 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800f20e:	2303      	movs	r3, #3
 800f210:	e006      	b.n	800f220 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	691b      	ldr	r3, [r3, #16]
 800f216:	f003 0320 	and.w	r3, r3, #32
 800f21a:	2b20      	cmp	r3, #32
 800f21c:	d0f0      	beq.n	800f200 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800f21e:	2300      	movs	r3, #0
}
 800f220:	4618      	mov	r0, r3
 800f222:	3714      	adds	r7, #20
 800f224:	46bd      	mov	sp, r7
 800f226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f22a:	4770      	bx	lr

0800f22c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f22c:	b480      	push	{r7}
 800f22e:	b085      	sub	sp, #20
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f234:	2300      	movs	r3, #0
 800f236:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	3301      	adds	r3, #1
 800f23c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f244:	d901      	bls.n	800f24a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800f246:	2303      	movs	r3, #3
 800f248:	e018      	b.n	800f27c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	691b      	ldr	r3, [r3, #16]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	daf2      	bge.n	800f238 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800f252:	2300      	movs	r3, #0
 800f254:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	2210      	movs	r2, #16
 800f25a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	3301      	adds	r3, #1
 800f260:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f268:	d901      	bls.n	800f26e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800f26a:	2303      	movs	r3, #3
 800f26c:	e006      	b.n	800f27c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	691b      	ldr	r3, [r3, #16]
 800f272:	f003 0310 	and.w	r3, r3, #16
 800f276:	2b10      	cmp	r3, #16
 800f278:	d0f0      	beq.n	800f25c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800f27a:	2300      	movs	r3, #0
}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3714      	adds	r7, #20
 800f280:	46bd      	mov	sp, r7
 800f282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f286:	4770      	bx	lr

0800f288 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f288:	b480      	push	{r7}
 800f28a:	b085      	sub	sp, #20
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
 800f290:	460b      	mov	r3, r1
 800f292:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f29e:	681a      	ldr	r2, [r3, #0]
 800f2a0:	78fb      	ldrb	r3, [r7, #3]
 800f2a2:	68f9      	ldr	r1, [r7, #12]
 800f2a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f2a8:	4313      	orrs	r3, r2
 800f2aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f2ac:	2300      	movs	r3, #0
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3714      	adds	r7, #20
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b8:	4770      	bx	lr

0800f2ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f2ba:	b480      	push	{r7}
 800f2bc:	b085      	sub	sp, #20
 800f2be:	af00      	add	r7, sp, #0
 800f2c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	68fa      	ldr	r2, [r7, #12]
 800f2d0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f2d4:	f023 0303 	bic.w	r3, r3, #3
 800f2d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2e0:	685b      	ldr	r3, [r3, #4]
 800f2e2:	68fa      	ldr	r2, [r7, #12]
 800f2e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f2e8:	f043 0302 	orr.w	r3, r3, #2
 800f2ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f2ee:	2300      	movs	r3, #0
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	3714      	adds	r7, #20
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fa:	4770      	bx	lr

0800f2fc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b083      	sub	sp, #12
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	695b      	ldr	r3, [r3, #20]
 800f308:	f003 0301 	and.w	r3, r3, #1
}
 800f30c:	4618      	mov	r0, r3
 800f30e:	370c      	adds	r7, #12
 800f310:	46bd      	mov	sp, r7
 800f312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f316:	4770      	bx	lr

0800f318 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f318:	b480      	push	{r7}
 800f31a:	b085      	sub	sp, #20
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f320:	2300      	movs	r3, #0
 800f322:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	3301      	adds	r3, #1
 800f328:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f330:	d901      	bls.n	800f336 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f332:	2303      	movs	r3, #3
 800f334:	e01b      	b.n	800f36e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	691b      	ldr	r3, [r3, #16]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	daf2      	bge.n	800f324 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f33e:	2300      	movs	r3, #0
 800f340:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	691b      	ldr	r3, [r3, #16]
 800f346:	f043 0201 	orr.w	r2, r3, #1
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	3301      	adds	r3, #1
 800f352:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f35a:	d901      	bls.n	800f360 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f35c:	2303      	movs	r3, #3
 800f35e:	e006      	b.n	800f36e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	691b      	ldr	r3, [r3, #16]
 800f364:	f003 0301 	and.w	r3, r3, #1
 800f368:	2b01      	cmp	r3, #1
 800f36a:	d0f0      	beq.n	800f34e <USB_CoreReset+0x36>

  return HAL_OK;
 800f36c:	2300      	movs	r3, #0
}
 800f36e:	4618      	mov	r0, r3
 800f370:	3714      	adds	r7, #20
 800f372:	46bd      	mov	sp, r7
 800f374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f378:	4770      	bx	lr
	...

0800f37c <__NVIC_SetPriority>:
{
 800f37c:	b480      	push	{r7}
 800f37e:	b083      	sub	sp, #12
 800f380:	af00      	add	r7, sp, #0
 800f382:	4603      	mov	r3, r0
 800f384:	6039      	str	r1, [r7, #0]
 800f386:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800f388:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	db0a      	blt.n	800f3a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	b2da      	uxtb	r2, r3
 800f394:	490c      	ldr	r1, [pc, #48]	@ (800f3c8 <__NVIC_SetPriority+0x4c>)
 800f396:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f39a:	0112      	lsls	r2, r2, #4
 800f39c:	b2d2      	uxtb	r2, r2
 800f39e:	440b      	add	r3, r1
 800f3a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800f3a4:	e00a      	b.n	800f3bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	b2da      	uxtb	r2, r3
 800f3aa:	4908      	ldr	r1, [pc, #32]	@ (800f3cc <__NVIC_SetPriority+0x50>)
 800f3ac:	88fb      	ldrh	r3, [r7, #6]
 800f3ae:	f003 030f 	and.w	r3, r3, #15
 800f3b2:	3b04      	subs	r3, #4
 800f3b4:	0112      	lsls	r2, r2, #4
 800f3b6:	b2d2      	uxtb	r2, r2
 800f3b8:	440b      	add	r3, r1
 800f3ba:	761a      	strb	r2, [r3, #24]
}
 800f3bc:	bf00      	nop
 800f3be:	370c      	adds	r7, #12
 800f3c0:	46bd      	mov	sp, r7
 800f3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c6:	4770      	bx	lr
 800f3c8:	e000e100 	.word	0xe000e100
 800f3cc:	e000ed00 	.word	0xe000ed00

0800f3d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f3d4:	4b05      	ldr	r3, [pc, #20]	@ (800f3ec <SysTick_Handler+0x1c>)
 800f3d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f3d8:	f001 ff3a 	bl	8011250 <xTaskGetSchedulerState>
 800f3dc:	4603      	mov	r3, r0
 800f3de:	2b01      	cmp	r3, #1
 800f3e0:	d001      	beq.n	800f3e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f3e2:	f002 fe31 	bl	8012048 <xPortSysTickHandler>
  }
}
 800f3e6:	bf00      	nop
 800f3e8:	bd80      	pop	{r7, pc}
 800f3ea:	bf00      	nop
 800f3ec:	e000e010 	.word	0xe000e010

0800f3f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f3f4:	2100      	movs	r1, #0
 800f3f6:	f06f 0004 	mvn.w	r0, #4
 800f3fa:	f7ff ffbf 	bl	800f37c <__NVIC_SetPriority>
#endif
}
 800f3fe:	bf00      	nop
 800f400:	bd80      	pop	{r7, pc}
	...

0800f404 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f404:	b480      	push	{r7}
 800f406:	b083      	sub	sp, #12
 800f408:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f40a:	f3ef 8305 	mrs	r3, IPSR
 800f40e:	603b      	str	r3, [r7, #0]
  return(result);
 800f410:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f412:	2b00      	cmp	r3, #0
 800f414:	d003      	beq.n	800f41e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f416:	f06f 0305 	mvn.w	r3, #5
 800f41a:	607b      	str	r3, [r7, #4]
 800f41c:	e00c      	b.n	800f438 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f41e:	4b0a      	ldr	r3, [pc, #40]	@ (800f448 <osKernelInitialize+0x44>)
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d105      	bne.n	800f432 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f426:	4b08      	ldr	r3, [pc, #32]	@ (800f448 <osKernelInitialize+0x44>)
 800f428:	2201      	movs	r2, #1
 800f42a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f42c:	2300      	movs	r3, #0
 800f42e:	607b      	str	r3, [r7, #4]
 800f430:	e002      	b.n	800f438 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f432:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f436:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f438:	687b      	ldr	r3, [r7, #4]
}
 800f43a:	4618      	mov	r0, r3
 800f43c:	370c      	adds	r7, #12
 800f43e:	46bd      	mov	sp, r7
 800f440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f444:	4770      	bx	lr
 800f446:	bf00      	nop
 800f448:	24001d80 	.word	0x24001d80

0800f44c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b082      	sub	sp, #8
 800f450:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f452:	f3ef 8305 	mrs	r3, IPSR
 800f456:	603b      	str	r3, [r7, #0]
  return(result);
 800f458:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d003      	beq.n	800f466 <osKernelStart+0x1a>
    stat = osErrorISR;
 800f45e:	f06f 0305 	mvn.w	r3, #5
 800f462:	607b      	str	r3, [r7, #4]
 800f464:	e010      	b.n	800f488 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f466:	4b0b      	ldr	r3, [pc, #44]	@ (800f494 <osKernelStart+0x48>)
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	2b01      	cmp	r3, #1
 800f46c:	d109      	bne.n	800f482 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f46e:	f7ff ffbf 	bl	800f3f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f472:	4b08      	ldr	r3, [pc, #32]	@ (800f494 <osKernelStart+0x48>)
 800f474:	2202      	movs	r2, #2
 800f476:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f478:	f001 fa86 	bl	8010988 <vTaskStartScheduler>
      stat = osOK;
 800f47c:	2300      	movs	r3, #0
 800f47e:	607b      	str	r3, [r7, #4]
 800f480:	e002      	b.n	800f488 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f482:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f486:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f488:	687b      	ldr	r3, [r7, #4]
}
 800f48a:	4618      	mov	r0, r3
 800f48c:	3708      	adds	r7, #8
 800f48e:	46bd      	mov	sp, r7
 800f490:	bd80      	pop	{r7, pc}
 800f492:	bf00      	nop
 800f494:	24001d80 	.word	0x24001d80

0800f498 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f498:	b580      	push	{r7, lr}
 800f49a:	b08e      	sub	sp, #56	@ 0x38
 800f49c:	af04      	add	r7, sp, #16
 800f49e:	60f8      	str	r0, [r7, #12]
 800f4a0:	60b9      	str	r1, [r7, #8]
 800f4a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4a8:	f3ef 8305 	mrs	r3, IPSR
 800f4ac:	617b      	str	r3, [r7, #20]
  return(result);
 800f4ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d17e      	bne.n	800f5b2 <osThreadNew+0x11a>
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d07b      	beq.n	800f5b2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f4ba:	2380      	movs	r3, #128	@ 0x80
 800f4bc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f4be:	2318      	movs	r3, #24
 800f4c0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800f4c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f4ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d045      	beq.n	800f55e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d002      	beq.n	800f4e0 <osThreadNew+0x48>
        name = attr->name;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	699b      	ldr	r3, [r3, #24]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d002      	beq.n	800f4ee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	699b      	ldr	r3, [r3, #24]
 800f4ec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f4ee:	69fb      	ldr	r3, [r7, #28]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d008      	beq.n	800f506 <osThreadNew+0x6e>
 800f4f4:	69fb      	ldr	r3, [r7, #28]
 800f4f6:	2b38      	cmp	r3, #56	@ 0x38
 800f4f8:	d805      	bhi.n	800f506 <osThreadNew+0x6e>
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	685b      	ldr	r3, [r3, #4]
 800f4fe:	f003 0301 	and.w	r3, r3, #1
 800f502:	2b00      	cmp	r3, #0
 800f504:	d001      	beq.n	800f50a <osThreadNew+0x72>
        return (NULL);
 800f506:	2300      	movs	r3, #0
 800f508:	e054      	b.n	800f5b4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	695b      	ldr	r3, [r3, #20]
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d003      	beq.n	800f51a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	695b      	ldr	r3, [r3, #20]
 800f516:	089b      	lsrs	r3, r3, #2
 800f518:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	689b      	ldr	r3, [r3, #8]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d00e      	beq.n	800f540 <osThreadNew+0xa8>
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	68db      	ldr	r3, [r3, #12]
 800f526:	2ba7      	cmp	r3, #167	@ 0xa7
 800f528:	d90a      	bls.n	800f540 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d006      	beq.n	800f540 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	695b      	ldr	r3, [r3, #20]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d002      	beq.n	800f540 <osThreadNew+0xa8>
        mem = 1;
 800f53a:	2301      	movs	r3, #1
 800f53c:	61bb      	str	r3, [r7, #24]
 800f53e:	e010      	b.n	800f562 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	689b      	ldr	r3, [r3, #8]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d10c      	bne.n	800f562 <osThreadNew+0xca>
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	68db      	ldr	r3, [r3, #12]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d108      	bne.n	800f562 <osThreadNew+0xca>
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	691b      	ldr	r3, [r3, #16]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d104      	bne.n	800f562 <osThreadNew+0xca>
          mem = 0;
 800f558:	2300      	movs	r3, #0
 800f55a:	61bb      	str	r3, [r7, #24]
 800f55c:	e001      	b.n	800f562 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f55e:	2300      	movs	r3, #0
 800f560:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f562:	69bb      	ldr	r3, [r7, #24]
 800f564:	2b01      	cmp	r3, #1
 800f566:	d110      	bne.n	800f58a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f56c:	687a      	ldr	r2, [r7, #4]
 800f56e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f570:	9202      	str	r2, [sp, #8]
 800f572:	9301      	str	r3, [sp, #4]
 800f574:	69fb      	ldr	r3, [r7, #28]
 800f576:	9300      	str	r3, [sp, #0]
 800f578:	68bb      	ldr	r3, [r7, #8]
 800f57a:	6a3a      	ldr	r2, [r7, #32]
 800f57c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f57e:	68f8      	ldr	r0, [r7, #12]
 800f580:	f001 f80e 	bl	80105a0 <xTaskCreateStatic>
 800f584:	4603      	mov	r3, r0
 800f586:	613b      	str	r3, [r7, #16]
 800f588:	e013      	b.n	800f5b2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f58a:	69bb      	ldr	r3, [r7, #24]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d110      	bne.n	800f5b2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f590:	6a3b      	ldr	r3, [r7, #32]
 800f592:	b29a      	uxth	r2, r3
 800f594:	f107 0310 	add.w	r3, r7, #16
 800f598:	9301      	str	r3, [sp, #4]
 800f59a:	69fb      	ldr	r3, [r7, #28]
 800f59c:	9300      	str	r3, [sp, #0]
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f5a2:	68f8      	ldr	r0, [r7, #12]
 800f5a4:	f001 f85c 	bl	8010660 <xTaskCreate>
 800f5a8:	4603      	mov	r3, r0
 800f5aa:	2b01      	cmp	r3, #1
 800f5ac:	d001      	beq.n	800f5b2 <osThreadNew+0x11a>
            hTask = NULL;
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f5b2:	693b      	ldr	r3, [r7, #16]
}
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	3728      	adds	r7, #40	@ 0x28
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	bd80      	pop	{r7, pc}

0800f5bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b084      	sub	sp, #16
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f5c4:	f3ef 8305 	mrs	r3, IPSR
 800f5c8:	60bb      	str	r3, [r7, #8]
  return(result);
 800f5ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d003      	beq.n	800f5d8 <osDelay+0x1c>
    stat = osErrorISR;
 800f5d0:	f06f 0305 	mvn.w	r3, #5
 800f5d4:	60fb      	str	r3, [r7, #12]
 800f5d6:	e007      	b.n	800f5e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f5d8:	2300      	movs	r3, #0
 800f5da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d002      	beq.n	800f5e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f001 f99a 	bl	801091c <vTaskDelay>
    }
  }

  return (stat);
 800f5e8:	68fb      	ldr	r3, [r7, #12]
}
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	3710      	adds	r7, #16
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	bd80      	pop	{r7, pc}
	...

0800f5f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f5f4:	b480      	push	{r7}
 800f5f6:	b085      	sub	sp, #20
 800f5f8:	af00      	add	r7, sp, #0
 800f5fa:	60f8      	str	r0, [r7, #12]
 800f5fc:	60b9      	str	r1, [r7, #8]
 800f5fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	4a07      	ldr	r2, [pc, #28]	@ (800f620 <vApplicationGetIdleTaskMemory+0x2c>)
 800f604:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f606:	68bb      	ldr	r3, [r7, #8]
 800f608:	4a06      	ldr	r2, [pc, #24]	@ (800f624 <vApplicationGetIdleTaskMemory+0x30>)
 800f60a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2280      	movs	r2, #128	@ 0x80
 800f610:	601a      	str	r2, [r3, #0]
}
 800f612:	bf00      	nop
 800f614:	3714      	adds	r7, #20
 800f616:	46bd      	mov	sp, r7
 800f618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f61c:	4770      	bx	lr
 800f61e:	bf00      	nop
 800f620:	24001d84 	.word	0x24001d84
 800f624:	24001e2c 	.word	0x24001e2c

0800f628 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f628:	b480      	push	{r7}
 800f62a:	b085      	sub	sp, #20
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	60f8      	str	r0, [r7, #12]
 800f630:	60b9      	str	r1, [r7, #8]
 800f632:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	4a07      	ldr	r2, [pc, #28]	@ (800f654 <vApplicationGetTimerTaskMemory+0x2c>)
 800f638:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	4a06      	ldr	r2, [pc, #24]	@ (800f658 <vApplicationGetTimerTaskMemory+0x30>)
 800f63e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f646:	601a      	str	r2, [r3, #0]
}
 800f648:	bf00      	nop
 800f64a:	3714      	adds	r7, #20
 800f64c:	46bd      	mov	sp, r7
 800f64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f652:	4770      	bx	lr
 800f654:	2400202c 	.word	0x2400202c
 800f658:	240020d4 	.word	0x240020d4

0800f65c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f65c:	b480      	push	{r7}
 800f65e:	b083      	sub	sp, #12
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	f103 0208 	add.w	r2, r3, #8
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f674:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f103 0208 	add.w	r2, r3, #8
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f103 0208 	add.w	r2, r3, #8
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	2200      	movs	r2, #0
 800f68e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f690:	bf00      	nop
 800f692:	370c      	adds	r7, #12
 800f694:	46bd      	mov	sp, r7
 800f696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69a:	4770      	bx	lr

0800f69c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f69c:	b480      	push	{r7}
 800f69e:	b083      	sub	sp, #12
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	2200      	movs	r2, #0
 800f6a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f6aa:	bf00      	nop
 800f6ac:	370c      	adds	r7, #12
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b4:	4770      	bx	lr

0800f6b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f6b6:	b480      	push	{r7}
 800f6b8:	b085      	sub	sp, #20
 800f6ba:	af00      	add	r7, sp, #0
 800f6bc:	6078      	str	r0, [r7, #4]
 800f6be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	685b      	ldr	r3, [r3, #4]
 800f6c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	68fa      	ldr	r2, [r7, #12]
 800f6ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	689a      	ldr	r2, [r3, #8]
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	689b      	ldr	r3, [r3, #8]
 800f6d8:	683a      	ldr	r2, [r7, #0]
 800f6da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	683a      	ldr	r2, [r7, #0]
 800f6e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f6e2:	683b      	ldr	r3, [r7, #0]
 800f6e4:	687a      	ldr	r2, [r7, #4]
 800f6e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	1c5a      	adds	r2, r3, #1
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	601a      	str	r2, [r3, #0]
}
 800f6f2:	bf00      	nop
 800f6f4:	3714      	adds	r7, #20
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6fc:	4770      	bx	lr

0800f6fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f6fe:	b480      	push	{r7}
 800f700:	b085      	sub	sp, #20
 800f702:	af00      	add	r7, sp, #0
 800f704:	6078      	str	r0, [r7, #4]
 800f706:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f708:	683b      	ldr	r3, [r7, #0]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f70e:	68bb      	ldr	r3, [r7, #8]
 800f710:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f714:	d103      	bne.n	800f71e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	691b      	ldr	r3, [r3, #16]
 800f71a:	60fb      	str	r3, [r7, #12]
 800f71c:	e00c      	b.n	800f738 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	3308      	adds	r3, #8
 800f722:	60fb      	str	r3, [r7, #12]
 800f724:	e002      	b.n	800f72c <vListInsert+0x2e>
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	685b      	ldr	r3, [r3, #4]
 800f72a:	60fb      	str	r3, [r7, #12]
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	685b      	ldr	r3, [r3, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	68ba      	ldr	r2, [r7, #8]
 800f734:	429a      	cmp	r2, r3
 800f736:	d2f6      	bcs.n	800f726 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	685a      	ldr	r2, [r3, #4]
 800f73c:	683b      	ldr	r3, [r7, #0]
 800f73e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	685b      	ldr	r3, [r3, #4]
 800f744:	683a      	ldr	r2, [r7, #0]
 800f746:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	68fa      	ldr	r2, [r7, #12]
 800f74c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	683a      	ldr	r2, [r7, #0]
 800f752:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	687a      	ldr	r2, [r7, #4]
 800f758:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	1c5a      	adds	r2, r3, #1
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	601a      	str	r2, [r3, #0]
}
 800f764:	bf00      	nop
 800f766:	3714      	adds	r7, #20
 800f768:	46bd      	mov	sp, r7
 800f76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76e:	4770      	bx	lr

0800f770 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f770:	b480      	push	{r7}
 800f772:	b085      	sub	sp, #20
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	691b      	ldr	r3, [r3, #16]
 800f77c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	685b      	ldr	r3, [r3, #4]
 800f782:	687a      	ldr	r2, [r7, #4]
 800f784:	6892      	ldr	r2, [r2, #8]
 800f786:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	689b      	ldr	r3, [r3, #8]
 800f78c:	687a      	ldr	r2, [r7, #4]
 800f78e:	6852      	ldr	r2, [r2, #4]
 800f790:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	685b      	ldr	r3, [r3, #4]
 800f796:	687a      	ldr	r2, [r7, #4]
 800f798:	429a      	cmp	r2, r3
 800f79a:	d103      	bne.n	800f7a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	689a      	ldr	r2, [r3, #8]
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	1e5a      	subs	r2, r3, #1
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	681b      	ldr	r3, [r3, #0]
}
 800f7b8:	4618      	mov	r0, r3
 800f7ba:	3714      	adds	r7, #20
 800f7bc:	46bd      	mov	sp, r7
 800f7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c2:	4770      	bx	lr

0800f7c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f7c4:	b580      	push	{r7, lr}
 800f7c6:	b084      	sub	sp, #16
 800f7c8:	af00      	add	r7, sp, #0
 800f7ca:	6078      	str	r0, [r7, #4]
 800f7cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d10b      	bne.n	800f7f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f7d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7dc:	f383 8811 	msr	BASEPRI, r3
 800f7e0:	f3bf 8f6f 	isb	sy
 800f7e4:	f3bf 8f4f 	dsb	sy
 800f7e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f7ea:	bf00      	nop
 800f7ec:	bf00      	nop
 800f7ee:	e7fd      	b.n	800f7ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f7f0:	f002 fb9a 	bl	8011f28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	681a      	ldr	r2, [r3, #0]
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7fc:	68f9      	ldr	r1, [r7, #12]
 800f7fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f800:	fb01 f303 	mul.w	r3, r1, r3
 800f804:	441a      	add	r2, r3
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	2200      	movs	r2, #0
 800f80e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f810:	68fb      	ldr	r3, [r7, #12]
 800f812:	681a      	ldr	r2, [r3, #0]
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	681a      	ldr	r2, [r3, #0]
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f820:	3b01      	subs	r3, #1
 800f822:	68f9      	ldr	r1, [r7, #12]
 800f824:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f826:	fb01 f303 	mul.w	r3, r1, r3
 800f82a:	441a      	add	r2, r3
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	22ff      	movs	r2, #255	@ 0xff
 800f834:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	22ff      	movs	r2, #255	@ 0xff
 800f83c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f840:	683b      	ldr	r3, [r7, #0]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d114      	bne.n	800f870 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	691b      	ldr	r3, [r3, #16]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d01a      	beq.n	800f884 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	3310      	adds	r3, #16
 800f852:	4618      	mov	r0, r3
 800f854:	f001 fb36 	bl	8010ec4 <xTaskRemoveFromEventList>
 800f858:	4603      	mov	r3, r0
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d012      	beq.n	800f884 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f85e:	4b0d      	ldr	r3, [pc, #52]	@ (800f894 <xQueueGenericReset+0xd0>)
 800f860:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f864:	601a      	str	r2, [r3, #0]
 800f866:	f3bf 8f4f 	dsb	sy
 800f86a:	f3bf 8f6f 	isb	sy
 800f86e:	e009      	b.n	800f884 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	3310      	adds	r3, #16
 800f874:	4618      	mov	r0, r3
 800f876:	f7ff fef1 	bl	800f65c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	3324      	adds	r3, #36	@ 0x24
 800f87e:	4618      	mov	r0, r3
 800f880:	f7ff feec 	bl	800f65c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f884:	f002 fb82 	bl	8011f8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f888:	2301      	movs	r3, #1
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	3710      	adds	r7, #16
 800f88e:	46bd      	mov	sp, r7
 800f890:	bd80      	pop	{r7, pc}
 800f892:	bf00      	nop
 800f894:	e000ed04 	.word	0xe000ed04

0800f898 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b08e      	sub	sp, #56	@ 0x38
 800f89c:	af02      	add	r7, sp, #8
 800f89e:	60f8      	str	r0, [r7, #12]
 800f8a0:	60b9      	str	r1, [r7, #8]
 800f8a2:	607a      	str	r2, [r7, #4]
 800f8a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d10b      	bne.n	800f8c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8b0:	f383 8811 	msr	BASEPRI, r3
 800f8b4:	f3bf 8f6f 	isb	sy
 800f8b8:	f3bf 8f4f 	dsb	sy
 800f8bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f8be:	bf00      	nop
 800f8c0:	bf00      	nop
 800f8c2:	e7fd      	b.n	800f8c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d10b      	bne.n	800f8e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f8ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8ce:	f383 8811 	msr	BASEPRI, r3
 800f8d2:	f3bf 8f6f 	isb	sy
 800f8d6:	f3bf 8f4f 	dsb	sy
 800f8da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f8dc:	bf00      	nop
 800f8de:	bf00      	nop
 800f8e0:	e7fd      	b.n	800f8de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d002      	beq.n	800f8ee <xQueueGenericCreateStatic+0x56>
 800f8e8:	68bb      	ldr	r3, [r7, #8]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d001      	beq.n	800f8f2 <xQueueGenericCreateStatic+0x5a>
 800f8ee:	2301      	movs	r3, #1
 800f8f0:	e000      	b.n	800f8f4 <xQueueGenericCreateStatic+0x5c>
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d10b      	bne.n	800f910 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8fc:	f383 8811 	msr	BASEPRI, r3
 800f900:	f3bf 8f6f 	isb	sy
 800f904:	f3bf 8f4f 	dsb	sy
 800f908:	623b      	str	r3, [r7, #32]
}
 800f90a:	bf00      	nop
 800f90c:	bf00      	nop
 800f90e:	e7fd      	b.n	800f90c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d102      	bne.n	800f91c <xQueueGenericCreateStatic+0x84>
 800f916:	68bb      	ldr	r3, [r7, #8]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d101      	bne.n	800f920 <xQueueGenericCreateStatic+0x88>
 800f91c:	2301      	movs	r3, #1
 800f91e:	e000      	b.n	800f922 <xQueueGenericCreateStatic+0x8a>
 800f920:	2300      	movs	r3, #0
 800f922:	2b00      	cmp	r3, #0
 800f924:	d10b      	bne.n	800f93e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f92a:	f383 8811 	msr	BASEPRI, r3
 800f92e:	f3bf 8f6f 	isb	sy
 800f932:	f3bf 8f4f 	dsb	sy
 800f936:	61fb      	str	r3, [r7, #28]
}
 800f938:	bf00      	nop
 800f93a:	bf00      	nop
 800f93c:	e7fd      	b.n	800f93a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f93e:	2350      	movs	r3, #80	@ 0x50
 800f940:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f942:	697b      	ldr	r3, [r7, #20]
 800f944:	2b50      	cmp	r3, #80	@ 0x50
 800f946:	d00b      	beq.n	800f960 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f94c:	f383 8811 	msr	BASEPRI, r3
 800f950:	f3bf 8f6f 	isb	sy
 800f954:	f3bf 8f4f 	dsb	sy
 800f958:	61bb      	str	r3, [r7, #24]
}
 800f95a:	bf00      	nop
 800f95c:	bf00      	nop
 800f95e:	e7fd      	b.n	800f95c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f960:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d00d      	beq.n	800f988 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f96e:	2201      	movs	r2, #1
 800f970:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f974:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f97a:	9300      	str	r3, [sp, #0]
 800f97c:	4613      	mov	r3, r2
 800f97e:	687a      	ldr	r2, [r7, #4]
 800f980:	68b9      	ldr	r1, [r7, #8]
 800f982:	68f8      	ldr	r0, [r7, #12]
 800f984:	f000 f840 	bl	800fa08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f98a:	4618      	mov	r0, r3
 800f98c:	3730      	adds	r7, #48	@ 0x30
 800f98e:	46bd      	mov	sp, r7
 800f990:	bd80      	pop	{r7, pc}

0800f992 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f992:	b580      	push	{r7, lr}
 800f994:	b08a      	sub	sp, #40	@ 0x28
 800f996:	af02      	add	r7, sp, #8
 800f998:	60f8      	str	r0, [r7, #12]
 800f99a:	60b9      	str	r1, [r7, #8]
 800f99c:	4613      	mov	r3, r2
 800f99e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d10b      	bne.n	800f9be <xQueueGenericCreate+0x2c>
	__asm volatile
 800f9a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9aa:	f383 8811 	msr	BASEPRI, r3
 800f9ae:	f3bf 8f6f 	isb	sy
 800f9b2:	f3bf 8f4f 	dsb	sy
 800f9b6:	613b      	str	r3, [r7, #16]
}
 800f9b8:	bf00      	nop
 800f9ba:	bf00      	nop
 800f9bc:	e7fd      	b.n	800f9ba <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	68ba      	ldr	r2, [r7, #8]
 800f9c2:	fb02 f303 	mul.w	r3, r2, r3
 800f9c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f9c8:	69fb      	ldr	r3, [r7, #28]
 800f9ca:	3350      	adds	r3, #80	@ 0x50
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	f002 fbcd 	bl	801216c <pvPortMalloc>
 800f9d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f9d4:	69bb      	ldr	r3, [r7, #24]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d011      	beq.n	800f9fe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f9da:	69bb      	ldr	r3, [r7, #24]
 800f9dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f9de:	697b      	ldr	r3, [r7, #20]
 800f9e0:	3350      	adds	r3, #80	@ 0x50
 800f9e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f9e4:	69bb      	ldr	r3, [r7, #24]
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f9ec:	79fa      	ldrb	r2, [r7, #7]
 800f9ee:	69bb      	ldr	r3, [r7, #24]
 800f9f0:	9300      	str	r3, [sp, #0]
 800f9f2:	4613      	mov	r3, r2
 800f9f4:	697a      	ldr	r2, [r7, #20]
 800f9f6:	68b9      	ldr	r1, [r7, #8]
 800f9f8:	68f8      	ldr	r0, [r7, #12]
 800f9fa:	f000 f805 	bl	800fa08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f9fe:	69bb      	ldr	r3, [r7, #24]
	}
 800fa00:	4618      	mov	r0, r3
 800fa02:	3720      	adds	r7, #32
 800fa04:	46bd      	mov	sp, r7
 800fa06:	bd80      	pop	{r7, pc}

0800fa08 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b084      	sub	sp, #16
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	60f8      	str	r0, [r7, #12]
 800fa10:	60b9      	str	r1, [r7, #8]
 800fa12:	607a      	str	r2, [r7, #4]
 800fa14:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fa16:	68bb      	ldr	r3, [r7, #8]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d103      	bne.n	800fa24 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fa1c:	69bb      	ldr	r3, [r7, #24]
 800fa1e:	69ba      	ldr	r2, [r7, #24]
 800fa20:	601a      	str	r2, [r3, #0]
 800fa22:	e002      	b.n	800fa2a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fa24:	69bb      	ldr	r3, [r7, #24]
 800fa26:	687a      	ldr	r2, [r7, #4]
 800fa28:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fa2a:	69bb      	ldr	r3, [r7, #24]
 800fa2c:	68fa      	ldr	r2, [r7, #12]
 800fa2e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fa30:	69bb      	ldr	r3, [r7, #24]
 800fa32:	68ba      	ldr	r2, [r7, #8]
 800fa34:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fa36:	2101      	movs	r1, #1
 800fa38:	69b8      	ldr	r0, [r7, #24]
 800fa3a:	f7ff fec3 	bl	800f7c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800fa3e:	69bb      	ldr	r3, [r7, #24]
 800fa40:	78fa      	ldrb	r2, [r7, #3]
 800fa42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fa46:	bf00      	nop
 800fa48:	3710      	adds	r7, #16
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	bd80      	pop	{r7, pc}
	...

0800fa50 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b08e      	sub	sp, #56	@ 0x38
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	60f8      	str	r0, [r7, #12]
 800fa58:	60b9      	str	r1, [r7, #8]
 800fa5a:	607a      	str	r2, [r7, #4]
 800fa5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fa5e:	2300      	movs	r3, #0
 800fa60:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fa66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d10b      	bne.n	800fa84 <xQueueGenericSend+0x34>
	__asm volatile
 800fa6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa70:	f383 8811 	msr	BASEPRI, r3
 800fa74:	f3bf 8f6f 	isb	sy
 800fa78:	f3bf 8f4f 	dsb	sy
 800fa7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fa7e:	bf00      	nop
 800fa80:	bf00      	nop
 800fa82:	e7fd      	b.n	800fa80 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa84:	68bb      	ldr	r3, [r7, #8]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d103      	bne.n	800fa92 <xQueueGenericSend+0x42>
 800fa8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d101      	bne.n	800fa96 <xQueueGenericSend+0x46>
 800fa92:	2301      	movs	r3, #1
 800fa94:	e000      	b.n	800fa98 <xQueueGenericSend+0x48>
 800fa96:	2300      	movs	r3, #0
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d10b      	bne.n	800fab4 <xQueueGenericSend+0x64>
	__asm volatile
 800fa9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faa0:	f383 8811 	msr	BASEPRI, r3
 800faa4:	f3bf 8f6f 	isb	sy
 800faa8:	f3bf 8f4f 	dsb	sy
 800faac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800faae:	bf00      	nop
 800fab0:	bf00      	nop
 800fab2:	e7fd      	b.n	800fab0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fab4:	683b      	ldr	r3, [r7, #0]
 800fab6:	2b02      	cmp	r3, #2
 800fab8:	d103      	bne.n	800fac2 <xQueueGenericSend+0x72>
 800faba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fabc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fabe:	2b01      	cmp	r3, #1
 800fac0:	d101      	bne.n	800fac6 <xQueueGenericSend+0x76>
 800fac2:	2301      	movs	r3, #1
 800fac4:	e000      	b.n	800fac8 <xQueueGenericSend+0x78>
 800fac6:	2300      	movs	r3, #0
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d10b      	bne.n	800fae4 <xQueueGenericSend+0x94>
	__asm volatile
 800facc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fad0:	f383 8811 	msr	BASEPRI, r3
 800fad4:	f3bf 8f6f 	isb	sy
 800fad8:	f3bf 8f4f 	dsb	sy
 800fadc:	623b      	str	r3, [r7, #32]
}
 800fade:	bf00      	nop
 800fae0:	bf00      	nop
 800fae2:	e7fd      	b.n	800fae0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fae4:	f001 fbb4 	bl	8011250 <xTaskGetSchedulerState>
 800fae8:	4603      	mov	r3, r0
 800faea:	2b00      	cmp	r3, #0
 800faec:	d102      	bne.n	800faf4 <xQueueGenericSend+0xa4>
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d101      	bne.n	800faf8 <xQueueGenericSend+0xa8>
 800faf4:	2301      	movs	r3, #1
 800faf6:	e000      	b.n	800fafa <xQueueGenericSend+0xaa>
 800faf8:	2300      	movs	r3, #0
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d10b      	bne.n	800fb16 <xQueueGenericSend+0xc6>
	__asm volatile
 800fafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb02:	f383 8811 	msr	BASEPRI, r3
 800fb06:	f3bf 8f6f 	isb	sy
 800fb0a:	f3bf 8f4f 	dsb	sy
 800fb0e:	61fb      	str	r3, [r7, #28]
}
 800fb10:	bf00      	nop
 800fb12:	bf00      	nop
 800fb14:	e7fd      	b.n	800fb12 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fb16:	f002 fa07 	bl	8011f28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fb1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fb1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d302      	bcc.n	800fb2c <xQueueGenericSend+0xdc>
 800fb26:	683b      	ldr	r3, [r7, #0]
 800fb28:	2b02      	cmp	r3, #2
 800fb2a:	d129      	bne.n	800fb80 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fb2c:	683a      	ldr	r2, [r7, #0]
 800fb2e:	68b9      	ldr	r1, [r7, #8]
 800fb30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fb32:	f000 fbc7 	bl	80102c4 <prvCopyDataToQueue>
 800fb36:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d010      	beq.n	800fb62 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb42:	3324      	adds	r3, #36	@ 0x24
 800fb44:	4618      	mov	r0, r3
 800fb46:	f001 f9bd 	bl	8010ec4 <xTaskRemoveFromEventList>
 800fb4a:	4603      	mov	r3, r0
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d013      	beq.n	800fb78 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fb50:	4b3f      	ldr	r3, [pc, #252]	@ (800fc50 <xQueueGenericSend+0x200>)
 800fb52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb56:	601a      	str	r2, [r3, #0]
 800fb58:	f3bf 8f4f 	dsb	sy
 800fb5c:	f3bf 8f6f 	isb	sy
 800fb60:	e00a      	b.n	800fb78 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fb62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d007      	beq.n	800fb78 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fb68:	4b39      	ldr	r3, [pc, #228]	@ (800fc50 <xQueueGenericSend+0x200>)
 800fb6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb6e:	601a      	str	r2, [r3, #0]
 800fb70:	f3bf 8f4f 	dsb	sy
 800fb74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fb78:	f002 fa08 	bl	8011f8c <vPortExitCritical>
				return pdPASS;
 800fb7c:	2301      	movs	r3, #1
 800fb7e:	e063      	b.n	800fc48 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d103      	bne.n	800fb8e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fb86:	f002 fa01 	bl	8011f8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	e05c      	b.n	800fc48 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fb8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d106      	bne.n	800fba2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fb94:	f107 0314 	add.w	r3, r7, #20
 800fb98:	4618      	mov	r0, r3
 800fb9a:	f001 f9f7 	bl	8010f8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fb9e:	2301      	movs	r3, #1
 800fba0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fba2:	f002 f9f3 	bl	8011f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fba6:	f000 ff5f 	bl	8010a68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fbaa:	f002 f9bd 	bl	8011f28 <vPortEnterCritical>
 800fbae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fbb4:	b25b      	sxtb	r3, r3
 800fbb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fbba:	d103      	bne.n	800fbc4 <xQueueGenericSend+0x174>
 800fbbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fbc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fbca:	b25b      	sxtb	r3, r3
 800fbcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fbd0:	d103      	bne.n	800fbda <xQueueGenericSend+0x18a>
 800fbd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbd4:	2200      	movs	r2, #0
 800fbd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fbda:	f002 f9d7 	bl	8011f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fbde:	1d3a      	adds	r2, r7, #4
 800fbe0:	f107 0314 	add.w	r3, r7, #20
 800fbe4:	4611      	mov	r1, r2
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f001 f9e6 	bl	8010fb8 <xTaskCheckForTimeOut>
 800fbec:	4603      	mov	r3, r0
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d124      	bne.n	800fc3c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fbf2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fbf4:	f000 fc5e 	bl	80104b4 <prvIsQueueFull>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d018      	beq.n	800fc30 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc00:	3310      	adds	r3, #16
 800fc02:	687a      	ldr	r2, [r7, #4]
 800fc04:	4611      	mov	r1, r2
 800fc06:	4618      	mov	r0, r3
 800fc08:	f001 f90a 	bl	8010e20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fc0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc0e:	f000 fbe9 	bl	80103e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fc12:	f000 ff37 	bl	8010a84 <xTaskResumeAll>
 800fc16:	4603      	mov	r3, r0
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	f47f af7c 	bne.w	800fb16 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800fc1e:	4b0c      	ldr	r3, [pc, #48]	@ (800fc50 <xQueueGenericSend+0x200>)
 800fc20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc24:	601a      	str	r2, [r3, #0]
 800fc26:	f3bf 8f4f 	dsb	sy
 800fc2a:	f3bf 8f6f 	isb	sy
 800fc2e:	e772      	b.n	800fb16 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fc30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc32:	f000 fbd7 	bl	80103e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fc36:	f000 ff25 	bl	8010a84 <xTaskResumeAll>
 800fc3a:	e76c      	b.n	800fb16 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fc3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fc3e:	f000 fbd1 	bl	80103e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fc42:	f000 ff1f 	bl	8010a84 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fc46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fc48:	4618      	mov	r0, r3
 800fc4a:	3738      	adds	r7, #56	@ 0x38
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bd80      	pop	{r7, pc}
 800fc50:	e000ed04 	.word	0xe000ed04

0800fc54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fc54:	b580      	push	{r7, lr}
 800fc56:	b090      	sub	sp, #64	@ 0x40
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	60f8      	str	r0, [r7, #12]
 800fc5c:	60b9      	str	r1, [r7, #8]
 800fc5e:	607a      	str	r2, [r7, #4]
 800fc60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800fc66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d10b      	bne.n	800fc84 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800fc6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc70:	f383 8811 	msr	BASEPRI, r3
 800fc74:	f3bf 8f6f 	isb	sy
 800fc78:	f3bf 8f4f 	dsb	sy
 800fc7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fc7e:	bf00      	nop
 800fc80:	bf00      	nop
 800fc82:	e7fd      	b.n	800fc80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d103      	bne.n	800fc92 <xQueueGenericSendFromISR+0x3e>
 800fc8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d101      	bne.n	800fc96 <xQueueGenericSendFromISR+0x42>
 800fc92:	2301      	movs	r3, #1
 800fc94:	e000      	b.n	800fc98 <xQueueGenericSendFromISR+0x44>
 800fc96:	2300      	movs	r3, #0
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d10b      	bne.n	800fcb4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800fc9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fca0:	f383 8811 	msr	BASEPRI, r3
 800fca4:	f3bf 8f6f 	isb	sy
 800fca8:	f3bf 8f4f 	dsb	sy
 800fcac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fcae:	bf00      	nop
 800fcb0:	bf00      	nop
 800fcb2:	e7fd      	b.n	800fcb0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	2b02      	cmp	r3, #2
 800fcb8:	d103      	bne.n	800fcc2 <xQueueGenericSendFromISR+0x6e>
 800fcba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcbe:	2b01      	cmp	r3, #1
 800fcc0:	d101      	bne.n	800fcc6 <xQueueGenericSendFromISR+0x72>
 800fcc2:	2301      	movs	r3, #1
 800fcc4:	e000      	b.n	800fcc8 <xQueueGenericSendFromISR+0x74>
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d10b      	bne.n	800fce4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800fccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcd0:	f383 8811 	msr	BASEPRI, r3
 800fcd4:	f3bf 8f6f 	isb	sy
 800fcd8:	f3bf 8f4f 	dsb	sy
 800fcdc:	623b      	str	r3, [r7, #32]
}
 800fcde:	bf00      	nop
 800fce0:	bf00      	nop
 800fce2:	e7fd      	b.n	800fce0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fce4:	f002 fa00 	bl	80120e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fce8:	f3ef 8211 	mrs	r2, BASEPRI
 800fcec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcf0:	f383 8811 	msr	BASEPRI, r3
 800fcf4:	f3bf 8f6f 	isb	sy
 800fcf8:	f3bf 8f4f 	dsb	sy
 800fcfc:	61fa      	str	r2, [r7, #28]
 800fcfe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fd00:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fd02:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fd04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd0c:	429a      	cmp	r2, r3
 800fd0e:	d302      	bcc.n	800fd16 <xQueueGenericSendFromISR+0xc2>
 800fd10:	683b      	ldr	r3, [r7, #0]
 800fd12:	2b02      	cmp	r3, #2
 800fd14:	d12f      	bne.n	800fd76 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fd16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fd1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd24:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fd26:	683a      	ldr	r2, [r7, #0]
 800fd28:	68b9      	ldr	r1, [r7, #8]
 800fd2a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fd2c:	f000 faca 	bl	80102c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fd30:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800fd34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fd38:	d112      	bne.n	800fd60 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fd3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d016      	beq.n	800fd70 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fd42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd44:	3324      	adds	r3, #36	@ 0x24
 800fd46:	4618      	mov	r0, r3
 800fd48:	f001 f8bc 	bl	8010ec4 <xTaskRemoveFromEventList>
 800fd4c:	4603      	mov	r3, r0
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d00e      	beq.n	800fd70 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d00b      	beq.n	800fd70 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	2201      	movs	r2, #1
 800fd5c:	601a      	str	r2, [r3, #0]
 800fd5e:	e007      	b.n	800fd70 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fd60:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fd64:	3301      	adds	r3, #1
 800fd66:	b2db      	uxtb	r3, r3
 800fd68:	b25a      	sxtb	r2, r3
 800fd6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fd70:	2301      	movs	r3, #1
 800fd72:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800fd74:	e001      	b.n	800fd7a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fd76:	2300      	movs	r3, #0
 800fd78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fd7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd7c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fd7e:	697b      	ldr	r3, [r7, #20]
 800fd80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fd84:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fd86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fd88:	4618      	mov	r0, r3
 800fd8a:	3740      	adds	r7, #64	@ 0x40
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	bd80      	pop	{r7, pc}

0800fd90 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b08e      	sub	sp, #56	@ 0x38
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
 800fd98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800fd9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d10b      	bne.n	800fdbc <xQueueGiveFromISR+0x2c>
	__asm volatile
 800fda4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fda8:	f383 8811 	msr	BASEPRI, r3
 800fdac:	f3bf 8f6f 	isb	sy
 800fdb0:	f3bf 8f4f 	dsb	sy
 800fdb4:	623b      	str	r3, [r7, #32]
}
 800fdb6:	bf00      	nop
 800fdb8:	bf00      	nop
 800fdba:	e7fd      	b.n	800fdb8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fdbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d00b      	beq.n	800fddc <xQueueGiveFromISR+0x4c>
	__asm volatile
 800fdc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdc8:	f383 8811 	msr	BASEPRI, r3
 800fdcc:	f3bf 8f6f 	isb	sy
 800fdd0:	f3bf 8f4f 	dsb	sy
 800fdd4:	61fb      	str	r3, [r7, #28]
}
 800fdd6:	bf00      	nop
 800fdd8:	bf00      	nop
 800fdda:	e7fd      	b.n	800fdd8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800fddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d103      	bne.n	800fdec <xQueueGiveFromISR+0x5c>
 800fde4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fde6:	689b      	ldr	r3, [r3, #8]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d101      	bne.n	800fdf0 <xQueueGiveFromISR+0x60>
 800fdec:	2301      	movs	r3, #1
 800fdee:	e000      	b.n	800fdf2 <xQueueGiveFromISR+0x62>
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d10b      	bne.n	800fe0e <xQueueGiveFromISR+0x7e>
	__asm volatile
 800fdf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdfa:	f383 8811 	msr	BASEPRI, r3
 800fdfe:	f3bf 8f6f 	isb	sy
 800fe02:	f3bf 8f4f 	dsb	sy
 800fe06:	61bb      	str	r3, [r7, #24]
}
 800fe08:	bf00      	nop
 800fe0a:	bf00      	nop
 800fe0c:	e7fd      	b.n	800fe0a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fe0e:	f002 f96b 	bl	80120e8 <vPortValidateInterruptPriority>
	__asm volatile
 800fe12:	f3ef 8211 	mrs	r2, BASEPRI
 800fe16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe1a:	f383 8811 	msr	BASEPRI, r3
 800fe1e:	f3bf 8f6f 	isb	sy
 800fe22:	f3bf 8f4f 	dsb	sy
 800fe26:	617a      	str	r2, [r7, #20]
 800fe28:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800fe2a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fe2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fe2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe32:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800fe34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe3a:	429a      	cmp	r2, r3
 800fe3c:	d22b      	bcs.n	800fe96 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fe3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fe44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fe48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe4a:	1c5a      	adds	r2, r3, #1
 800fe4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe4e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fe50:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fe54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fe58:	d112      	bne.n	800fe80 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fe5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d016      	beq.n	800fe90 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fe62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe64:	3324      	adds	r3, #36	@ 0x24
 800fe66:	4618      	mov	r0, r3
 800fe68:	f001 f82c 	bl	8010ec4 <xTaskRemoveFromEventList>
 800fe6c:	4603      	mov	r3, r0
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d00e      	beq.n	800fe90 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fe72:	683b      	ldr	r3, [r7, #0]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d00b      	beq.n	800fe90 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fe78:	683b      	ldr	r3, [r7, #0]
 800fe7a:	2201      	movs	r2, #1
 800fe7c:	601a      	str	r2, [r3, #0]
 800fe7e:	e007      	b.n	800fe90 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fe80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fe84:	3301      	adds	r3, #1
 800fe86:	b2db      	uxtb	r3, r3
 800fe88:	b25a      	sxtb	r2, r3
 800fe8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fe90:	2301      	movs	r3, #1
 800fe92:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe94:	e001      	b.n	800fe9a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fe96:	2300      	movs	r3, #0
 800fe98:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe9c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	f383 8811 	msr	BASEPRI, r3
}
 800fea4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fea8:	4618      	mov	r0, r3
 800feaa:	3738      	adds	r7, #56	@ 0x38
 800feac:	46bd      	mov	sp, r7
 800feae:	bd80      	pop	{r7, pc}

0800feb0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b08c      	sub	sp, #48	@ 0x30
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	60f8      	str	r0, [r7, #12]
 800feb8:	60b9      	str	r1, [r7, #8]
 800feba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800febc:	2300      	movs	r3, #0
 800febe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d10b      	bne.n	800fee2 <xQueueReceive+0x32>
	__asm volatile
 800feca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fece:	f383 8811 	msr	BASEPRI, r3
 800fed2:	f3bf 8f6f 	isb	sy
 800fed6:	f3bf 8f4f 	dsb	sy
 800feda:	623b      	str	r3, [r7, #32]
}
 800fedc:	bf00      	nop
 800fede:	bf00      	nop
 800fee0:	e7fd      	b.n	800fede <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fee2:	68bb      	ldr	r3, [r7, #8]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d103      	bne.n	800fef0 <xQueueReceive+0x40>
 800fee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800feec:	2b00      	cmp	r3, #0
 800feee:	d101      	bne.n	800fef4 <xQueueReceive+0x44>
 800fef0:	2301      	movs	r3, #1
 800fef2:	e000      	b.n	800fef6 <xQueueReceive+0x46>
 800fef4:	2300      	movs	r3, #0
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d10b      	bne.n	800ff12 <xQueueReceive+0x62>
	__asm volatile
 800fefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fefe:	f383 8811 	msr	BASEPRI, r3
 800ff02:	f3bf 8f6f 	isb	sy
 800ff06:	f3bf 8f4f 	dsb	sy
 800ff0a:	61fb      	str	r3, [r7, #28]
}
 800ff0c:	bf00      	nop
 800ff0e:	bf00      	nop
 800ff10:	e7fd      	b.n	800ff0e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ff12:	f001 f99d 	bl	8011250 <xTaskGetSchedulerState>
 800ff16:	4603      	mov	r3, r0
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d102      	bne.n	800ff22 <xQueueReceive+0x72>
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d101      	bne.n	800ff26 <xQueueReceive+0x76>
 800ff22:	2301      	movs	r3, #1
 800ff24:	e000      	b.n	800ff28 <xQueueReceive+0x78>
 800ff26:	2300      	movs	r3, #0
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d10b      	bne.n	800ff44 <xQueueReceive+0x94>
	__asm volatile
 800ff2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff30:	f383 8811 	msr	BASEPRI, r3
 800ff34:	f3bf 8f6f 	isb	sy
 800ff38:	f3bf 8f4f 	dsb	sy
 800ff3c:	61bb      	str	r3, [r7, #24]
}
 800ff3e:	bf00      	nop
 800ff40:	bf00      	nop
 800ff42:	e7fd      	b.n	800ff40 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ff44:	f001 fff0 	bl	8011f28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff4c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ff4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d01f      	beq.n	800ff94 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ff54:	68b9      	ldr	r1, [r7, #8]
 800ff56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ff58:	f000 fa1e 	bl	8010398 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ff5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff5e:	1e5a      	subs	r2, r3, #1
 800ff60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff62:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ff64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff66:	691b      	ldr	r3, [r3, #16]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d00f      	beq.n	800ff8c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ff6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff6e:	3310      	adds	r3, #16
 800ff70:	4618      	mov	r0, r3
 800ff72:	f000 ffa7 	bl	8010ec4 <xTaskRemoveFromEventList>
 800ff76:	4603      	mov	r3, r0
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d007      	beq.n	800ff8c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ff7c:	4b3c      	ldr	r3, [pc, #240]	@ (8010070 <xQueueReceive+0x1c0>)
 800ff7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff82:	601a      	str	r2, [r3, #0]
 800ff84:	f3bf 8f4f 	dsb	sy
 800ff88:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ff8c:	f001 fffe 	bl	8011f8c <vPortExitCritical>
				return pdPASS;
 800ff90:	2301      	movs	r3, #1
 800ff92:	e069      	b.n	8010068 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d103      	bne.n	800ffa2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ff9a:	f001 fff7 	bl	8011f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	e062      	b.n	8010068 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ffa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d106      	bne.n	800ffb6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ffa8:	f107 0310 	add.w	r3, r7, #16
 800ffac:	4618      	mov	r0, r3
 800ffae:	f000 ffed 	bl	8010f8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ffb6:	f001 ffe9 	bl	8011f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ffba:	f000 fd55 	bl	8010a68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ffbe:	f001 ffb3 	bl	8011f28 <vPortEnterCritical>
 800ffc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ffc8:	b25b      	sxtb	r3, r3
 800ffca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ffce:	d103      	bne.n	800ffd8 <xQueueReceive+0x128>
 800ffd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ffd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffda:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ffde:	b25b      	sxtb	r3, r3
 800ffe0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ffe4:	d103      	bne.n	800ffee <xQueueReceive+0x13e>
 800ffe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffe8:	2200      	movs	r2, #0
 800ffea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ffee:	f001 ffcd 	bl	8011f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fff2:	1d3a      	adds	r2, r7, #4
 800fff4:	f107 0310 	add.w	r3, r7, #16
 800fff8:	4611      	mov	r1, r2
 800fffa:	4618      	mov	r0, r3
 800fffc:	f000 ffdc 	bl	8010fb8 <xTaskCheckForTimeOut>
 8010000:	4603      	mov	r3, r0
 8010002:	2b00      	cmp	r3, #0
 8010004:	d123      	bne.n	801004e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010008:	f000 fa3e 	bl	8010488 <prvIsQueueEmpty>
 801000c:	4603      	mov	r3, r0
 801000e:	2b00      	cmp	r3, #0
 8010010:	d017      	beq.n	8010042 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010014:	3324      	adds	r3, #36	@ 0x24
 8010016:	687a      	ldr	r2, [r7, #4]
 8010018:	4611      	mov	r1, r2
 801001a:	4618      	mov	r0, r3
 801001c:	f000 ff00 	bl	8010e20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010020:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010022:	f000 f9df 	bl	80103e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010026:	f000 fd2d 	bl	8010a84 <xTaskResumeAll>
 801002a:	4603      	mov	r3, r0
 801002c:	2b00      	cmp	r3, #0
 801002e:	d189      	bne.n	800ff44 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010030:	4b0f      	ldr	r3, [pc, #60]	@ (8010070 <xQueueReceive+0x1c0>)
 8010032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010036:	601a      	str	r2, [r3, #0]
 8010038:	f3bf 8f4f 	dsb	sy
 801003c:	f3bf 8f6f 	isb	sy
 8010040:	e780      	b.n	800ff44 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010042:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010044:	f000 f9ce 	bl	80103e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010048:	f000 fd1c 	bl	8010a84 <xTaskResumeAll>
 801004c:	e77a      	b.n	800ff44 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801004e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010050:	f000 f9c8 	bl	80103e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010054:	f000 fd16 	bl	8010a84 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010058:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801005a:	f000 fa15 	bl	8010488 <prvIsQueueEmpty>
 801005e:	4603      	mov	r3, r0
 8010060:	2b00      	cmp	r3, #0
 8010062:	f43f af6f 	beq.w	800ff44 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010066:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010068:	4618      	mov	r0, r3
 801006a:	3730      	adds	r7, #48	@ 0x30
 801006c:	46bd      	mov	sp, r7
 801006e:	bd80      	pop	{r7, pc}
 8010070:	e000ed04 	.word	0xe000ed04

08010074 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010074:	b580      	push	{r7, lr}
 8010076:	b08e      	sub	sp, #56	@ 0x38
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]
 801007c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801007e:	2300      	movs	r3, #0
 8010080:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010086:	2300      	movs	r3, #0
 8010088:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801008a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801008c:	2b00      	cmp	r3, #0
 801008e:	d10b      	bne.n	80100a8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010094:	f383 8811 	msr	BASEPRI, r3
 8010098:	f3bf 8f6f 	isb	sy
 801009c:	f3bf 8f4f 	dsb	sy
 80100a0:	623b      	str	r3, [r7, #32]
}
 80100a2:	bf00      	nop
 80100a4:	bf00      	nop
 80100a6:	e7fd      	b.n	80100a4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80100a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d00b      	beq.n	80100c8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80100b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100b4:	f383 8811 	msr	BASEPRI, r3
 80100b8:	f3bf 8f6f 	isb	sy
 80100bc:	f3bf 8f4f 	dsb	sy
 80100c0:	61fb      	str	r3, [r7, #28]
}
 80100c2:	bf00      	nop
 80100c4:	bf00      	nop
 80100c6:	e7fd      	b.n	80100c4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80100c8:	f001 f8c2 	bl	8011250 <xTaskGetSchedulerState>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d102      	bne.n	80100d8 <xQueueSemaphoreTake+0x64>
 80100d2:	683b      	ldr	r3, [r7, #0]
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d101      	bne.n	80100dc <xQueueSemaphoreTake+0x68>
 80100d8:	2301      	movs	r3, #1
 80100da:	e000      	b.n	80100de <xQueueSemaphoreTake+0x6a>
 80100dc:	2300      	movs	r3, #0
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d10b      	bne.n	80100fa <xQueueSemaphoreTake+0x86>
	__asm volatile
 80100e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100e6:	f383 8811 	msr	BASEPRI, r3
 80100ea:	f3bf 8f6f 	isb	sy
 80100ee:	f3bf 8f4f 	dsb	sy
 80100f2:	61bb      	str	r3, [r7, #24]
}
 80100f4:	bf00      	nop
 80100f6:	bf00      	nop
 80100f8:	e7fd      	b.n	80100f6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80100fa:	f001 ff15 	bl	8011f28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80100fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010102:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010106:	2b00      	cmp	r3, #0
 8010108:	d024      	beq.n	8010154 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801010a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801010c:	1e5a      	subs	r2, r3, #1
 801010e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010110:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	2b00      	cmp	r3, #0
 8010118:	d104      	bne.n	8010124 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801011a:	f001 fa13 	bl	8011544 <pvTaskIncrementMutexHeldCount>
 801011e:	4602      	mov	r2, r0
 8010120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010122:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010126:	691b      	ldr	r3, [r3, #16]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d00f      	beq.n	801014c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801012c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801012e:	3310      	adds	r3, #16
 8010130:	4618      	mov	r0, r3
 8010132:	f000 fec7 	bl	8010ec4 <xTaskRemoveFromEventList>
 8010136:	4603      	mov	r3, r0
 8010138:	2b00      	cmp	r3, #0
 801013a:	d007      	beq.n	801014c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801013c:	4b54      	ldr	r3, [pc, #336]	@ (8010290 <xQueueSemaphoreTake+0x21c>)
 801013e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010142:	601a      	str	r2, [r3, #0]
 8010144:	f3bf 8f4f 	dsb	sy
 8010148:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801014c:	f001 ff1e 	bl	8011f8c <vPortExitCritical>
				return pdPASS;
 8010150:	2301      	movs	r3, #1
 8010152:	e098      	b.n	8010286 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010154:	683b      	ldr	r3, [r7, #0]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d112      	bne.n	8010180 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801015a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801015c:	2b00      	cmp	r3, #0
 801015e:	d00b      	beq.n	8010178 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010164:	f383 8811 	msr	BASEPRI, r3
 8010168:	f3bf 8f6f 	isb	sy
 801016c:	f3bf 8f4f 	dsb	sy
 8010170:	617b      	str	r3, [r7, #20]
}
 8010172:	bf00      	nop
 8010174:	bf00      	nop
 8010176:	e7fd      	b.n	8010174 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010178:	f001 ff08 	bl	8011f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801017c:	2300      	movs	r3, #0
 801017e:	e082      	b.n	8010286 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010182:	2b00      	cmp	r3, #0
 8010184:	d106      	bne.n	8010194 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010186:	f107 030c 	add.w	r3, r7, #12
 801018a:	4618      	mov	r0, r3
 801018c:	f000 fefe 	bl	8010f8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010190:	2301      	movs	r3, #1
 8010192:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010194:	f001 fefa 	bl	8011f8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010198:	f000 fc66 	bl	8010a68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801019c:	f001 fec4 	bl	8011f28 <vPortEnterCritical>
 80101a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80101a6:	b25b      	sxtb	r3, r3
 80101a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80101ac:	d103      	bne.n	80101b6 <xQueueSemaphoreTake+0x142>
 80101ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101b0:	2200      	movs	r2, #0
 80101b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80101b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80101bc:	b25b      	sxtb	r3, r3
 80101be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80101c2:	d103      	bne.n	80101cc <xQueueSemaphoreTake+0x158>
 80101c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101c6:	2200      	movs	r2, #0
 80101c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80101cc:	f001 fede 	bl	8011f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80101d0:	463a      	mov	r2, r7
 80101d2:	f107 030c 	add.w	r3, r7, #12
 80101d6:	4611      	mov	r1, r2
 80101d8:	4618      	mov	r0, r3
 80101da:	f000 feed 	bl	8010fb8 <xTaskCheckForTimeOut>
 80101de:	4603      	mov	r3, r0
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d132      	bne.n	801024a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80101e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80101e6:	f000 f94f 	bl	8010488 <prvIsQueueEmpty>
 80101ea:	4603      	mov	r3, r0
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d026      	beq.n	801023e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80101f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d109      	bne.n	801020c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80101f8:	f001 fe96 	bl	8011f28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80101fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101fe:	689b      	ldr	r3, [r3, #8]
 8010200:	4618      	mov	r0, r3
 8010202:	f001 f843 	bl	801128c <xTaskPriorityInherit>
 8010206:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010208:	f001 fec0 	bl	8011f8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801020c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801020e:	3324      	adds	r3, #36	@ 0x24
 8010210:	683a      	ldr	r2, [r7, #0]
 8010212:	4611      	mov	r1, r2
 8010214:	4618      	mov	r0, r3
 8010216:	f000 fe03 	bl	8010e20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801021a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801021c:	f000 f8e2 	bl	80103e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010220:	f000 fc30 	bl	8010a84 <xTaskResumeAll>
 8010224:	4603      	mov	r3, r0
 8010226:	2b00      	cmp	r3, #0
 8010228:	f47f af67 	bne.w	80100fa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 801022c:	4b18      	ldr	r3, [pc, #96]	@ (8010290 <xQueueSemaphoreTake+0x21c>)
 801022e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010232:	601a      	str	r2, [r3, #0]
 8010234:	f3bf 8f4f 	dsb	sy
 8010238:	f3bf 8f6f 	isb	sy
 801023c:	e75d      	b.n	80100fa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801023e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010240:	f000 f8d0 	bl	80103e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010244:	f000 fc1e 	bl	8010a84 <xTaskResumeAll>
 8010248:	e757      	b.n	80100fa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801024a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801024c:	f000 f8ca 	bl	80103e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010250:	f000 fc18 	bl	8010a84 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010254:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010256:	f000 f917 	bl	8010488 <prvIsQueueEmpty>
 801025a:	4603      	mov	r3, r0
 801025c:	2b00      	cmp	r3, #0
 801025e:	f43f af4c 	beq.w	80100fa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010264:	2b00      	cmp	r3, #0
 8010266:	d00d      	beq.n	8010284 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010268:	f001 fe5e 	bl	8011f28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801026c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801026e:	f000 f811 	bl	8010294 <prvGetDisinheritPriorityAfterTimeout>
 8010272:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010276:	689b      	ldr	r3, [r3, #8]
 8010278:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801027a:	4618      	mov	r0, r3
 801027c:	f001 f8de 	bl	801143c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010280:	f001 fe84 	bl	8011f8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010284:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010286:	4618      	mov	r0, r3
 8010288:	3738      	adds	r7, #56	@ 0x38
 801028a:	46bd      	mov	sp, r7
 801028c:	bd80      	pop	{r7, pc}
 801028e:	bf00      	nop
 8010290:	e000ed04 	.word	0xe000ed04

08010294 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010294:	b480      	push	{r7}
 8010296:	b085      	sub	sp, #20
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d006      	beq.n	80102b2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80102ae:	60fb      	str	r3, [r7, #12]
 80102b0:	e001      	b.n	80102b6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80102b2:	2300      	movs	r3, #0
 80102b4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80102b6:	68fb      	ldr	r3, [r7, #12]
	}
 80102b8:	4618      	mov	r0, r3
 80102ba:	3714      	adds	r7, #20
 80102bc:	46bd      	mov	sp, r7
 80102be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c2:	4770      	bx	lr

080102c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b086      	sub	sp, #24
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	60f8      	str	r0, [r7, #12]
 80102cc:	60b9      	str	r1, [r7, #8]
 80102ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80102d0:	2300      	movs	r3, #0
 80102d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80102da:	68fb      	ldr	r3, [r7, #12]
 80102dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d10d      	bne.n	80102fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d14d      	bne.n	8010386 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	689b      	ldr	r3, [r3, #8]
 80102ee:	4618      	mov	r0, r3
 80102f0:	f001 f834 	bl	801135c <xTaskPriorityDisinherit>
 80102f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	2200      	movs	r2, #0
 80102fa:	609a      	str	r2, [r3, #8]
 80102fc:	e043      	b.n	8010386 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2b00      	cmp	r3, #0
 8010302:	d119      	bne.n	8010338 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	6858      	ldr	r0, [r3, #4]
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801030c:	461a      	mov	r2, r3
 801030e:	68b9      	ldr	r1, [r7, #8]
 8010310:	f005 fc32 	bl	8015b78 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	685a      	ldr	r2, [r3, #4]
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801031c:	441a      	add	r2, r3
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	685a      	ldr	r2, [r3, #4]
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	689b      	ldr	r3, [r3, #8]
 801032a:	429a      	cmp	r2, r3
 801032c:	d32b      	bcc.n	8010386 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	681a      	ldr	r2, [r3, #0]
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	605a      	str	r2, [r3, #4]
 8010336:	e026      	b.n	8010386 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010338:	68fb      	ldr	r3, [r7, #12]
 801033a:	68d8      	ldr	r0, [r3, #12]
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010340:	461a      	mov	r2, r3
 8010342:	68b9      	ldr	r1, [r7, #8]
 8010344:	f005 fc18 	bl	8015b78 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	68da      	ldr	r2, [r3, #12]
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010350:	425b      	negs	r3, r3
 8010352:	441a      	add	r2, r3
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	68da      	ldr	r2, [r3, #12]
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	429a      	cmp	r2, r3
 8010362:	d207      	bcs.n	8010374 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	689a      	ldr	r2, [r3, #8]
 8010368:	68fb      	ldr	r3, [r7, #12]
 801036a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801036c:	425b      	negs	r3, r3
 801036e:	441a      	add	r2, r3
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	2b02      	cmp	r3, #2
 8010378:	d105      	bne.n	8010386 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801037a:	693b      	ldr	r3, [r7, #16]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d002      	beq.n	8010386 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010380:	693b      	ldr	r3, [r7, #16]
 8010382:	3b01      	subs	r3, #1
 8010384:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010386:	693b      	ldr	r3, [r7, #16]
 8010388:	1c5a      	adds	r2, r3, #1
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801038e:	697b      	ldr	r3, [r7, #20]
}
 8010390:	4618      	mov	r0, r3
 8010392:	3718      	adds	r7, #24
 8010394:	46bd      	mov	sp, r7
 8010396:	bd80      	pop	{r7, pc}

08010398 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010398:	b580      	push	{r7, lr}
 801039a:	b082      	sub	sp, #8
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]
 80103a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d018      	beq.n	80103dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	68da      	ldr	r2, [r3, #12]
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80103b2:	441a      	add	r2, r3
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	68da      	ldr	r2, [r3, #12]
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	689b      	ldr	r3, [r3, #8]
 80103c0:	429a      	cmp	r2, r3
 80103c2:	d303      	bcc.n	80103cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681a      	ldr	r2, [r3, #0]
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	68d9      	ldr	r1, [r3, #12]
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80103d4:	461a      	mov	r2, r3
 80103d6:	6838      	ldr	r0, [r7, #0]
 80103d8:	f005 fbce 	bl	8015b78 <memcpy>
	}
}
 80103dc:	bf00      	nop
 80103de:	3708      	adds	r7, #8
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}

080103e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b084      	sub	sp, #16
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80103ec:	f001 fd9c 	bl	8011f28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80103f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80103f8:	e011      	b.n	801041e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d012      	beq.n	8010428 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	3324      	adds	r3, #36	@ 0x24
 8010406:	4618      	mov	r0, r3
 8010408:	f000 fd5c 	bl	8010ec4 <xTaskRemoveFromEventList>
 801040c:	4603      	mov	r3, r0
 801040e:	2b00      	cmp	r3, #0
 8010410:	d001      	beq.n	8010416 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010412:	f000 fe35 	bl	8011080 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010416:	7bfb      	ldrb	r3, [r7, #15]
 8010418:	3b01      	subs	r3, #1
 801041a:	b2db      	uxtb	r3, r3
 801041c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801041e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010422:	2b00      	cmp	r3, #0
 8010424:	dce9      	bgt.n	80103fa <prvUnlockQueue+0x16>
 8010426:	e000      	b.n	801042a <prvUnlockQueue+0x46>
					break;
 8010428:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	22ff      	movs	r2, #255	@ 0xff
 801042e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8010432:	f001 fdab 	bl	8011f8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010436:	f001 fd77 	bl	8011f28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010440:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010442:	e011      	b.n	8010468 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	691b      	ldr	r3, [r3, #16]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d012      	beq.n	8010472 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	3310      	adds	r3, #16
 8010450:	4618      	mov	r0, r3
 8010452:	f000 fd37 	bl	8010ec4 <xTaskRemoveFromEventList>
 8010456:	4603      	mov	r3, r0
 8010458:	2b00      	cmp	r3, #0
 801045a:	d001      	beq.n	8010460 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801045c:	f000 fe10 	bl	8011080 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010460:	7bbb      	ldrb	r3, [r7, #14]
 8010462:	3b01      	subs	r3, #1
 8010464:	b2db      	uxtb	r3, r3
 8010466:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010468:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801046c:	2b00      	cmp	r3, #0
 801046e:	dce9      	bgt.n	8010444 <prvUnlockQueue+0x60>
 8010470:	e000      	b.n	8010474 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010472:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	22ff      	movs	r2, #255	@ 0xff
 8010478:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801047c:	f001 fd86 	bl	8011f8c <vPortExitCritical>
}
 8010480:	bf00      	nop
 8010482:	3710      	adds	r7, #16
 8010484:	46bd      	mov	sp, r7
 8010486:	bd80      	pop	{r7, pc}

08010488 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b084      	sub	sp, #16
 801048c:	af00      	add	r7, sp, #0
 801048e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010490:	f001 fd4a 	bl	8011f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010498:	2b00      	cmp	r3, #0
 801049a:	d102      	bne.n	80104a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801049c:	2301      	movs	r3, #1
 801049e:	60fb      	str	r3, [r7, #12]
 80104a0:	e001      	b.n	80104a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80104a2:	2300      	movs	r3, #0
 80104a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80104a6:	f001 fd71 	bl	8011f8c <vPortExitCritical>

	return xReturn;
 80104aa:	68fb      	ldr	r3, [r7, #12]
}
 80104ac:	4618      	mov	r0, r3
 80104ae:	3710      	adds	r7, #16
 80104b0:	46bd      	mov	sp, r7
 80104b2:	bd80      	pop	{r7, pc}

080104b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b084      	sub	sp, #16
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80104bc:	f001 fd34 	bl	8011f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80104c8:	429a      	cmp	r2, r3
 80104ca:	d102      	bne.n	80104d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80104cc:	2301      	movs	r3, #1
 80104ce:	60fb      	str	r3, [r7, #12]
 80104d0:	e001      	b.n	80104d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80104d2:	2300      	movs	r3, #0
 80104d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80104d6:	f001 fd59 	bl	8011f8c <vPortExitCritical>

	return xReturn;
 80104da:	68fb      	ldr	r3, [r7, #12]
}
 80104dc:	4618      	mov	r0, r3
 80104de:	3710      	adds	r7, #16
 80104e0:	46bd      	mov	sp, r7
 80104e2:	bd80      	pop	{r7, pc}

080104e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80104e4:	b480      	push	{r7}
 80104e6:	b085      	sub	sp, #20
 80104e8:	af00      	add	r7, sp, #0
 80104ea:	6078      	str	r0, [r7, #4]
 80104ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80104ee:	2300      	movs	r3, #0
 80104f0:	60fb      	str	r3, [r7, #12]
 80104f2:	e014      	b.n	801051e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80104f4:	4a0f      	ldr	r2, [pc, #60]	@ (8010534 <vQueueAddToRegistry+0x50>)
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d10b      	bne.n	8010518 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010500:	490c      	ldr	r1, [pc, #48]	@ (8010534 <vQueueAddToRegistry+0x50>)
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	683a      	ldr	r2, [r7, #0]
 8010506:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801050a:	4a0a      	ldr	r2, [pc, #40]	@ (8010534 <vQueueAddToRegistry+0x50>)
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	00db      	lsls	r3, r3, #3
 8010510:	4413      	add	r3, r2
 8010512:	687a      	ldr	r2, [r7, #4]
 8010514:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010516:	e006      	b.n	8010526 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	3301      	adds	r3, #1
 801051c:	60fb      	str	r3, [r7, #12]
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	2b07      	cmp	r3, #7
 8010522:	d9e7      	bls.n	80104f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010524:	bf00      	nop
 8010526:	bf00      	nop
 8010528:	3714      	adds	r7, #20
 801052a:	46bd      	mov	sp, r7
 801052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010530:	4770      	bx	lr
 8010532:	bf00      	nop
 8010534:	240024d4 	.word	0x240024d4

08010538 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010538:	b580      	push	{r7, lr}
 801053a:	b086      	sub	sp, #24
 801053c:	af00      	add	r7, sp, #0
 801053e:	60f8      	str	r0, [r7, #12]
 8010540:	60b9      	str	r1, [r7, #8]
 8010542:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010548:	f001 fcee 	bl	8011f28 <vPortEnterCritical>
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010552:	b25b      	sxtb	r3, r3
 8010554:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010558:	d103      	bne.n	8010562 <vQueueWaitForMessageRestricted+0x2a>
 801055a:	697b      	ldr	r3, [r7, #20]
 801055c:	2200      	movs	r2, #0
 801055e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010562:	697b      	ldr	r3, [r7, #20]
 8010564:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010568:	b25b      	sxtb	r3, r3
 801056a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801056e:	d103      	bne.n	8010578 <vQueueWaitForMessageRestricted+0x40>
 8010570:	697b      	ldr	r3, [r7, #20]
 8010572:	2200      	movs	r2, #0
 8010574:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010578:	f001 fd08 	bl	8011f8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801057c:	697b      	ldr	r3, [r7, #20]
 801057e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010580:	2b00      	cmp	r3, #0
 8010582:	d106      	bne.n	8010592 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010584:	697b      	ldr	r3, [r7, #20]
 8010586:	3324      	adds	r3, #36	@ 0x24
 8010588:	687a      	ldr	r2, [r7, #4]
 801058a:	68b9      	ldr	r1, [r7, #8]
 801058c:	4618      	mov	r0, r3
 801058e:	f000 fc6d 	bl	8010e6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010592:	6978      	ldr	r0, [r7, #20]
 8010594:	f7ff ff26 	bl	80103e4 <prvUnlockQueue>
	}
 8010598:	bf00      	nop
 801059a:	3718      	adds	r7, #24
 801059c:	46bd      	mov	sp, r7
 801059e:	bd80      	pop	{r7, pc}

080105a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80105a0:	b580      	push	{r7, lr}
 80105a2:	b08e      	sub	sp, #56	@ 0x38
 80105a4:	af04      	add	r7, sp, #16
 80105a6:	60f8      	str	r0, [r7, #12]
 80105a8:	60b9      	str	r1, [r7, #8]
 80105aa:	607a      	str	r2, [r7, #4]
 80105ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80105ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d10b      	bne.n	80105cc <xTaskCreateStatic+0x2c>
	__asm volatile
 80105b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105b8:	f383 8811 	msr	BASEPRI, r3
 80105bc:	f3bf 8f6f 	isb	sy
 80105c0:	f3bf 8f4f 	dsb	sy
 80105c4:	623b      	str	r3, [r7, #32]
}
 80105c6:	bf00      	nop
 80105c8:	bf00      	nop
 80105ca:	e7fd      	b.n	80105c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80105cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d10b      	bne.n	80105ea <xTaskCreateStatic+0x4a>
	__asm volatile
 80105d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105d6:	f383 8811 	msr	BASEPRI, r3
 80105da:	f3bf 8f6f 	isb	sy
 80105de:	f3bf 8f4f 	dsb	sy
 80105e2:	61fb      	str	r3, [r7, #28]
}
 80105e4:	bf00      	nop
 80105e6:	bf00      	nop
 80105e8:	e7fd      	b.n	80105e6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80105ea:	23a8      	movs	r3, #168	@ 0xa8
 80105ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80105ee:	693b      	ldr	r3, [r7, #16]
 80105f0:	2ba8      	cmp	r3, #168	@ 0xa8
 80105f2:	d00b      	beq.n	801060c <xTaskCreateStatic+0x6c>
	__asm volatile
 80105f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105f8:	f383 8811 	msr	BASEPRI, r3
 80105fc:	f3bf 8f6f 	isb	sy
 8010600:	f3bf 8f4f 	dsb	sy
 8010604:	61bb      	str	r3, [r7, #24]
}
 8010606:	bf00      	nop
 8010608:	bf00      	nop
 801060a:	e7fd      	b.n	8010608 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801060c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801060e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010610:	2b00      	cmp	r3, #0
 8010612:	d01e      	beq.n	8010652 <xTaskCreateStatic+0xb2>
 8010614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010616:	2b00      	cmp	r3, #0
 8010618:	d01b      	beq.n	8010652 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801061a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801061c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801061e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010620:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010622:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010626:	2202      	movs	r2, #2
 8010628:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801062c:	2300      	movs	r3, #0
 801062e:	9303      	str	r3, [sp, #12]
 8010630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010632:	9302      	str	r3, [sp, #8]
 8010634:	f107 0314 	add.w	r3, r7, #20
 8010638:	9301      	str	r3, [sp, #4]
 801063a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801063c:	9300      	str	r3, [sp, #0]
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	687a      	ldr	r2, [r7, #4]
 8010642:	68b9      	ldr	r1, [r7, #8]
 8010644:	68f8      	ldr	r0, [r7, #12]
 8010646:	f000 f851 	bl	80106ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801064a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801064c:	f000 f8f6 	bl	801083c <prvAddNewTaskToReadyList>
 8010650:	e001      	b.n	8010656 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010652:	2300      	movs	r3, #0
 8010654:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010656:	697b      	ldr	r3, [r7, #20]
	}
 8010658:	4618      	mov	r0, r3
 801065a:	3728      	adds	r7, #40	@ 0x28
 801065c:	46bd      	mov	sp, r7
 801065e:	bd80      	pop	{r7, pc}

08010660 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010660:	b580      	push	{r7, lr}
 8010662:	b08c      	sub	sp, #48	@ 0x30
 8010664:	af04      	add	r7, sp, #16
 8010666:	60f8      	str	r0, [r7, #12]
 8010668:	60b9      	str	r1, [r7, #8]
 801066a:	603b      	str	r3, [r7, #0]
 801066c:	4613      	mov	r3, r2
 801066e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010670:	88fb      	ldrh	r3, [r7, #6]
 8010672:	009b      	lsls	r3, r3, #2
 8010674:	4618      	mov	r0, r3
 8010676:	f001 fd79 	bl	801216c <pvPortMalloc>
 801067a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d00e      	beq.n	80106a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010682:	20a8      	movs	r0, #168	@ 0xa8
 8010684:	f001 fd72 	bl	801216c <pvPortMalloc>
 8010688:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801068a:	69fb      	ldr	r3, [r7, #28]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d003      	beq.n	8010698 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010690:	69fb      	ldr	r3, [r7, #28]
 8010692:	697a      	ldr	r2, [r7, #20]
 8010694:	631a      	str	r2, [r3, #48]	@ 0x30
 8010696:	e005      	b.n	80106a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010698:	6978      	ldr	r0, [r7, #20]
 801069a:	f001 fe35 	bl	8012308 <vPortFree>
 801069e:	e001      	b.n	80106a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80106a0:	2300      	movs	r3, #0
 80106a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80106a4:	69fb      	ldr	r3, [r7, #28]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d017      	beq.n	80106da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80106aa:	69fb      	ldr	r3, [r7, #28]
 80106ac:	2200      	movs	r2, #0
 80106ae:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80106b2:	88fa      	ldrh	r2, [r7, #6]
 80106b4:	2300      	movs	r3, #0
 80106b6:	9303      	str	r3, [sp, #12]
 80106b8:	69fb      	ldr	r3, [r7, #28]
 80106ba:	9302      	str	r3, [sp, #8]
 80106bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106be:	9301      	str	r3, [sp, #4]
 80106c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106c2:	9300      	str	r3, [sp, #0]
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	68b9      	ldr	r1, [r7, #8]
 80106c8:	68f8      	ldr	r0, [r7, #12]
 80106ca:	f000 f80f 	bl	80106ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80106ce:	69f8      	ldr	r0, [r7, #28]
 80106d0:	f000 f8b4 	bl	801083c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80106d4:	2301      	movs	r3, #1
 80106d6:	61bb      	str	r3, [r7, #24]
 80106d8:	e002      	b.n	80106e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80106da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80106de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80106e0:	69bb      	ldr	r3, [r7, #24]
	}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3720      	adds	r7, #32
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}
	...

080106ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b088      	sub	sp, #32
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	60f8      	str	r0, [r7, #12]
 80106f4:	60b9      	str	r1, [r7, #8]
 80106f6:	607a      	str	r2, [r7, #4]
 80106f8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80106fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106fc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	009b      	lsls	r3, r3, #2
 8010702:	461a      	mov	r2, r3
 8010704:	21a5      	movs	r1, #165	@ 0xa5
 8010706:	f005 f94b 	bl	80159a0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801070c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801070e:	6879      	ldr	r1, [r7, #4]
 8010710:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8010714:	440b      	add	r3, r1
 8010716:	009b      	lsls	r3, r3, #2
 8010718:	4413      	add	r3, r2
 801071a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801071c:	69bb      	ldr	r3, [r7, #24]
 801071e:	f023 0307 	bic.w	r3, r3, #7
 8010722:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010724:	69bb      	ldr	r3, [r7, #24]
 8010726:	f003 0307 	and.w	r3, r3, #7
 801072a:	2b00      	cmp	r3, #0
 801072c:	d00b      	beq.n	8010746 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801072e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010732:	f383 8811 	msr	BASEPRI, r3
 8010736:	f3bf 8f6f 	isb	sy
 801073a:	f3bf 8f4f 	dsb	sy
 801073e:	617b      	str	r3, [r7, #20]
}
 8010740:	bf00      	nop
 8010742:	bf00      	nop
 8010744:	e7fd      	b.n	8010742 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	2b00      	cmp	r3, #0
 801074a:	d01f      	beq.n	801078c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801074c:	2300      	movs	r3, #0
 801074e:	61fb      	str	r3, [r7, #28]
 8010750:	e012      	b.n	8010778 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010752:	68ba      	ldr	r2, [r7, #8]
 8010754:	69fb      	ldr	r3, [r7, #28]
 8010756:	4413      	add	r3, r2
 8010758:	7819      	ldrb	r1, [r3, #0]
 801075a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801075c:	69fb      	ldr	r3, [r7, #28]
 801075e:	4413      	add	r3, r2
 8010760:	3334      	adds	r3, #52	@ 0x34
 8010762:	460a      	mov	r2, r1
 8010764:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010766:	68ba      	ldr	r2, [r7, #8]
 8010768:	69fb      	ldr	r3, [r7, #28]
 801076a:	4413      	add	r3, r2
 801076c:	781b      	ldrb	r3, [r3, #0]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d006      	beq.n	8010780 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010772:	69fb      	ldr	r3, [r7, #28]
 8010774:	3301      	adds	r3, #1
 8010776:	61fb      	str	r3, [r7, #28]
 8010778:	69fb      	ldr	r3, [r7, #28]
 801077a:	2b0f      	cmp	r3, #15
 801077c:	d9e9      	bls.n	8010752 <prvInitialiseNewTask+0x66>
 801077e:	e000      	b.n	8010782 <prvInitialiseNewTask+0x96>
			{
				break;
 8010780:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010784:	2200      	movs	r2, #0
 8010786:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801078a:	e003      	b.n	8010794 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801078c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801078e:	2200      	movs	r2, #0
 8010790:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010796:	2b37      	cmp	r3, #55	@ 0x37
 8010798:	d901      	bls.n	801079e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801079a:	2337      	movs	r3, #55	@ 0x37
 801079c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801079e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80107a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80107a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80107a8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80107aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107ac:	2200      	movs	r2, #0
 80107ae:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80107b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107b2:	3304      	adds	r3, #4
 80107b4:	4618      	mov	r0, r3
 80107b6:	f7fe ff71 	bl	800f69c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80107ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107bc:	3318      	adds	r3, #24
 80107be:	4618      	mov	r0, r3
 80107c0:	f7fe ff6c 	bl	800f69c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80107c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80107c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80107ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80107d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80107d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80107d8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80107da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107dc:	2200      	movs	r2, #0
 80107de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80107e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e4:	2200      	movs	r2, #0
 80107e6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80107ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107ec:	3354      	adds	r3, #84	@ 0x54
 80107ee:	224c      	movs	r2, #76	@ 0x4c
 80107f0:	2100      	movs	r1, #0
 80107f2:	4618      	mov	r0, r3
 80107f4:	f005 f8d4 	bl	80159a0 <memset>
 80107f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107fa:	4a0d      	ldr	r2, [pc, #52]	@ (8010830 <prvInitialiseNewTask+0x144>)
 80107fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80107fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010800:	4a0c      	ldr	r2, [pc, #48]	@ (8010834 <prvInitialiseNewTask+0x148>)
 8010802:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010806:	4a0c      	ldr	r2, [pc, #48]	@ (8010838 <prvInitialiseNewTask+0x14c>)
 8010808:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801080a:	683a      	ldr	r2, [r7, #0]
 801080c:	68f9      	ldr	r1, [r7, #12]
 801080e:	69b8      	ldr	r0, [r7, #24]
 8010810:	f001 fa5a 	bl	8011cc8 <pxPortInitialiseStack>
 8010814:	4602      	mov	r2, r0
 8010816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010818:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801081a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801081c:	2b00      	cmp	r3, #0
 801081e:	d002      	beq.n	8010826 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010826:	bf00      	nop
 8010828:	3720      	adds	r7, #32
 801082a:	46bd      	mov	sp, r7
 801082c:	bd80      	pop	{r7, pc}
 801082e:	bf00      	nop
 8010830:	2400aba4 	.word	0x2400aba4
 8010834:	2400ac0c 	.word	0x2400ac0c
 8010838:	2400ac74 	.word	0x2400ac74

0801083c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b082      	sub	sp, #8
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010844:	f001 fb70 	bl	8011f28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010848:	4b2d      	ldr	r3, [pc, #180]	@ (8010900 <prvAddNewTaskToReadyList+0xc4>)
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	3301      	adds	r3, #1
 801084e:	4a2c      	ldr	r2, [pc, #176]	@ (8010900 <prvAddNewTaskToReadyList+0xc4>)
 8010850:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010852:	4b2c      	ldr	r3, [pc, #176]	@ (8010904 <prvAddNewTaskToReadyList+0xc8>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d109      	bne.n	801086e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801085a:	4a2a      	ldr	r2, [pc, #168]	@ (8010904 <prvAddNewTaskToReadyList+0xc8>)
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010860:	4b27      	ldr	r3, [pc, #156]	@ (8010900 <prvAddNewTaskToReadyList+0xc4>)
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	2b01      	cmp	r3, #1
 8010866:	d110      	bne.n	801088a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010868:	f000 fc2e 	bl	80110c8 <prvInitialiseTaskLists>
 801086c:	e00d      	b.n	801088a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801086e:	4b26      	ldr	r3, [pc, #152]	@ (8010908 <prvAddNewTaskToReadyList+0xcc>)
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	2b00      	cmp	r3, #0
 8010874:	d109      	bne.n	801088a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010876:	4b23      	ldr	r3, [pc, #140]	@ (8010904 <prvAddNewTaskToReadyList+0xc8>)
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010880:	429a      	cmp	r2, r3
 8010882:	d802      	bhi.n	801088a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010884:	4a1f      	ldr	r2, [pc, #124]	@ (8010904 <prvAddNewTaskToReadyList+0xc8>)
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801088a:	4b20      	ldr	r3, [pc, #128]	@ (801090c <prvAddNewTaskToReadyList+0xd0>)
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	3301      	adds	r3, #1
 8010890:	4a1e      	ldr	r2, [pc, #120]	@ (801090c <prvAddNewTaskToReadyList+0xd0>)
 8010892:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010894:	4b1d      	ldr	r3, [pc, #116]	@ (801090c <prvAddNewTaskToReadyList+0xd0>)
 8010896:	681a      	ldr	r2, [r3, #0]
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108a0:	4b1b      	ldr	r3, [pc, #108]	@ (8010910 <prvAddNewTaskToReadyList+0xd4>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	429a      	cmp	r2, r3
 80108a6:	d903      	bls.n	80108b0 <prvAddNewTaskToReadyList+0x74>
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108ac:	4a18      	ldr	r2, [pc, #96]	@ (8010910 <prvAddNewTaskToReadyList+0xd4>)
 80108ae:	6013      	str	r3, [r2, #0]
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108b4:	4613      	mov	r3, r2
 80108b6:	009b      	lsls	r3, r3, #2
 80108b8:	4413      	add	r3, r2
 80108ba:	009b      	lsls	r3, r3, #2
 80108bc:	4a15      	ldr	r2, [pc, #84]	@ (8010914 <prvAddNewTaskToReadyList+0xd8>)
 80108be:	441a      	add	r2, r3
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	3304      	adds	r3, #4
 80108c4:	4619      	mov	r1, r3
 80108c6:	4610      	mov	r0, r2
 80108c8:	f7fe fef5 	bl	800f6b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80108cc:	f001 fb5e 	bl	8011f8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80108d0:	4b0d      	ldr	r3, [pc, #52]	@ (8010908 <prvAddNewTaskToReadyList+0xcc>)
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d00e      	beq.n	80108f6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80108d8:	4b0a      	ldr	r3, [pc, #40]	@ (8010904 <prvAddNewTaskToReadyList+0xc8>)
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108e2:	429a      	cmp	r2, r3
 80108e4:	d207      	bcs.n	80108f6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80108e6:	4b0c      	ldr	r3, [pc, #48]	@ (8010918 <prvAddNewTaskToReadyList+0xdc>)
 80108e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80108ec:	601a      	str	r2, [r3, #0]
 80108ee:	f3bf 8f4f 	dsb	sy
 80108f2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80108f6:	bf00      	nop
 80108f8:	3708      	adds	r7, #8
 80108fa:	46bd      	mov	sp, r7
 80108fc:	bd80      	pop	{r7, pc}
 80108fe:	bf00      	nop
 8010900:	240029e8 	.word	0x240029e8
 8010904:	24002514 	.word	0x24002514
 8010908:	240029f4 	.word	0x240029f4
 801090c:	24002a04 	.word	0x24002a04
 8010910:	240029f0 	.word	0x240029f0
 8010914:	24002518 	.word	0x24002518
 8010918:	e000ed04 	.word	0xe000ed04

0801091c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801091c:	b580      	push	{r7, lr}
 801091e:	b084      	sub	sp, #16
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010924:	2300      	movs	r3, #0
 8010926:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d018      	beq.n	8010960 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801092e:	4b14      	ldr	r3, [pc, #80]	@ (8010980 <vTaskDelay+0x64>)
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d00b      	beq.n	801094e <vTaskDelay+0x32>
	__asm volatile
 8010936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801093a:	f383 8811 	msr	BASEPRI, r3
 801093e:	f3bf 8f6f 	isb	sy
 8010942:	f3bf 8f4f 	dsb	sy
 8010946:	60bb      	str	r3, [r7, #8]
}
 8010948:	bf00      	nop
 801094a:	bf00      	nop
 801094c:	e7fd      	b.n	801094a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801094e:	f000 f88b 	bl	8010a68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010952:	2100      	movs	r1, #0
 8010954:	6878      	ldr	r0, [r7, #4]
 8010956:	f000 fe09 	bl	801156c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801095a:	f000 f893 	bl	8010a84 <xTaskResumeAll>
 801095e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d107      	bne.n	8010976 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010966:	4b07      	ldr	r3, [pc, #28]	@ (8010984 <vTaskDelay+0x68>)
 8010968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801096c:	601a      	str	r2, [r3, #0]
 801096e:	f3bf 8f4f 	dsb	sy
 8010972:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010976:	bf00      	nop
 8010978:	3710      	adds	r7, #16
 801097a:	46bd      	mov	sp, r7
 801097c:	bd80      	pop	{r7, pc}
 801097e:	bf00      	nop
 8010980:	24002a10 	.word	0x24002a10
 8010984:	e000ed04 	.word	0xe000ed04

08010988 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010988:	b580      	push	{r7, lr}
 801098a:	b08a      	sub	sp, #40	@ 0x28
 801098c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801098e:	2300      	movs	r3, #0
 8010990:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010992:	2300      	movs	r3, #0
 8010994:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010996:	463a      	mov	r2, r7
 8010998:	1d39      	adds	r1, r7, #4
 801099a:	f107 0308 	add.w	r3, r7, #8
 801099e:	4618      	mov	r0, r3
 80109a0:	f7fe fe28 	bl	800f5f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80109a4:	6839      	ldr	r1, [r7, #0]
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	68ba      	ldr	r2, [r7, #8]
 80109aa:	9202      	str	r2, [sp, #8]
 80109ac:	9301      	str	r3, [sp, #4]
 80109ae:	2300      	movs	r3, #0
 80109b0:	9300      	str	r3, [sp, #0]
 80109b2:	2300      	movs	r3, #0
 80109b4:	460a      	mov	r2, r1
 80109b6:	4924      	ldr	r1, [pc, #144]	@ (8010a48 <vTaskStartScheduler+0xc0>)
 80109b8:	4824      	ldr	r0, [pc, #144]	@ (8010a4c <vTaskStartScheduler+0xc4>)
 80109ba:	f7ff fdf1 	bl	80105a0 <xTaskCreateStatic>
 80109be:	4603      	mov	r3, r0
 80109c0:	4a23      	ldr	r2, [pc, #140]	@ (8010a50 <vTaskStartScheduler+0xc8>)
 80109c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80109c4:	4b22      	ldr	r3, [pc, #136]	@ (8010a50 <vTaskStartScheduler+0xc8>)
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d002      	beq.n	80109d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80109cc:	2301      	movs	r3, #1
 80109ce:	617b      	str	r3, [r7, #20]
 80109d0:	e001      	b.n	80109d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80109d2:	2300      	movs	r3, #0
 80109d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80109d6:	697b      	ldr	r3, [r7, #20]
 80109d8:	2b01      	cmp	r3, #1
 80109da:	d102      	bne.n	80109e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80109dc:	f000 fe1a 	bl	8011614 <xTimerCreateTimerTask>
 80109e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80109e2:	697b      	ldr	r3, [r7, #20]
 80109e4:	2b01      	cmp	r3, #1
 80109e6:	d11b      	bne.n	8010a20 <vTaskStartScheduler+0x98>
	__asm volatile
 80109e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109ec:	f383 8811 	msr	BASEPRI, r3
 80109f0:	f3bf 8f6f 	isb	sy
 80109f4:	f3bf 8f4f 	dsb	sy
 80109f8:	613b      	str	r3, [r7, #16]
}
 80109fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80109fc:	4b15      	ldr	r3, [pc, #84]	@ (8010a54 <vTaskStartScheduler+0xcc>)
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	3354      	adds	r3, #84	@ 0x54
 8010a02:	4a15      	ldr	r2, [pc, #84]	@ (8010a58 <vTaskStartScheduler+0xd0>)
 8010a04:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010a06:	4b15      	ldr	r3, [pc, #84]	@ (8010a5c <vTaskStartScheduler+0xd4>)
 8010a08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010a0c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010a0e:	4b14      	ldr	r3, [pc, #80]	@ (8010a60 <vTaskStartScheduler+0xd8>)
 8010a10:	2201      	movs	r2, #1
 8010a12:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010a14:	4b13      	ldr	r3, [pc, #76]	@ (8010a64 <vTaskStartScheduler+0xdc>)
 8010a16:	2200      	movs	r2, #0
 8010a18:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010a1a:	f001 f9e1 	bl	8011de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010a1e:	e00f      	b.n	8010a40 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010a26:	d10b      	bne.n	8010a40 <vTaskStartScheduler+0xb8>
	__asm volatile
 8010a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a2c:	f383 8811 	msr	BASEPRI, r3
 8010a30:	f3bf 8f6f 	isb	sy
 8010a34:	f3bf 8f4f 	dsb	sy
 8010a38:	60fb      	str	r3, [r7, #12]
}
 8010a3a:	bf00      	nop
 8010a3c:	bf00      	nop
 8010a3e:	e7fd      	b.n	8010a3c <vTaskStartScheduler+0xb4>
}
 8010a40:	bf00      	nop
 8010a42:	3718      	adds	r7, #24
 8010a44:	46bd      	mov	sp, r7
 8010a46:	bd80      	pop	{r7, pc}
 8010a48:	08017b84 	.word	0x08017b84
 8010a4c:	08011099 	.word	0x08011099
 8010a50:	24002a0c 	.word	0x24002a0c
 8010a54:	24002514 	.word	0x24002514
 8010a58:	24000030 	.word	0x24000030
 8010a5c:	24002a08 	.word	0x24002a08
 8010a60:	240029f4 	.word	0x240029f4
 8010a64:	240029ec 	.word	0x240029ec

08010a68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010a68:	b480      	push	{r7}
 8010a6a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010a6c:	4b04      	ldr	r3, [pc, #16]	@ (8010a80 <vTaskSuspendAll+0x18>)
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	3301      	adds	r3, #1
 8010a72:	4a03      	ldr	r2, [pc, #12]	@ (8010a80 <vTaskSuspendAll+0x18>)
 8010a74:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010a76:	bf00      	nop
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a7e:	4770      	bx	lr
 8010a80:	24002a10 	.word	0x24002a10

08010a84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b084      	sub	sp, #16
 8010a88:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010a92:	4b42      	ldr	r3, [pc, #264]	@ (8010b9c <xTaskResumeAll+0x118>)
 8010a94:	681b      	ldr	r3, [r3, #0]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d10b      	bne.n	8010ab2 <xTaskResumeAll+0x2e>
	__asm volatile
 8010a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a9e:	f383 8811 	msr	BASEPRI, r3
 8010aa2:	f3bf 8f6f 	isb	sy
 8010aa6:	f3bf 8f4f 	dsb	sy
 8010aaa:	603b      	str	r3, [r7, #0]
}
 8010aac:	bf00      	nop
 8010aae:	bf00      	nop
 8010ab0:	e7fd      	b.n	8010aae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010ab2:	f001 fa39 	bl	8011f28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010ab6:	4b39      	ldr	r3, [pc, #228]	@ (8010b9c <xTaskResumeAll+0x118>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	3b01      	subs	r3, #1
 8010abc:	4a37      	ldr	r2, [pc, #220]	@ (8010b9c <xTaskResumeAll+0x118>)
 8010abe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ac0:	4b36      	ldr	r3, [pc, #216]	@ (8010b9c <xTaskResumeAll+0x118>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d162      	bne.n	8010b8e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010ac8:	4b35      	ldr	r3, [pc, #212]	@ (8010ba0 <xTaskResumeAll+0x11c>)
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d05e      	beq.n	8010b8e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010ad0:	e02f      	b.n	8010b32 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ad2:	4b34      	ldr	r3, [pc, #208]	@ (8010ba4 <xTaskResumeAll+0x120>)
 8010ad4:	68db      	ldr	r3, [r3, #12]
 8010ad6:	68db      	ldr	r3, [r3, #12]
 8010ad8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010ada:	68fb      	ldr	r3, [r7, #12]
 8010adc:	3318      	adds	r3, #24
 8010ade:	4618      	mov	r0, r3
 8010ae0:	f7fe fe46 	bl	800f770 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	3304      	adds	r3, #4
 8010ae8:	4618      	mov	r0, r3
 8010aea:	f7fe fe41 	bl	800f770 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010af2:	4b2d      	ldr	r3, [pc, #180]	@ (8010ba8 <xTaskResumeAll+0x124>)
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d903      	bls.n	8010b02 <xTaskResumeAll+0x7e>
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010afe:	4a2a      	ldr	r2, [pc, #168]	@ (8010ba8 <xTaskResumeAll+0x124>)
 8010b00:	6013      	str	r3, [r2, #0]
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b06:	4613      	mov	r3, r2
 8010b08:	009b      	lsls	r3, r3, #2
 8010b0a:	4413      	add	r3, r2
 8010b0c:	009b      	lsls	r3, r3, #2
 8010b0e:	4a27      	ldr	r2, [pc, #156]	@ (8010bac <xTaskResumeAll+0x128>)
 8010b10:	441a      	add	r2, r3
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	3304      	adds	r3, #4
 8010b16:	4619      	mov	r1, r3
 8010b18:	4610      	mov	r0, r2
 8010b1a:	f7fe fdcc 	bl	800f6b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b22:	4b23      	ldr	r3, [pc, #140]	@ (8010bb0 <xTaskResumeAll+0x12c>)
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	d302      	bcc.n	8010b32 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8010b2c:	4b21      	ldr	r3, [pc, #132]	@ (8010bb4 <xTaskResumeAll+0x130>)
 8010b2e:	2201      	movs	r2, #1
 8010b30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010b32:	4b1c      	ldr	r3, [pc, #112]	@ (8010ba4 <xTaskResumeAll+0x120>)
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d1cb      	bne.n	8010ad2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d001      	beq.n	8010b44 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010b40:	f000 fb66 	bl	8011210 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010b44:	4b1c      	ldr	r3, [pc, #112]	@ (8010bb8 <xTaskResumeAll+0x134>)
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d010      	beq.n	8010b72 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010b50:	f000 f846 	bl	8010be0 <xTaskIncrementTick>
 8010b54:	4603      	mov	r3, r0
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d002      	beq.n	8010b60 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8010b5a:	4b16      	ldr	r3, [pc, #88]	@ (8010bb4 <xTaskResumeAll+0x130>)
 8010b5c:	2201      	movs	r2, #1
 8010b5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	3b01      	subs	r3, #1
 8010b64:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d1f1      	bne.n	8010b50 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8010b6c:	4b12      	ldr	r3, [pc, #72]	@ (8010bb8 <xTaskResumeAll+0x134>)
 8010b6e:	2200      	movs	r2, #0
 8010b70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010b72:	4b10      	ldr	r3, [pc, #64]	@ (8010bb4 <xTaskResumeAll+0x130>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d009      	beq.n	8010b8e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8010bbc <xTaskResumeAll+0x138>)
 8010b80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b84:	601a      	str	r2, [r3, #0]
 8010b86:	f3bf 8f4f 	dsb	sy
 8010b8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010b8e:	f001 f9fd 	bl	8011f8c <vPortExitCritical>

	return xAlreadyYielded;
 8010b92:	68bb      	ldr	r3, [r7, #8]
}
 8010b94:	4618      	mov	r0, r3
 8010b96:	3710      	adds	r7, #16
 8010b98:	46bd      	mov	sp, r7
 8010b9a:	bd80      	pop	{r7, pc}
 8010b9c:	24002a10 	.word	0x24002a10
 8010ba0:	240029e8 	.word	0x240029e8
 8010ba4:	240029a8 	.word	0x240029a8
 8010ba8:	240029f0 	.word	0x240029f0
 8010bac:	24002518 	.word	0x24002518
 8010bb0:	24002514 	.word	0x24002514
 8010bb4:	240029fc 	.word	0x240029fc
 8010bb8:	240029f8 	.word	0x240029f8
 8010bbc:	e000ed04 	.word	0xe000ed04

08010bc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010bc0:	b480      	push	{r7}
 8010bc2:	b083      	sub	sp, #12
 8010bc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010bc6:	4b05      	ldr	r3, [pc, #20]	@ (8010bdc <xTaskGetTickCount+0x1c>)
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010bcc:	687b      	ldr	r3, [r7, #4]
}
 8010bce:	4618      	mov	r0, r3
 8010bd0:	370c      	adds	r7, #12
 8010bd2:	46bd      	mov	sp, r7
 8010bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bd8:	4770      	bx	lr
 8010bda:	bf00      	nop
 8010bdc:	240029ec 	.word	0x240029ec

08010be0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b086      	sub	sp, #24
 8010be4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010be6:	2300      	movs	r3, #0
 8010be8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010bea:	4b4f      	ldr	r3, [pc, #316]	@ (8010d28 <xTaskIncrementTick+0x148>)
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	f040 8090 	bne.w	8010d14 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010bf4:	4b4d      	ldr	r3, [pc, #308]	@ (8010d2c <xTaskIncrementTick+0x14c>)
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	3301      	adds	r3, #1
 8010bfa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010bfc:	4a4b      	ldr	r2, [pc, #300]	@ (8010d2c <xTaskIncrementTick+0x14c>)
 8010bfe:	693b      	ldr	r3, [r7, #16]
 8010c00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010c02:	693b      	ldr	r3, [r7, #16]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d121      	bne.n	8010c4c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010c08:	4b49      	ldr	r3, [pc, #292]	@ (8010d30 <xTaskIncrementTick+0x150>)
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d00b      	beq.n	8010c2a <xTaskIncrementTick+0x4a>
	__asm volatile
 8010c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c16:	f383 8811 	msr	BASEPRI, r3
 8010c1a:	f3bf 8f6f 	isb	sy
 8010c1e:	f3bf 8f4f 	dsb	sy
 8010c22:	603b      	str	r3, [r7, #0]
}
 8010c24:	bf00      	nop
 8010c26:	bf00      	nop
 8010c28:	e7fd      	b.n	8010c26 <xTaskIncrementTick+0x46>
 8010c2a:	4b41      	ldr	r3, [pc, #260]	@ (8010d30 <xTaskIncrementTick+0x150>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	60fb      	str	r3, [r7, #12]
 8010c30:	4b40      	ldr	r3, [pc, #256]	@ (8010d34 <xTaskIncrementTick+0x154>)
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	4a3e      	ldr	r2, [pc, #248]	@ (8010d30 <xTaskIncrementTick+0x150>)
 8010c36:	6013      	str	r3, [r2, #0]
 8010c38:	4a3e      	ldr	r2, [pc, #248]	@ (8010d34 <xTaskIncrementTick+0x154>)
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	6013      	str	r3, [r2, #0]
 8010c3e:	4b3e      	ldr	r3, [pc, #248]	@ (8010d38 <xTaskIncrementTick+0x158>)
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	3301      	adds	r3, #1
 8010c44:	4a3c      	ldr	r2, [pc, #240]	@ (8010d38 <xTaskIncrementTick+0x158>)
 8010c46:	6013      	str	r3, [r2, #0]
 8010c48:	f000 fae2 	bl	8011210 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010c4c:	4b3b      	ldr	r3, [pc, #236]	@ (8010d3c <xTaskIncrementTick+0x15c>)
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	693a      	ldr	r2, [r7, #16]
 8010c52:	429a      	cmp	r2, r3
 8010c54:	d349      	bcc.n	8010cea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010c56:	4b36      	ldr	r3, [pc, #216]	@ (8010d30 <xTaskIncrementTick+0x150>)
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d104      	bne.n	8010c6a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c60:	4b36      	ldr	r3, [pc, #216]	@ (8010d3c <xTaskIncrementTick+0x15c>)
 8010c62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010c66:	601a      	str	r2, [r3, #0]
					break;
 8010c68:	e03f      	b.n	8010cea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c6a:	4b31      	ldr	r3, [pc, #196]	@ (8010d30 <xTaskIncrementTick+0x150>)
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	68db      	ldr	r3, [r3, #12]
 8010c70:	68db      	ldr	r3, [r3, #12]
 8010c72:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010c74:	68bb      	ldr	r3, [r7, #8]
 8010c76:	685b      	ldr	r3, [r3, #4]
 8010c78:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010c7a:	693a      	ldr	r2, [r7, #16]
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	429a      	cmp	r2, r3
 8010c80:	d203      	bcs.n	8010c8a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010c82:	4a2e      	ldr	r2, [pc, #184]	@ (8010d3c <xTaskIncrementTick+0x15c>)
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010c88:	e02f      	b.n	8010cea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c8a:	68bb      	ldr	r3, [r7, #8]
 8010c8c:	3304      	adds	r3, #4
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f7fe fd6e 	bl	800f770 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010c94:	68bb      	ldr	r3, [r7, #8]
 8010c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d004      	beq.n	8010ca6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010c9c:	68bb      	ldr	r3, [r7, #8]
 8010c9e:	3318      	adds	r3, #24
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	f7fe fd65 	bl	800f770 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010ca6:	68bb      	ldr	r3, [r7, #8]
 8010ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010caa:	4b25      	ldr	r3, [pc, #148]	@ (8010d40 <xTaskIncrementTick+0x160>)
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	429a      	cmp	r2, r3
 8010cb0:	d903      	bls.n	8010cba <xTaskIncrementTick+0xda>
 8010cb2:	68bb      	ldr	r3, [r7, #8]
 8010cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cb6:	4a22      	ldr	r2, [pc, #136]	@ (8010d40 <xTaskIncrementTick+0x160>)
 8010cb8:	6013      	str	r3, [r2, #0]
 8010cba:	68bb      	ldr	r3, [r7, #8]
 8010cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cbe:	4613      	mov	r3, r2
 8010cc0:	009b      	lsls	r3, r3, #2
 8010cc2:	4413      	add	r3, r2
 8010cc4:	009b      	lsls	r3, r3, #2
 8010cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8010d44 <xTaskIncrementTick+0x164>)
 8010cc8:	441a      	add	r2, r3
 8010cca:	68bb      	ldr	r3, [r7, #8]
 8010ccc:	3304      	adds	r3, #4
 8010cce:	4619      	mov	r1, r3
 8010cd0:	4610      	mov	r0, r2
 8010cd2:	f7fe fcf0 	bl	800f6b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010cd6:	68bb      	ldr	r3, [r7, #8]
 8010cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cda:	4b1b      	ldr	r3, [pc, #108]	@ (8010d48 <xTaskIncrementTick+0x168>)
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ce0:	429a      	cmp	r2, r3
 8010ce2:	d3b8      	bcc.n	8010c56 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010ce4:	2301      	movs	r3, #1
 8010ce6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010ce8:	e7b5      	b.n	8010c56 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010cea:	4b17      	ldr	r3, [pc, #92]	@ (8010d48 <xTaskIncrementTick+0x168>)
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010cf0:	4914      	ldr	r1, [pc, #80]	@ (8010d44 <xTaskIncrementTick+0x164>)
 8010cf2:	4613      	mov	r3, r2
 8010cf4:	009b      	lsls	r3, r3, #2
 8010cf6:	4413      	add	r3, r2
 8010cf8:	009b      	lsls	r3, r3, #2
 8010cfa:	440b      	add	r3, r1
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	2b01      	cmp	r3, #1
 8010d00:	d901      	bls.n	8010d06 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8010d02:	2301      	movs	r3, #1
 8010d04:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010d06:	4b11      	ldr	r3, [pc, #68]	@ (8010d4c <xTaskIncrementTick+0x16c>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d007      	beq.n	8010d1e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8010d0e:	2301      	movs	r3, #1
 8010d10:	617b      	str	r3, [r7, #20]
 8010d12:	e004      	b.n	8010d1e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010d14:	4b0e      	ldr	r3, [pc, #56]	@ (8010d50 <xTaskIncrementTick+0x170>)
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	3301      	adds	r3, #1
 8010d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8010d50 <xTaskIncrementTick+0x170>)
 8010d1c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010d1e:	697b      	ldr	r3, [r7, #20]
}
 8010d20:	4618      	mov	r0, r3
 8010d22:	3718      	adds	r7, #24
 8010d24:	46bd      	mov	sp, r7
 8010d26:	bd80      	pop	{r7, pc}
 8010d28:	24002a10 	.word	0x24002a10
 8010d2c:	240029ec 	.word	0x240029ec
 8010d30:	240029a0 	.word	0x240029a0
 8010d34:	240029a4 	.word	0x240029a4
 8010d38:	24002a00 	.word	0x24002a00
 8010d3c:	24002a08 	.word	0x24002a08
 8010d40:	240029f0 	.word	0x240029f0
 8010d44:	24002518 	.word	0x24002518
 8010d48:	24002514 	.word	0x24002514
 8010d4c:	240029fc 	.word	0x240029fc
 8010d50:	240029f8 	.word	0x240029f8

08010d54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010d54:	b480      	push	{r7}
 8010d56:	b085      	sub	sp, #20
 8010d58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8010e08 <vTaskSwitchContext+0xb4>)
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d003      	beq.n	8010d6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010d62:	4b2a      	ldr	r3, [pc, #168]	@ (8010e0c <vTaskSwitchContext+0xb8>)
 8010d64:	2201      	movs	r2, #1
 8010d66:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010d68:	e047      	b.n	8010dfa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8010d6a:	4b28      	ldr	r3, [pc, #160]	@ (8010e0c <vTaskSwitchContext+0xb8>)
 8010d6c:	2200      	movs	r2, #0
 8010d6e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d70:	4b27      	ldr	r3, [pc, #156]	@ (8010e10 <vTaskSwitchContext+0xbc>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	60fb      	str	r3, [r7, #12]
 8010d76:	e011      	b.n	8010d9c <vTaskSwitchContext+0x48>
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d10b      	bne.n	8010d96 <vTaskSwitchContext+0x42>
	__asm volatile
 8010d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d82:	f383 8811 	msr	BASEPRI, r3
 8010d86:	f3bf 8f6f 	isb	sy
 8010d8a:	f3bf 8f4f 	dsb	sy
 8010d8e:	607b      	str	r3, [r7, #4]
}
 8010d90:	bf00      	nop
 8010d92:	bf00      	nop
 8010d94:	e7fd      	b.n	8010d92 <vTaskSwitchContext+0x3e>
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	3b01      	subs	r3, #1
 8010d9a:	60fb      	str	r3, [r7, #12]
 8010d9c:	491d      	ldr	r1, [pc, #116]	@ (8010e14 <vTaskSwitchContext+0xc0>)
 8010d9e:	68fa      	ldr	r2, [r7, #12]
 8010da0:	4613      	mov	r3, r2
 8010da2:	009b      	lsls	r3, r3, #2
 8010da4:	4413      	add	r3, r2
 8010da6:	009b      	lsls	r3, r3, #2
 8010da8:	440b      	add	r3, r1
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d0e3      	beq.n	8010d78 <vTaskSwitchContext+0x24>
 8010db0:	68fa      	ldr	r2, [r7, #12]
 8010db2:	4613      	mov	r3, r2
 8010db4:	009b      	lsls	r3, r3, #2
 8010db6:	4413      	add	r3, r2
 8010db8:	009b      	lsls	r3, r3, #2
 8010dba:	4a16      	ldr	r2, [pc, #88]	@ (8010e14 <vTaskSwitchContext+0xc0>)
 8010dbc:	4413      	add	r3, r2
 8010dbe:	60bb      	str	r3, [r7, #8]
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	685b      	ldr	r3, [r3, #4]
 8010dc4:	685a      	ldr	r2, [r3, #4]
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	605a      	str	r2, [r3, #4]
 8010dca:	68bb      	ldr	r3, [r7, #8]
 8010dcc:	685a      	ldr	r2, [r3, #4]
 8010dce:	68bb      	ldr	r3, [r7, #8]
 8010dd0:	3308      	adds	r3, #8
 8010dd2:	429a      	cmp	r2, r3
 8010dd4:	d104      	bne.n	8010de0 <vTaskSwitchContext+0x8c>
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	685b      	ldr	r3, [r3, #4]
 8010dda:	685a      	ldr	r2, [r3, #4]
 8010ddc:	68bb      	ldr	r3, [r7, #8]
 8010dde:	605a      	str	r2, [r3, #4]
 8010de0:	68bb      	ldr	r3, [r7, #8]
 8010de2:	685b      	ldr	r3, [r3, #4]
 8010de4:	68db      	ldr	r3, [r3, #12]
 8010de6:	4a0c      	ldr	r2, [pc, #48]	@ (8010e18 <vTaskSwitchContext+0xc4>)
 8010de8:	6013      	str	r3, [r2, #0]
 8010dea:	4a09      	ldr	r2, [pc, #36]	@ (8010e10 <vTaskSwitchContext+0xbc>)
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010df0:	4b09      	ldr	r3, [pc, #36]	@ (8010e18 <vTaskSwitchContext+0xc4>)
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	3354      	adds	r3, #84	@ 0x54
 8010df6:	4a09      	ldr	r2, [pc, #36]	@ (8010e1c <vTaskSwitchContext+0xc8>)
 8010df8:	6013      	str	r3, [r2, #0]
}
 8010dfa:	bf00      	nop
 8010dfc:	3714      	adds	r7, #20
 8010dfe:	46bd      	mov	sp, r7
 8010e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e04:	4770      	bx	lr
 8010e06:	bf00      	nop
 8010e08:	24002a10 	.word	0x24002a10
 8010e0c:	240029fc 	.word	0x240029fc
 8010e10:	240029f0 	.word	0x240029f0
 8010e14:	24002518 	.word	0x24002518
 8010e18:	24002514 	.word	0x24002514
 8010e1c:	24000030 	.word	0x24000030

08010e20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b084      	sub	sp, #16
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	6078      	str	r0, [r7, #4]
 8010e28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d10b      	bne.n	8010e48 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e34:	f383 8811 	msr	BASEPRI, r3
 8010e38:	f3bf 8f6f 	isb	sy
 8010e3c:	f3bf 8f4f 	dsb	sy
 8010e40:	60fb      	str	r3, [r7, #12]
}
 8010e42:	bf00      	nop
 8010e44:	bf00      	nop
 8010e46:	e7fd      	b.n	8010e44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010e48:	4b07      	ldr	r3, [pc, #28]	@ (8010e68 <vTaskPlaceOnEventList+0x48>)
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	3318      	adds	r3, #24
 8010e4e:	4619      	mov	r1, r3
 8010e50:	6878      	ldr	r0, [r7, #4]
 8010e52:	f7fe fc54 	bl	800f6fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010e56:	2101      	movs	r1, #1
 8010e58:	6838      	ldr	r0, [r7, #0]
 8010e5a:	f000 fb87 	bl	801156c <prvAddCurrentTaskToDelayedList>
}
 8010e5e:	bf00      	nop
 8010e60:	3710      	adds	r7, #16
 8010e62:	46bd      	mov	sp, r7
 8010e64:	bd80      	pop	{r7, pc}
 8010e66:	bf00      	nop
 8010e68:	24002514 	.word	0x24002514

08010e6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b086      	sub	sp, #24
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	60f8      	str	r0, [r7, #12]
 8010e74:	60b9      	str	r1, [r7, #8]
 8010e76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d10b      	bne.n	8010e96 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8010e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e82:	f383 8811 	msr	BASEPRI, r3
 8010e86:	f3bf 8f6f 	isb	sy
 8010e8a:	f3bf 8f4f 	dsb	sy
 8010e8e:	617b      	str	r3, [r7, #20]
}
 8010e90:	bf00      	nop
 8010e92:	bf00      	nop
 8010e94:	e7fd      	b.n	8010e92 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010e96:	4b0a      	ldr	r3, [pc, #40]	@ (8010ec0 <vTaskPlaceOnEventListRestricted+0x54>)
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	3318      	adds	r3, #24
 8010e9c:	4619      	mov	r1, r3
 8010e9e:	68f8      	ldr	r0, [r7, #12]
 8010ea0:	f7fe fc09 	bl	800f6b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d002      	beq.n	8010eb0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8010eaa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010eae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010eb0:	6879      	ldr	r1, [r7, #4]
 8010eb2:	68b8      	ldr	r0, [r7, #8]
 8010eb4:	f000 fb5a 	bl	801156c <prvAddCurrentTaskToDelayedList>
	}
 8010eb8:	bf00      	nop
 8010eba:	3718      	adds	r7, #24
 8010ebc:	46bd      	mov	sp, r7
 8010ebe:	bd80      	pop	{r7, pc}
 8010ec0:	24002514 	.word	0x24002514

08010ec4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b086      	sub	sp, #24
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	68db      	ldr	r3, [r3, #12]
 8010ed0:	68db      	ldr	r3, [r3, #12]
 8010ed2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010ed4:	693b      	ldr	r3, [r7, #16]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d10b      	bne.n	8010ef2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ede:	f383 8811 	msr	BASEPRI, r3
 8010ee2:	f3bf 8f6f 	isb	sy
 8010ee6:	f3bf 8f4f 	dsb	sy
 8010eea:	60fb      	str	r3, [r7, #12]
}
 8010eec:	bf00      	nop
 8010eee:	bf00      	nop
 8010ef0:	e7fd      	b.n	8010eee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010ef2:	693b      	ldr	r3, [r7, #16]
 8010ef4:	3318      	adds	r3, #24
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	f7fe fc3a 	bl	800f770 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010efc:	4b1d      	ldr	r3, [pc, #116]	@ (8010f74 <xTaskRemoveFromEventList+0xb0>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d11d      	bne.n	8010f40 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010f04:	693b      	ldr	r3, [r7, #16]
 8010f06:	3304      	adds	r3, #4
 8010f08:	4618      	mov	r0, r3
 8010f0a:	f7fe fc31 	bl	800f770 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010f0e:	693b      	ldr	r3, [r7, #16]
 8010f10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f12:	4b19      	ldr	r3, [pc, #100]	@ (8010f78 <xTaskRemoveFromEventList+0xb4>)
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	429a      	cmp	r2, r3
 8010f18:	d903      	bls.n	8010f22 <xTaskRemoveFromEventList+0x5e>
 8010f1a:	693b      	ldr	r3, [r7, #16]
 8010f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f1e:	4a16      	ldr	r2, [pc, #88]	@ (8010f78 <xTaskRemoveFromEventList+0xb4>)
 8010f20:	6013      	str	r3, [r2, #0]
 8010f22:	693b      	ldr	r3, [r7, #16]
 8010f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f26:	4613      	mov	r3, r2
 8010f28:	009b      	lsls	r3, r3, #2
 8010f2a:	4413      	add	r3, r2
 8010f2c:	009b      	lsls	r3, r3, #2
 8010f2e:	4a13      	ldr	r2, [pc, #76]	@ (8010f7c <xTaskRemoveFromEventList+0xb8>)
 8010f30:	441a      	add	r2, r3
 8010f32:	693b      	ldr	r3, [r7, #16]
 8010f34:	3304      	adds	r3, #4
 8010f36:	4619      	mov	r1, r3
 8010f38:	4610      	mov	r0, r2
 8010f3a:	f7fe fbbc 	bl	800f6b6 <vListInsertEnd>
 8010f3e:	e005      	b.n	8010f4c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010f40:	693b      	ldr	r3, [r7, #16]
 8010f42:	3318      	adds	r3, #24
 8010f44:	4619      	mov	r1, r3
 8010f46:	480e      	ldr	r0, [pc, #56]	@ (8010f80 <xTaskRemoveFromEventList+0xbc>)
 8010f48:	f7fe fbb5 	bl	800f6b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010f4c:	693b      	ldr	r3, [r7, #16]
 8010f4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f50:	4b0c      	ldr	r3, [pc, #48]	@ (8010f84 <xTaskRemoveFromEventList+0xc0>)
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f56:	429a      	cmp	r2, r3
 8010f58:	d905      	bls.n	8010f66 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8010f88 <xTaskRemoveFromEventList+0xc4>)
 8010f60:	2201      	movs	r2, #1
 8010f62:	601a      	str	r2, [r3, #0]
 8010f64:	e001      	b.n	8010f6a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8010f66:	2300      	movs	r3, #0
 8010f68:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010f6a:	697b      	ldr	r3, [r7, #20]
}
 8010f6c:	4618      	mov	r0, r3
 8010f6e:	3718      	adds	r7, #24
 8010f70:	46bd      	mov	sp, r7
 8010f72:	bd80      	pop	{r7, pc}
 8010f74:	24002a10 	.word	0x24002a10
 8010f78:	240029f0 	.word	0x240029f0
 8010f7c:	24002518 	.word	0x24002518
 8010f80:	240029a8 	.word	0x240029a8
 8010f84:	24002514 	.word	0x24002514
 8010f88:	240029fc 	.word	0x240029fc

08010f8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010f8c:	b480      	push	{r7}
 8010f8e:	b083      	sub	sp, #12
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010f94:	4b06      	ldr	r3, [pc, #24]	@ (8010fb0 <vTaskInternalSetTimeOutState+0x24>)
 8010f96:	681a      	ldr	r2, [r3, #0]
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010f9c:	4b05      	ldr	r3, [pc, #20]	@ (8010fb4 <vTaskInternalSetTimeOutState+0x28>)
 8010f9e:	681a      	ldr	r2, [r3, #0]
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	605a      	str	r2, [r3, #4]
}
 8010fa4:	bf00      	nop
 8010fa6:	370c      	adds	r7, #12
 8010fa8:	46bd      	mov	sp, r7
 8010faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fae:	4770      	bx	lr
 8010fb0:	24002a00 	.word	0x24002a00
 8010fb4:	240029ec 	.word	0x240029ec

08010fb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b088      	sub	sp, #32
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
 8010fc0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d10b      	bne.n	8010fe0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fcc:	f383 8811 	msr	BASEPRI, r3
 8010fd0:	f3bf 8f6f 	isb	sy
 8010fd4:	f3bf 8f4f 	dsb	sy
 8010fd8:	613b      	str	r3, [r7, #16]
}
 8010fda:	bf00      	nop
 8010fdc:	bf00      	nop
 8010fde:	e7fd      	b.n	8010fdc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010fe0:	683b      	ldr	r3, [r7, #0]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d10b      	bne.n	8010ffe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fea:	f383 8811 	msr	BASEPRI, r3
 8010fee:	f3bf 8f6f 	isb	sy
 8010ff2:	f3bf 8f4f 	dsb	sy
 8010ff6:	60fb      	str	r3, [r7, #12]
}
 8010ff8:	bf00      	nop
 8010ffa:	bf00      	nop
 8010ffc:	e7fd      	b.n	8010ffa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010ffe:	f000 ff93 	bl	8011f28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011002:	4b1d      	ldr	r3, [pc, #116]	@ (8011078 <xTaskCheckForTimeOut+0xc0>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	685b      	ldr	r3, [r3, #4]
 801100c:	69ba      	ldr	r2, [r7, #24]
 801100e:	1ad3      	subs	r3, r2, r3
 8011010:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011012:	683b      	ldr	r3, [r7, #0]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801101a:	d102      	bne.n	8011022 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801101c:	2300      	movs	r3, #0
 801101e:	61fb      	str	r3, [r7, #28]
 8011020:	e023      	b.n	801106a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	681a      	ldr	r2, [r3, #0]
 8011026:	4b15      	ldr	r3, [pc, #84]	@ (801107c <xTaskCheckForTimeOut+0xc4>)
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	429a      	cmp	r2, r3
 801102c:	d007      	beq.n	801103e <xTaskCheckForTimeOut+0x86>
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	685b      	ldr	r3, [r3, #4]
 8011032:	69ba      	ldr	r2, [r7, #24]
 8011034:	429a      	cmp	r2, r3
 8011036:	d302      	bcc.n	801103e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011038:	2301      	movs	r3, #1
 801103a:	61fb      	str	r3, [r7, #28]
 801103c:	e015      	b.n	801106a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801103e:	683b      	ldr	r3, [r7, #0]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	697a      	ldr	r2, [r7, #20]
 8011044:	429a      	cmp	r2, r3
 8011046:	d20b      	bcs.n	8011060 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011048:	683b      	ldr	r3, [r7, #0]
 801104a:	681a      	ldr	r2, [r3, #0]
 801104c:	697b      	ldr	r3, [r7, #20]
 801104e:	1ad2      	subs	r2, r2, r3
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011054:	6878      	ldr	r0, [r7, #4]
 8011056:	f7ff ff99 	bl	8010f8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801105a:	2300      	movs	r3, #0
 801105c:	61fb      	str	r3, [r7, #28]
 801105e:	e004      	b.n	801106a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	2200      	movs	r2, #0
 8011064:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011066:	2301      	movs	r3, #1
 8011068:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801106a:	f000 ff8f 	bl	8011f8c <vPortExitCritical>

	return xReturn;
 801106e:	69fb      	ldr	r3, [r7, #28]
}
 8011070:	4618      	mov	r0, r3
 8011072:	3720      	adds	r7, #32
 8011074:	46bd      	mov	sp, r7
 8011076:	bd80      	pop	{r7, pc}
 8011078:	240029ec 	.word	0x240029ec
 801107c:	24002a00 	.word	0x24002a00

08011080 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011080:	b480      	push	{r7}
 8011082:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011084:	4b03      	ldr	r3, [pc, #12]	@ (8011094 <vTaskMissedYield+0x14>)
 8011086:	2201      	movs	r2, #1
 8011088:	601a      	str	r2, [r3, #0]
}
 801108a:	bf00      	nop
 801108c:	46bd      	mov	sp, r7
 801108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011092:	4770      	bx	lr
 8011094:	240029fc 	.word	0x240029fc

08011098 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b082      	sub	sp, #8
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80110a0:	f000 f852 	bl	8011148 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80110a4:	4b06      	ldr	r3, [pc, #24]	@ (80110c0 <prvIdleTask+0x28>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	2b01      	cmp	r3, #1
 80110aa:	d9f9      	bls.n	80110a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80110ac:	4b05      	ldr	r3, [pc, #20]	@ (80110c4 <prvIdleTask+0x2c>)
 80110ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80110b2:	601a      	str	r2, [r3, #0]
 80110b4:	f3bf 8f4f 	dsb	sy
 80110b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80110bc:	e7f0      	b.n	80110a0 <prvIdleTask+0x8>
 80110be:	bf00      	nop
 80110c0:	24002518 	.word	0x24002518
 80110c4:	e000ed04 	.word	0xe000ed04

080110c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80110c8:	b580      	push	{r7, lr}
 80110ca:	b082      	sub	sp, #8
 80110cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80110ce:	2300      	movs	r3, #0
 80110d0:	607b      	str	r3, [r7, #4]
 80110d2:	e00c      	b.n	80110ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80110d4:	687a      	ldr	r2, [r7, #4]
 80110d6:	4613      	mov	r3, r2
 80110d8:	009b      	lsls	r3, r3, #2
 80110da:	4413      	add	r3, r2
 80110dc:	009b      	lsls	r3, r3, #2
 80110de:	4a12      	ldr	r2, [pc, #72]	@ (8011128 <prvInitialiseTaskLists+0x60>)
 80110e0:	4413      	add	r3, r2
 80110e2:	4618      	mov	r0, r3
 80110e4:	f7fe faba 	bl	800f65c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	3301      	adds	r3, #1
 80110ec:	607b      	str	r3, [r7, #4]
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	2b37      	cmp	r3, #55	@ 0x37
 80110f2:	d9ef      	bls.n	80110d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80110f4:	480d      	ldr	r0, [pc, #52]	@ (801112c <prvInitialiseTaskLists+0x64>)
 80110f6:	f7fe fab1 	bl	800f65c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80110fa:	480d      	ldr	r0, [pc, #52]	@ (8011130 <prvInitialiseTaskLists+0x68>)
 80110fc:	f7fe faae 	bl	800f65c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011100:	480c      	ldr	r0, [pc, #48]	@ (8011134 <prvInitialiseTaskLists+0x6c>)
 8011102:	f7fe faab 	bl	800f65c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011106:	480c      	ldr	r0, [pc, #48]	@ (8011138 <prvInitialiseTaskLists+0x70>)
 8011108:	f7fe faa8 	bl	800f65c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801110c:	480b      	ldr	r0, [pc, #44]	@ (801113c <prvInitialiseTaskLists+0x74>)
 801110e:	f7fe faa5 	bl	800f65c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011112:	4b0b      	ldr	r3, [pc, #44]	@ (8011140 <prvInitialiseTaskLists+0x78>)
 8011114:	4a05      	ldr	r2, [pc, #20]	@ (801112c <prvInitialiseTaskLists+0x64>)
 8011116:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011118:	4b0a      	ldr	r3, [pc, #40]	@ (8011144 <prvInitialiseTaskLists+0x7c>)
 801111a:	4a05      	ldr	r2, [pc, #20]	@ (8011130 <prvInitialiseTaskLists+0x68>)
 801111c:	601a      	str	r2, [r3, #0]
}
 801111e:	bf00      	nop
 8011120:	3708      	adds	r7, #8
 8011122:	46bd      	mov	sp, r7
 8011124:	bd80      	pop	{r7, pc}
 8011126:	bf00      	nop
 8011128:	24002518 	.word	0x24002518
 801112c:	24002978 	.word	0x24002978
 8011130:	2400298c 	.word	0x2400298c
 8011134:	240029a8 	.word	0x240029a8
 8011138:	240029bc 	.word	0x240029bc
 801113c:	240029d4 	.word	0x240029d4
 8011140:	240029a0 	.word	0x240029a0
 8011144:	240029a4 	.word	0x240029a4

08011148 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011148:	b580      	push	{r7, lr}
 801114a:	b082      	sub	sp, #8
 801114c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801114e:	e019      	b.n	8011184 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011150:	f000 feea 	bl	8011f28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011154:	4b10      	ldr	r3, [pc, #64]	@ (8011198 <prvCheckTasksWaitingTermination+0x50>)
 8011156:	68db      	ldr	r3, [r3, #12]
 8011158:	68db      	ldr	r3, [r3, #12]
 801115a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	3304      	adds	r3, #4
 8011160:	4618      	mov	r0, r3
 8011162:	f7fe fb05 	bl	800f770 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011166:	4b0d      	ldr	r3, [pc, #52]	@ (801119c <prvCheckTasksWaitingTermination+0x54>)
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	3b01      	subs	r3, #1
 801116c:	4a0b      	ldr	r2, [pc, #44]	@ (801119c <prvCheckTasksWaitingTermination+0x54>)
 801116e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011170:	4b0b      	ldr	r3, [pc, #44]	@ (80111a0 <prvCheckTasksWaitingTermination+0x58>)
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	3b01      	subs	r3, #1
 8011176:	4a0a      	ldr	r2, [pc, #40]	@ (80111a0 <prvCheckTasksWaitingTermination+0x58>)
 8011178:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801117a:	f000 ff07 	bl	8011f8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801117e:	6878      	ldr	r0, [r7, #4]
 8011180:	f000 f810 	bl	80111a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011184:	4b06      	ldr	r3, [pc, #24]	@ (80111a0 <prvCheckTasksWaitingTermination+0x58>)
 8011186:	681b      	ldr	r3, [r3, #0]
 8011188:	2b00      	cmp	r3, #0
 801118a:	d1e1      	bne.n	8011150 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801118c:	bf00      	nop
 801118e:	bf00      	nop
 8011190:	3708      	adds	r7, #8
 8011192:	46bd      	mov	sp, r7
 8011194:	bd80      	pop	{r7, pc}
 8011196:	bf00      	nop
 8011198:	240029bc 	.word	0x240029bc
 801119c:	240029e8 	.word	0x240029e8
 80111a0:	240029d0 	.word	0x240029d0

080111a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80111a4:	b580      	push	{r7, lr}
 80111a6:	b084      	sub	sp, #16
 80111a8:	af00      	add	r7, sp, #0
 80111aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	3354      	adds	r3, #84	@ 0x54
 80111b0:	4618      	mov	r0, r3
 80111b2:	f004 fc83 	bl	8015abc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d108      	bne.n	80111d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80111c4:	4618      	mov	r0, r3
 80111c6:	f001 f89f 	bl	8012308 <vPortFree>
				vPortFree( pxTCB );
 80111ca:	6878      	ldr	r0, [r7, #4]
 80111cc:	f001 f89c 	bl	8012308 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80111d0:	e019      	b.n	8011206 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80111d8:	2b01      	cmp	r3, #1
 80111da:	d103      	bne.n	80111e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80111dc:	6878      	ldr	r0, [r7, #4]
 80111de:	f001 f893 	bl	8012308 <vPortFree>
	}
 80111e2:	e010      	b.n	8011206 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80111ea:	2b02      	cmp	r3, #2
 80111ec:	d00b      	beq.n	8011206 <prvDeleteTCB+0x62>
	__asm volatile
 80111ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111f2:	f383 8811 	msr	BASEPRI, r3
 80111f6:	f3bf 8f6f 	isb	sy
 80111fa:	f3bf 8f4f 	dsb	sy
 80111fe:	60fb      	str	r3, [r7, #12]
}
 8011200:	bf00      	nop
 8011202:	bf00      	nop
 8011204:	e7fd      	b.n	8011202 <prvDeleteTCB+0x5e>
	}
 8011206:	bf00      	nop
 8011208:	3710      	adds	r7, #16
 801120a:	46bd      	mov	sp, r7
 801120c:	bd80      	pop	{r7, pc}
	...

08011210 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011210:	b480      	push	{r7}
 8011212:	b083      	sub	sp, #12
 8011214:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011216:	4b0c      	ldr	r3, [pc, #48]	@ (8011248 <prvResetNextTaskUnblockTime+0x38>)
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d104      	bne.n	801122a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011220:	4b0a      	ldr	r3, [pc, #40]	@ (801124c <prvResetNextTaskUnblockTime+0x3c>)
 8011222:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011226:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011228:	e008      	b.n	801123c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801122a:	4b07      	ldr	r3, [pc, #28]	@ (8011248 <prvResetNextTaskUnblockTime+0x38>)
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	68db      	ldr	r3, [r3, #12]
 8011230:	68db      	ldr	r3, [r3, #12]
 8011232:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	685b      	ldr	r3, [r3, #4]
 8011238:	4a04      	ldr	r2, [pc, #16]	@ (801124c <prvResetNextTaskUnblockTime+0x3c>)
 801123a:	6013      	str	r3, [r2, #0]
}
 801123c:	bf00      	nop
 801123e:	370c      	adds	r7, #12
 8011240:	46bd      	mov	sp, r7
 8011242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011246:	4770      	bx	lr
 8011248:	240029a0 	.word	0x240029a0
 801124c:	24002a08 	.word	0x24002a08

08011250 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011250:	b480      	push	{r7}
 8011252:	b083      	sub	sp, #12
 8011254:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011256:	4b0b      	ldr	r3, [pc, #44]	@ (8011284 <xTaskGetSchedulerState+0x34>)
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d102      	bne.n	8011264 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801125e:	2301      	movs	r3, #1
 8011260:	607b      	str	r3, [r7, #4]
 8011262:	e008      	b.n	8011276 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011264:	4b08      	ldr	r3, [pc, #32]	@ (8011288 <xTaskGetSchedulerState+0x38>)
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	2b00      	cmp	r3, #0
 801126a:	d102      	bne.n	8011272 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801126c:	2302      	movs	r3, #2
 801126e:	607b      	str	r3, [r7, #4]
 8011270:	e001      	b.n	8011276 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011272:	2300      	movs	r3, #0
 8011274:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011276:	687b      	ldr	r3, [r7, #4]
	}
 8011278:	4618      	mov	r0, r3
 801127a:	370c      	adds	r7, #12
 801127c:	46bd      	mov	sp, r7
 801127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011282:	4770      	bx	lr
 8011284:	240029f4 	.word	0x240029f4
 8011288:	24002a10 	.word	0x24002a10

0801128c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801128c:	b580      	push	{r7, lr}
 801128e:	b084      	sub	sp, #16
 8011290:	af00      	add	r7, sp, #0
 8011292:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011298:	2300      	movs	r3, #0
 801129a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d051      	beq.n	8011346 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80112a2:	68bb      	ldr	r3, [r7, #8]
 80112a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112a6:	4b2a      	ldr	r3, [pc, #168]	@ (8011350 <xTaskPriorityInherit+0xc4>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112ac:	429a      	cmp	r2, r3
 80112ae:	d241      	bcs.n	8011334 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80112b0:	68bb      	ldr	r3, [r7, #8]
 80112b2:	699b      	ldr	r3, [r3, #24]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	db06      	blt.n	80112c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80112b8:	4b25      	ldr	r3, [pc, #148]	@ (8011350 <xTaskPriorityInherit+0xc4>)
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80112c2:	68bb      	ldr	r3, [r7, #8]
 80112c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80112c6:	68bb      	ldr	r3, [r7, #8]
 80112c8:	6959      	ldr	r1, [r3, #20]
 80112ca:	68bb      	ldr	r3, [r7, #8]
 80112cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112ce:	4613      	mov	r3, r2
 80112d0:	009b      	lsls	r3, r3, #2
 80112d2:	4413      	add	r3, r2
 80112d4:	009b      	lsls	r3, r3, #2
 80112d6:	4a1f      	ldr	r2, [pc, #124]	@ (8011354 <xTaskPriorityInherit+0xc8>)
 80112d8:	4413      	add	r3, r2
 80112da:	4299      	cmp	r1, r3
 80112dc:	d122      	bne.n	8011324 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80112de:	68bb      	ldr	r3, [r7, #8]
 80112e0:	3304      	adds	r3, #4
 80112e2:	4618      	mov	r0, r3
 80112e4:	f7fe fa44 	bl	800f770 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80112e8:	4b19      	ldr	r3, [pc, #100]	@ (8011350 <xTaskPriorityInherit+0xc4>)
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112ee:	68bb      	ldr	r3, [r7, #8]
 80112f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80112f2:	68bb      	ldr	r3, [r7, #8]
 80112f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112f6:	4b18      	ldr	r3, [pc, #96]	@ (8011358 <xTaskPriorityInherit+0xcc>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	429a      	cmp	r2, r3
 80112fc:	d903      	bls.n	8011306 <xTaskPriorityInherit+0x7a>
 80112fe:	68bb      	ldr	r3, [r7, #8]
 8011300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011302:	4a15      	ldr	r2, [pc, #84]	@ (8011358 <xTaskPriorityInherit+0xcc>)
 8011304:	6013      	str	r3, [r2, #0]
 8011306:	68bb      	ldr	r3, [r7, #8]
 8011308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801130a:	4613      	mov	r3, r2
 801130c:	009b      	lsls	r3, r3, #2
 801130e:	4413      	add	r3, r2
 8011310:	009b      	lsls	r3, r3, #2
 8011312:	4a10      	ldr	r2, [pc, #64]	@ (8011354 <xTaskPriorityInherit+0xc8>)
 8011314:	441a      	add	r2, r3
 8011316:	68bb      	ldr	r3, [r7, #8]
 8011318:	3304      	adds	r3, #4
 801131a:	4619      	mov	r1, r3
 801131c:	4610      	mov	r0, r2
 801131e:	f7fe f9ca 	bl	800f6b6 <vListInsertEnd>
 8011322:	e004      	b.n	801132e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011324:	4b0a      	ldr	r3, [pc, #40]	@ (8011350 <xTaskPriorityInherit+0xc4>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801132a:	68bb      	ldr	r3, [r7, #8]
 801132c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801132e:	2301      	movs	r3, #1
 8011330:	60fb      	str	r3, [r7, #12]
 8011332:	e008      	b.n	8011346 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011334:	68bb      	ldr	r3, [r7, #8]
 8011336:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011338:	4b05      	ldr	r3, [pc, #20]	@ (8011350 <xTaskPriorityInherit+0xc4>)
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801133e:	429a      	cmp	r2, r3
 8011340:	d201      	bcs.n	8011346 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011342:	2301      	movs	r3, #1
 8011344:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011346:	68fb      	ldr	r3, [r7, #12]
	}
 8011348:	4618      	mov	r0, r3
 801134a:	3710      	adds	r7, #16
 801134c:	46bd      	mov	sp, r7
 801134e:	bd80      	pop	{r7, pc}
 8011350:	24002514 	.word	0x24002514
 8011354:	24002518 	.word	0x24002518
 8011358:	240029f0 	.word	0x240029f0

0801135c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801135c:	b580      	push	{r7, lr}
 801135e:	b086      	sub	sp, #24
 8011360:	af00      	add	r7, sp, #0
 8011362:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011368:	2300      	movs	r3, #0
 801136a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d058      	beq.n	8011424 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011372:	4b2f      	ldr	r3, [pc, #188]	@ (8011430 <xTaskPriorityDisinherit+0xd4>)
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	693a      	ldr	r2, [r7, #16]
 8011378:	429a      	cmp	r2, r3
 801137a:	d00b      	beq.n	8011394 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801137c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011380:	f383 8811 	msr	BASEPRI, r3
 8011384:	f3bf 8f6f 	isb	sy
 8011388:	f3bf 8f4f 	dsb	sy
 801138c:	60fb      	str	r3, [r7, #12]
}
 801138e:	bf00      	nop
 8011390:	bf00      	nop
 8011392:	e7fd      	b.n	8011390 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011394:	693b      	ldr	r3, [r7, #16]
 8011396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011398:	2b00      	cmp	r3, #0
 801139a:	d10b      	bne.n	80113b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801139c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113a0:	f383 8811 	msr	BASEPRI, r3
 80113a4:	f3bf 8f6f 	isb	sy
 80113a8:	f3bf 8f4f 	dsb	sy
 80113ac:	60bb      	str	r3, [r7, #8]
}
 80113ae:	bf00      	nop
 80113b0:	bf00      	nop
 80113b2:	e7fd      	b.n	80113b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80113b4:	693b      	ldr	r3, [r7, #16]
 80113b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80113b8:	1e5a      	subs	r2, r3, #1
 80113ba:	693b      	ldr	r3, [r7, #16]
 80113bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80113be:	693b      	ldr	r3, [r7, #16]
 80113c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113c2:	693b      	ldr	r3, [r7, #16]
 80113c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80113c6:	429a      	cmp	r2, r3
 80113c8:	d02c      	beq.n	8011424 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80113ca:	693b      	ldr	r3, [r7, #16]
 80113cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d128      	bne.n	8011424 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80113d2:	693b      	ldr	r3, [r7, #16]
 80113d4:	3304      	adds	r3, #4
 80113d6:	4618      	mov	r0, r3
 80113d8:	f7fe f9ca 	bl	800f770 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80113dc:	693b      	ldr	r3, [r7, #16]
 80113de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80113e0:	693b      	ldr	r3, [r7, #16]
 80113e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80113ec:	693b      	ldr	r3, [r7, #16]
 80113ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80113f0:	693b      	ldr	r3, [r7, #16]
 80113f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113f4:	4b0f      	ldr	r3, [pc, #60]	@ (8011434 <xTaskPriorityDisinherit+0xd8>)
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d903      	bls.n	8011404 <xTaskPriorityDisinherit+0xa8>
 80113fc:	693b      	ldr	r3, [r7, #16]
 80113fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011400:	4a0c      	ldr	r2, [pc, #48]	@ (8011434 <xTaskPriorityDisinherit+0xd8>)
 8011402:	6013      	str	r3, [r2, #0]
 8011404:	693b      	ldr	r3, [r7, #16]
 8011406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011408:	4613      	mov	r3, r2
 801140a:	009b      	lsls	r3, r3, #2
 801140c:	4413      	add	r3, r2
 801140e:	009b      	lsls	r3, r3, #2
 8011410:	4a09      	ldr	r2, [pc, #36]	@ (8011438 <xTaskPriorityDisinherit+0xdc>)
 8011412:	441a      	add	r2, r3
 8011414:	693b      	ldr	r3, [r7, #16]
 8011416:	3304      	adds	r3, #4
 8011418:	4619      	mov	r1, r3
 801141a:	4610      	mov	r0, r2
 801141c:	f7fe f94b 	bl	800f6b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011420:	2301      	movs	r3, #1
 8011422:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011424:	697b      	ldr	r3, [r7, #20]
	}
 8011426:	4618      	mov	r0, r3
 8011428:	3718      	adds	r7, #24
 801142a:	46bd      	mov	sp, r7
 801142c:	bd80      	pop	{r7, pc}
 801142e:	bf00      	nop
 8011430:	24002514 	.word	0x24002514
 8011434:	240029f0 	.word	0x240029f0
 8011438:	24002518 	.word	0x24002518

0801143c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801143c:	b580      	push	{r7, lr}
 801143e:	b088      	sub	sp, #32
 8011440:	af00      	add	r7, sp, #0
 8011442:	6078      	str	r0, [r7, #4]
 8011444:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801144a:	2301      	movs	r3, #1
 801144c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	2b00      	cmp	r3, #0
 8011452:	d06c      	beq.n	801152e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011454:	69bb      	ldr	r3, [r7, #24]
 8011456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011458:	2b00      	cmp	r3, #0
 801145a:	d10b      	bne.n	8011474 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801145c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011460:	f383 8811 	msr	BASEPRI, r3
 8011464:	f3bf 8f6f 	isb	sy
 8011468:	f3bf 8f4f 	dsb	sy
 801146c:	60fb      	str	r3, [r7, #12]
}
 801146e:	bf00      	nop
 8011470:	bf00      	nop
 8011472:	e7fd      	b.n	8011470 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011474:	69bb      	ldr	r3, [r7, #24]
 8011476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011478:	683a      	ldr	r2, [r7, #0]
 801147a:	429a      	cmp	r2, r3
 801147c:	d902      	bls.n	8011484 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801147e:	683b      	ldr	r3, [r7, #0]
 8011480:	61fb      	str	r3, [r7, #28]
 8011482:	e002      	b.n	801148a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011484:	69bb      	ldr	r3, [r7, #24]
 8011486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011488:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801148a:	69bb      	ldr	r3, [r7, #24]
 801148c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801148e:	69fa      	ldr	r2, [r7, #28]
 8011490:	429a      	cmp	r2, r3
 8011492:	d04c      	beq.n	801152e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011494:	69bb      	ldr	r3, [r7, #24]
 8011496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011498:	697a      	ldr	r2, [r7, #20]
 801149a:	429a      	cmp	r2, r3
 801149c:	d147      	bne.n	801152e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801149e:	4b26      	ldr	r3, [pc, #152]	@ (8011538 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	69ba      	ldr	r2, [r7, #24]
 80114a4:	429a      	cmp	r2, r3
 80114a6:	d10b      	bne.n	80114c0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80114a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114ac:	f383 8811 	msr	BASEPRI, r3
 80114b0:	f3bf 8f6f 	isb	sy
 80114b4:	f3bf 8f4f 	dsb	sy
 80114b8:	60bb      	str	r3, [r7, #8]
}
 80114ba:	bf00      	nop
 80114bc:	bf00      	nop
 80114be:	e7fd      	b.n	80114bc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80114c0:	69bb      	ldr	r3, [r7, #24]
 80114c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114c4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80114c6:	69bb      	ldr	r3, [r7, #24]
 80114c8:	69fa      	ldr	r2, [r7, #28]
 80114ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80114cc:	69bb      	ldr	r3, [r7, #24]
 80114ce:	699b      	ldr	r3, [r3, #24]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	db04      	blt.n	80114de <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114d4:	69fb      	ldr	r3, [r7, #28]
 80114d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80114da:	69bb      	ldr	r3, [r7, #24]
 80114dc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80114de:	69bb      	ldr	r3, [r7, #24]
 80114e0:	6959      	ldr	r1, [r3, #20]
 80114e2:	693a      	ldr	r2, [r7, #16]
 80114e4:	4613      	mov	r3, r2
 80114e6:	009b      	lsls	r3, r3, #2
 80114e8:	4413      	add	r3, r2
 80114ea:	009b      	lsls	r3, r3, #2
 80114ec:	4a13      	ldr	r2, [pc, #76]	@ (801153c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80114ee:	4413      	add	r3, r2
 80114f0:	4299      	cmp	r1, r3
 80114f2:	d11c      	bne.n	801152e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80114f4:	69bb      	ldr	r3, [r7, #24]
 80114f6:	3304      	adds	r3, #4
 80114f8:	4618      	mov	r0, r3
 80114fa:	f7fe f939 	bl	800f770 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80114fe:	69bb      	ldr	r3, [r7, #24]
 8011500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011502:	4b0f      	ldr	r3, [pc, #60]	@ (8011540 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	429a      	cmp	r2, r3
 8011508:	d903      	bls.n	8011512 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801150a:	69bb      	ldr	r3, [r7, #24]
 801150c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801150e:	4a0c      	ldr	r2, [pc, #48]	@ (8011540 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011510:	6013      	str	r3, [r2, #0]
 8011512:	69bb      	ldr	r3, [r7, #24]
 8011514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011516:	4613      	mov	r3, r2
 8011518:	009b      	lsls	r3, r3, #2
 801151a:	4413      	add	r3, r2
 801151c:	009b      	lsls	r3, r3, #2
 801151e:	4a07      	ldr	r2, [pc, #28]	@ (801153c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8011520:	441a      	add	r2, r3
 8011522:	69bb      	ldr	r3, [r7, #24]
 8011524:	3304      	adds	r3, #4
 8011526:	4619      	mov	r1, r3
 8011528:	4610      	mov	r0, r2
 801152a:	f7fe f8c4 	bl	800f6b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801152e:	bf00      	nop
 8011530:	3720      	adds	r7, #32
 8011532:	46bd      	mov	sp, r7
 8011534:	bd80      	pop	{r7, pc}
 8011536:	bf00      	nop
 8011538:	24002514 	.word	0x24002514
 801153c:	24002518 	.word	0x24002518
 8011540:	240029f0 	.word	0x240029f0

08011544 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011544:	b480      	push	{r7}
 8011546:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011548:	4b07      	ldr	r3, [pc, #28]	@ (8011568 <pvTaskIncrementMutexHeldCount+0x24>)
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	2b00      	cmp	r3, #0
 801154e:	d004      	beq.n	801155a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011550:	4b05      	ldr	r3, [pc, #20]	@ (8011568 <pvTaskIncrementMutexHeldCount+0x24>)
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011556:	3201      	adds	r2, #1
 8011558:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 801155a:	4b03      	ldr	r3, [pc, #12]	@ (8011568 <pvTaskIncrementMutexHeldCount+0x24>)
 801155c:	681b      	ldr	r3, [r3, #0]
	}
 801155e:	4618      	mov	r0, r3
 8011560:	46bd      	mov	sp, r7
 8011562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011566:	4770      	bx	lr
 8011568:	24002514 	.word	0x24002514

0801156c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801156c:	b580      	push	{r7, lr}
 801156e:	b084      	sub	sp, #16
 8011570:	af00      	add	r7, sp, #0
 8011572:	6078      	str	r0, [r7, #4]
 8011574:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011576:	4b21      	ldr	r3, [pc, #132]	@ (80115fc <prvAddCurrentTaskToDelayedList+0x90>)
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801157c:	4b20      	ldr	r3, [pc, #128]	@ (8011600 <prvAddCurrentTaskToDelayedList+0x94>)
 801157e:	681b      	ldr	r3, [r3, #0]
 8011580:	3304      	adds	r3, #4
 8011582:	4618      	mov	r0, r3
 8011584:	f7fe f8f4 	bl	800f770 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801158e:	d10a      	bne.n	80115a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d007      	beq.n	80115a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011596:	4b1a      	ldr	r3, [pc, #104]	@ (8011600 <prvAddCurrentTaskToDelayedList+0x94>)
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	3304      	adds	r3, #4
 801159c:	4619      	mov	r1, r3
 801159e:	4819      	ldr	r0, [pc, #100]	@ (8011604 <prvAddCurrentTaskToDelayedList+0x98>)
 80115a0:	f7fe f889 	bl	800f6b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80115a4:	e026      	b.n	80115f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80115a6:	68fa      	ldr	r2, [r7, #12]
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	4413      	add	r3, r2
 80115ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80115ae:	4b14      	ldr	r3, [pc, #80]	@ (8011600 <prvAddCurrentTaskToDelayedList+0x94>)
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	68ba      	ldr	r2, [r7, #8]
 80115b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80115b6:	68ba      	ldr	r2, [r7, #8]
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	429a      	cmp	r2, r3
 80115bc:	d209      	bcs.n	80115d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80115be:	4b12      	ldr	r3, [pc, #72]	@ (8011608 <prvAddCurrentTaskToDelayedList+0x9c>)
 80115c0:	681a      	ldr	r2, [r3, #0]
 80115c2:	4b0f      	ldr	r3, [pc, #60]	@ (8011600 <prvAddCurrentTaskToDelayedList+0x94>)
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	3304      	adds	r3, #4
 80115c8:	4619      	mov	r1, r3
 80115ca:	4610      	mov	r0, r2
 80115cc:	f7fe f897 	bl	800f6fe <vListInsert>
}
 80115d0:	e010      	b.n	80115f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80115d2:	4b0e      	ldr	r3, [pc, #56]	@ (801160c <prvAddCurrentTaskToDelayedList+0xa0>)
 80115d4:	681a      	ldr	r2, [r3, #0]
 80115d6:	4b0a      	ldr	r3, [pc, #40]	@ (8011600 <prvAddCurrentTaskToDelayedList+0x94>)
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	3304      	adds	r3, #4
 80115dc:	4619      	mov	r1, r3
 80115de:	4610      	mov	r0, r2
 80115e0:	f7fe f88d 	bl	800f6fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80115e4:	4b0a      	ldr	r3, [pc, #40]	@ (8011610 <prvAddCurrentTaskToDelayedList+0xa4>)
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	68ba      	ldr	r2, [r7, #8]
 80115ea:	429a      	cmp	r2, r3
 80115ec:	d202      	bcs.n	80115f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80115ee:	4a08      	ldr	r2, [pc, #32]	@ (8011610 <prvAddCurrentTaskToDelayedList+0xa4>)
 80115f0:	68bb      	ldr	r3, [r7, #8]
 80115f2:	6013      	str	r3, [r2, #0]
}
 80115f4:	bf00      	nop
 80115f6:	3710      	adds	r7, #16
 80115f8:	46bd      	mov	sp, r7
 80115fa:	bd80      	pop	{r7, pc}
 80115fc:	240029ec 	.word	0x240029ec
 8011600:	24002514 	.word	0x24002514
 8011604:	240029d4 	.word	0x240029d4
 8011608:	240029a4 	.word	0x240029a4
 801160c:	240029a0 	.word	0x240029a0
 8011610:	24002a08 	.word	0x24002a08

08011614 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011614:	b580      	push	{r7, lr}
 8011616:	b08a      	sub	sp, #40	@ 0x28
 8011618:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801161a:	2300      	movs	r3, #0
 801161c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801161e:	f000 fb13 	bl	8011c48 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011622:	4b1d      	ldr	r3, [pc, #116]	@ (8011698 <xTimerCreateTimerTask+0x84>)
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	2b00      	cmp	r3, #0
 8011628:	d021      	beq.n	801166e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801162a:	2300      	movs	r3, #0
 801162c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801162e:	2300      	movs	r3, #0
 8011630:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011632:	1d3a      	adds	r2, r7, #4
 8011634:	f107 0108 	add.w	r1, r7, #8
 8011638:	f107 030c 	add.w	r3, r7, #12
 801163c:	4618      	mov	r0, r3
 801163e:	f7fd fff3 	bl	800f628 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011642:	6879      	ldr	r1, [r7, #4]
 8011644:	68bb      	ldr	r3, [r7, #8]
 8011646:	68fa      	ldr	r2, [r7, #12]
 8011648:	9202      	str	r2, [sp, #8]
 801164a:	9301      	str	r3, [sp, #4]
 801164c:	2302      	movs	r3, #2
 801164e:	9300      	str	r3, [sp, #0]
 8011650:	2300      	movs	r3, #0
 8011652:	460a      	mov	r2, r1
 8011654:	4911      	ldr	r1, [pc, #68]	@ (801169c <xTimerCreateTimerTask+0x88>)
 8011656:	4812      	ldr	r0, [pc, #72]	@ (80116a0 <xTimerCreateTimerTask+0x8c>)
 8011658:	f7fe ffa2 	bl	80105a0 <xTaskCreateStatic>
 801165c:	4603      	mov	r3, r0
 801165e:	4a11      	ldr	r2, [pc, #68]	@ (80116a4 <xTimerCreateTimerTask+0x90>)
 8011660:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011662:	4b10      	ldr	r3, [pc, #64]	@ (80116a4 <xTimerCreateTimerTask+0x90>)
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d001      	beq.n	801166e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801166a:	2301      	movs	r3, #1
 801166c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801166e:	697b      	ldr	r3, [r7, #20]
 8011670:	2b00      	cmp	r3, #0
 8011672:	d10b      	bne.n	801168c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8011674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011678:	f383 8811 	msr	BASEPRI, r3
 801167c:	f3bf 8f6f 	isb	sy
 8011680:	f3bf 8f4f 	dsb	sy
 8011684:	613b      	str	r3, [r7, #16]
}
 8011686:	bf00      	nop
 8011688:	bf00      	nop
 801168a:	e7fd      	b.n	8011688 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801168c:	697b      	ldr	r3, [r7, #20]
}
 801168e:	4618      	mov	r0, r3
 8011690:	3718      	adds	r7, #24
 8011692:	46bd      	mov	sp, r7
 8011694:	bd80      	pop	{r7, pc}
 8011696:	bf00      	nop
 8011698:	24002a44 	.word	0x24002a44
 801169c:	08017b8c 	.word	0x08017b8c
 80116a0:	080117e1 	.word	0x080117e1
 80116a4:	24002a48 	.word	0x24002a48

080116a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b08a      	sub	sp, #40	@ 0x28
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	60f8      	str	r0, [r7, #12]
 80116b0:	60b9      	str	r1, [r7, #8]
 80116b2:	607a      	str	r2, [r7, #4]
 80116b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80116b6:	2300      	movs	r3, #0
 80116b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d10b      	bne.n	80116d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80116c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116c4:	f383 8811 	msr	BASEPRI, r3
 80116c8:	f3bf 8f6f 	isb	sy
 80116cc:	f3bf 8f4f 	dsb	sy
 80116d0:	623b      	str	r3, [r7, #32]
}
 80116d2:	bf00      	nop
 80116d4:	bf00      	nop
 80116d6:	e7fd      	b.n	80116d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80116d8:	4b19      	ldr	r3, [pc, #100]	@ (8011740 <xTimerGenericCommand+0x98>)
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d02a      	beq.n	8011736 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80116ec:	68bb      	ldr	r3, [r7, #8]
 80116ee:	2b05      	cmp	r3, #5
 80116f0:	dc18      	bgt.n	8011724 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80116f2:	f7ff fdad 	bl	8011250 <xTaskGetSchedulerState>
 80116f6:	4603      	mov	r3, r0
 80116f8:	2b02      	cmp	r3, #2
 80116fa:	d109      	bne.n	8011710 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80116fc:	4b10      	ldr	r3, [pc, #64]	@ (8011740 <xTimerGenericCommand+0x98>)
 80116fe:	6818      	ldr	r0, [r3, #0]
 8011700:	f107 0110 	add.w	r1, r7, #16
 8011704:	2300      	movs	r3, #0
 8011706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011708:	f7fe f9a2 	bl	800fa50 <xQueueGenericSend>
 801170c:	6278      	str	r0, [r7, #36]	@ 0x24
 801170e:	e012      	b.n	8011736 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011710:	4b0b      	ldr	r3, [pc, #44]	@ (8011740 <xTimerGenericCommand+0x98>)
 8011712:	6818      	ldr	r0, [r3, #0]
 8011714:	f107 0110 	add.w	r1, r7, #16
 8011718:	2300      	movs	r3, #0
 801171a:	2200      	movs	r2, #0
 801171c:	f7fe f998 	bl	800fa50 <xQueueGenericSend>
 8011720:	6278      	str	r0, [r7, #36]	@ 0x24
 8011722:	e008      	b.n	8011736 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011724:	4b06      	ldr	r3, [pc, #24]	@ (8011740 <xTimerGenericCommand+0x98>)
 8011726:	6818      	ldr	r0, [r3, #0]
 8011728:	f107 0110 	add.w	r1, r7, #16
 801172c:	2300      	movs	r3, #0
 801172e:	683a      	ldr	r2, [r7, #0]
 8011730:	f7fe fa90 	bl	800fc54 <xQueueGenericSendFromISR>
 8011734:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011738:	4618      	mov	r0, r3
 801173a:	3728      	adds	r7, #40	@ 0x28
 801173c:	46bd      	mov	sp, r7
 801173e:	bd80      	pop	{r7, pc}
 8011740:	24002a44 	.word	0x24002a44

08011744 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b088      	sub	sp, #32
 8011748:	af02      	add	r7, sp, #8
 801174a:	6078      	str	r0, [r7, #4]
 801174c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801174e:	4b23      	ldr	r3, [pc, #140]	@ (80117dc <prvProcessExpiredTimer+0x98>)
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	68db      	ldr	r3, [r3, #12]
 8011754:	68db      	ldr	r3, [r3, #12]
 8011756:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011758:	697b      	ldr	r3, [r7, #20]
 801175a:	3304      	adds	r3, #4
 801175c:	4618      	mov	r0, r3
 801175e:	f7fe f807 	bl	800f770 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011762:	697b      	ldr	r3, [r7, #20]
 8011764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011768:	f003 0304 	and.w	r3, r3, #4
 801176c:	2b00      	cmp	r3, #0
 801176e:	d023      	beq.n	80117b8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011770:	697b      	ldr	r3, [r7, #20]
 8011772:	699a      	ldr	r2, [r3, #24]
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	18d1      	adds	r1, r2, r3
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	683a      	ldr	r2, [r7, #0]
 801177c:	6978      	ldr	r0, [r7, #20]
 801177e:	f000 f8d5 	bl	801192c <prvInsertTimerInActiveList>
 8011782:	4603      	mov	r3, r0
 8011784:	2b00      	cmp	r3, #0
 8011786:	d020      	beq.n	80117ca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011788:	2300      	movs	r3, #0
 801178a:	9300      	str	r3, [sp, #0]
 801178c:	2300      	movs	r3, #0
 801178e:	687a      	ldr	r2, [r7, #4]
 8011790:	2100      	movs	r1, #0
 8011792:	6978      	ldr	r0, [r7, #20]
 8011794:	f7ff ff88 	bl	80116a8 <xTimerGenericCommand>
 8011798:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801179a:	693b      	ldr	r3, [r7, #16]
 801179c:	2b00      	cmp	r3, #0
 801179e:	d114      	bne.n	80117ca <prvProcessExpiredTimer+0x86>
	__asm volatile
 80117a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117a4:	f383 8811 	msr	BASEPRI, r3
 80117a8:	f3bf 8f6f 	isb	sy
 80117ac:	f3bf 8f4f 	dsb	sy
 80117b0:	60fb      	str	r3, [r7, #12]
}
 80117b2:	bf00      	nop
 80117b4:	bf00      	nop
 80117b6:	e7fd      	b.n	80117b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80117b8:	697b      	ldr	r3, [r7, #20]
 80117ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117be:	f023 0301 	bic.w	r3, r3, #1
 80117c2:	b2da      	uxtb	r2, r3
 80117c4:	697b      	ldr	r3, [r7, #20]
 80117c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80117ca:	697b      	ldr	r3, [r7, #20]
 80117cc:	6a1b      	ldr	r3, [r3, #32]
 80117ce:	6978      	ldr	r0, [r7, #20]
 80117d0:	4798      	blx	r3
}
 80117d2:	bf00      	nop
 80117d4:	3718      	adds	r7, #24
 80117d6:	46bd      	mov	sp, r7
 80117d8:	bd80      	pop	{r7, pc}
 80117da:	bf00      	nop
 80117dc:	24002a3c 	.word	0x24002a3c

080117e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b084      	sub	sp, #16
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80117e8:	f107 0308 	add.w	r3, r7, #8
 80117ec:	4618      	mov	r0, r3
 80117ee:	f000 f859 	bl	80118a4 <prvGetNextExpireTime>
 80117f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80117f4:	68bb      	ldr	r3, [r7, #8]
 80117f6:	4619      	mov	r1, r3
 80117f8:	68f8      	ldr	r0, [r7, #12]
 80117fa:	f000 f805 	bl	8011808 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80117fe:	f000 f8d7 	bl	80119b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011802:	bf00      	nop
 8011804:	e7f0      	b.n	80117e8 <prvTimerTask+0x8>
	...

08011808 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011808:	b580      	push	{r7, lr}
 801180a:	b084      	sub	sp, #16
 801180c:	af00      	add	r7, sp, #0
 801180e:	6078      	str	r0, [r7, #4]
 8011810:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011812:	f7ff f929 	bl	8010a68 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011816:	f107 0308 	add.w	r3, r7, #8
 801181a:	4618      	mov	r0, r3
 801181c:	f000 f866 	bl	80118ec <prvSampleTimeNow>
 8011820:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011822:	68bb      	ldr	r3, [r7, #8]
 8011824:	2b00      	cmp	r3, #0
 8011826:	d130      	bne.n	801188a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011828:	683b      	ldr	r3, [r7, #0]
 801182a:	2b00      	cmp	r3, #0
 801182c:	d10a      	bne.n	8011844 <prvProcessTimerOrBlockTask+0x3c>
 801182e:	687a      	ldr	r2, [r7, #4]
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	429a      	cmp	r2, r3
 8011834:	d806      	bhi.n	8011844 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011836:	f7ff f925 	bl	8010a84 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801183a:	68f9      	ldr	r1, [r7, #12]
 801183c:	6878      	ldr	r0, [r7, #4]
 801183e:	f7ff ff81 	bl	8011744 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011842:	e024      	b.n	801188e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d008      	beq.n	801185c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801184a:	4b13      	ldr	r3, [pc, #76]	@ (8011898 <prvProcessTimerOrBlockTask+0x90>)
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d101      	bne.n	8011858 <prvProcessTimerOrBlockTask+0x50>
 8011854:	2301      	movs	r3, #1
 8011856:	e000      	b.n	801185a <prvProcessTimerOrBlockTask+0x52>
 8011858:	2300      	movs	r3, #0
 801185a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801185c:	4b0f      	ldr	r3, [pc, #60]	@ (801189c <prvProcessTimerOrBlockTask+0x94>)
 801185e:	6818      	ldr	r0, [r3, #0]
 8011860:	687a      	ldr	r2, [r7, #4]
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	1ad3      	subs	r3, r2, r3
 8011866:	683a      	ldr	r2, [r7, #0]
 8011868:	4619      	mov	r1, r3
 801186a:	f7fe fe65 	bl	8010538 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801186e:	f7ff f909 	bl	8010a84 <xTaskResumeAll>
 8011872:	4603      	mov	r3, r0
 8011874:	2b00      	cmp	r3, #0
 8011876:	d10a      	bne.n	801188e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011878:	4b09      	ldr	r3, [pc, #36]	@ (80118a0 <prvProcessTimerOrBlockTask+0x98>)
 801187a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801187e:	601a      	str	r2, [r3, #0]
 8011880:	f3bf 8f4f 	dsb	sy
 8011884:	f3bf 8f6f 	isb	sy
}
 8011888:	e001      	b.n	801188e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801188a:	f7ff f8fb 	bl	8010a84 <xTaskResumeAll>
}
 801188e:	bf00      	nop
 8011890:	3710      	adds	r7, #16
 8011892:	46bd      	mov	sp, r7
 8011894:	bd80      	pop	{r7, pc}
 8011896:	bf00      	nop
 8011898:	24002a40 	.word	0x24002a40
 801189c:	24002a44 	.word	0x24002a44
 80118a0:	e000ed04 	.word	0xe000ed04

080118a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80118a4:	b480      	push	{r7}
 80118a6:	b085      	sub	sp, #20
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80118ac:	4b0e      	ldr	r3, [pc, #56]	@ (80118e8 <prvGetNextExpireTime+0x44>)
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d101      	bne.n	80118ba <prvGetNextExpireTime+0x16>
 80118b6:	2201      	movs	r2, #1
 80118b8:	e000      	b.n	80118bc <prvGetNextExpireTime+0x18>
 80118ba:	2200      	movs	r2, #0
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d105      	bne.n	80118d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80118c8:	4b07      	ldr	r3, [pc, #28]	@ (80118e8 <prvGetNextExpireTime+0x44>)
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	68db      	ldr	r3, [r3, #12]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	60fb      	str	r3, [r7, #12]
 80118d2:	e001      	b.n	80118d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80118d4:	2300      	movs	r3, #0
 80118d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80118d8:	68fb      	ldr	r3, [r7, #12]
}
 80118da:	4618      	mov	r0, r3
 80118dc:	3714      	adds	r7, #20
 80118de:	46bd      	mov	sp, r7
 80118e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e4:	4770      	bx	lr
 80118e6:	bf00      	nop
 80118e8:	24002a3c 	.word	0x24002a3c

080118ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b084      	sub	sp, #16
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80118f4:	f7ff f964 	bl	8010bc0 <xTaskGetTickCount>
 80118f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80118fa:	4b0b      	ldr	r3, [pc, #44]	@ (8011928 <prvSampleTimeNow+0x3c>)
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	68fa      	ldr	r2, [r7, #12]
 8011900:	429a      	cmp	r2, r3
 8011902:	d205      	bcs.n	8011910 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011904:	f000 f93a 	bl	8011b7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	2201      	movs	r2, #1
 801190c:	601a      	str	r2, [r3, #0]
 801190e:	e002      	b.n	8011916 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	2200      	movs	r2, #0
 8011914:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011916:	4a04      	ldr	r2, [pc, #16]	@ (8011928 <prvSampleTimeNow+0x3c>)
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801191c:	68fb      	ldr	r3, [r7, #12]
}
 801191e:	4618      	mov	r0, r3
 8011920:	3710      	adds	r7, #16
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
 8011926:	bf00      	nop
 8011928:	24002a4c 	.word	0x24002a4c

0801192c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801192c:	b580      	push	{r7, lr}
 801192e:	b086      	sub	sp, #24
 8011930:	af00      	add	r7, sp, #0
 8011932:	60f8      	str	r0, [r7, #12]
 8011934:	60b9      	str	r1, [r7, #8]
 8011936:	607a      	str	r2, [r7, #4]
 8011938:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801193a:	2300      	movs	r3, #0
 801193c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	68ba      	ldr	r2, [r7, #8]
 8011942:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	68fa      	ldr	r2, [r7, #12]
 8011948:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801194a:	68ba      	ldr	r2, [r7, #8]
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	429a      	cmp	r2, r3
 8011950:	d812      	bhi.n	8011978 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011952:	687a      	ldr	r2, [r7, #4]
 8011954:	683b      	ldr	r3, [r7, #0]
 8011956:	1ad2      	subs	r2, r2, r3
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	699b      	ldr	r3, [r3, #24]
 801195c:	429a      	cmp	r2, r3
 801195e:	d302      	bcc.n	8011966 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011960:	2301      	movs	r3, #1
 8011962:	617b      	str	r3, [r7, #20]
 8011964:	e01b      	b.n	801199e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011966:	4b10      	ldr	r3, [pc, #64]	@ (80119a8 <prvInsertTimerInActiveList+0x7c>)
 8011968:	681a      	ldr	r2, [r3, #0]
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	3304      	adds	r3, #4
 801196e:	4619      	mov	r1, r3
 8011970:	4610      	mov	r0, r2
 8011972:	f7fd fec4 	bl	800f6fe <vListInsert>
 8011976:	e012      	b.n	801199e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011978:	687a      	ldr	r2, [r7, #4]
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	429a      	cmp	r2, r3
 801197e:	d206      	bcs.n	801198e <prvInsertTimerInActiveList+0x62>
 8011980:	68ba      	ldr	r2, [r7, #8]
 8011982:	683b      	ldr	r3, [r7, #0]
 8011984:	429a      	cmp	r2, r3
 8011986:	d302      	bcc.n	801198e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011988:	2301      	movs	r3, #1
 801198a:	617b      	str	r3, [r7, #20]
 801198c:	e007      	b.n	801199e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801198e:	4b07      	ldr	r3, [pc, #28]	@ (80119ac <prvInsertTimerInActiveList+0x80>)
 8011990:	681a      	ldr	r2, [r3, #0]
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	3304      	adds	r3, #4
 8011996:	4619      	mov	r1, r3
 8011998:	4610      	mov	r0, r2
 801199a:	f7fd feb0 	bl	800f6fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 801199e:	697b      	ldr	r3, [r7, #20]
}
 80119a0:	4618      	mov	r0, r3
 80119a2:	3718      	adds	r7, #24
 80119a4:	46bd      	mov	sp, r7
 80119a6:	bd80      	pop	{r7, pc}
 80119a8:	24002a40 	.word	0x24002a40
 80119ac:	24002a3c 	.word	0x24002a3c

080119b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b08e      	sub	sp, #56	@ 0x38
 80119b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80119b6:	e0ce      	b.n	8011b56 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	da19      	bge.n	80119f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80119be:	1d3b      	adds	r3, r7, #4
 80119c0:	3304      	adds	r3, #4
 80119c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80119c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d10b      	bne.n	80119e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80119ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ce:	f383 8811 	msr	BASEPRI, r3
 80119d2:	f3bf 8f6f 	isb	sy
 80119d6:	f3bf 8f4f 	dsb	sy
 80119da:	61fb      	str	r3, [r7, #28]
}
 80119dc:	bf00      	nop
 80119de:	bf00      	nop
 80119e0:	e7fd      	b.n	80119de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80119e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80119e8:	6850      	ldr	r0, [r2, #4]
 80119ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80119ec:	6892      	ldr	r2, [r2, #8]
 80119ee:	4611      	mov	r1, r2
 80119f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	f2c0 80ae 	blt.w	8011b56 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80119fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a00:	695b      	ldr	r3, [r3, #20]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d004      	beq.n	8011a10 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a08:	3304      	adds	r3, #4
 8011a0a:	4618      	mov	r0, r3
 8011a0c:	f7fd feb0 	bl	800f770 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011a10:	463b      	mov	r3, r7
 8011a12:	4618      	mov	r0, r3
 8011a14:	f7ff ff6a 	bl	80118ec <prvSampleTimeNow>
 8011a18:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	2b09      	cmp	r3, #9
 8011a1e:	f200 8097 	bhi.w	8011b50 <prvProcessReceivedCommands+0x1a0>
 8011a22:	a201      	add	r2, pc, #4	@ (adr r2, 8011a28 <prvProcessReceivedCommands+0x78>)
 8011a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a28:	08011a51 	.word	0x08011a51
 8011a2c:	08011a51 	.word	0x08011a51
 8011a30:	08011a51 	.word	0x08011a51
 8011a34:	08011ac7 	.word	0x08011ac7
 8011a38:	08011adb 	.word	0x08011adb
 8011a3c:	08011b27 	.word	0x08011b27
 8011a40:	08011a51 	.word	0x08011a51
 8011a44:	08011a51 	.word	0x08011a51
 8011a48:	08011ac7 	.word	0x08011ac7
 8011a4c:	08011adb 	.word	0x08011adb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011a56:	f043 0301 	orr.w	r3, r3, #1
 8011a5a:	b2da      	uxtb	r2, r3
 8011a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011a62:	68ba      	ldr	r2, [r7, #8]
 8011a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a66:	699b      	ldr	r3, [r3, #24]
 8011a68:	18d1      	adds	r1, r2, r3
 8011a6a:	68bb      	ldr	r3, [r7, #8]
 8011a6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a70:	f7ff ff5c 	bl	801192c <prvInsertTimerInActiveList>
 8011a74:	4603      	mov	r3, r0
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d06c      	beq.n	8011b54 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a7c:	6a1b      	ldr	r3, [r3, #32]
 8011a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011a80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011a88:	f003 0304 	and.w	r3, r3, #4
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d061      	beq.n	8011b54 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011a90:	68ba      	ldr	r2, [r7, #8]
 8011a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a94:	699b      	ldr	r3, [r3, #24]
 8011a96:	441a      	add	r2, r3
 8011a98:	2300      	movs	r3, #0
 8011a9a:	9300      	str	r3, [sp, #0]
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	2100      	movs	r1, #0
 8011aa0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011aa2:	f7ff fe01 	bl	80116a8 <xTimerGenericCommand>
 8011aa6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011aa8:	6a3b      	ldr	r3, [r7, #32]
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d152      	bne.n	8011b54 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8011aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ab2:	f383 8811 	msr	BASEPRI, r3
 8011ab6:	f3bf 8f6f 	isb	sy
 8011aba:	f3bf 8f4f 	dsb	sy
 8011abe:	61bb      	str	r3, [r7, #24]
}
 8011ac0:	bf00      	nop
 8011ac2:	bf00      	nop
 8011ac4:	e7fd      	b.n	8011ac2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ac8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011acc:	f023 0301 	bic.w	r3, r3, #1
 8011ad0:	b2da      	uxtb	r2, r3
 8011ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ad4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011ad8:	e03d      	b.n	8011b56 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011adc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011ae0:	f043 0301 	orr.w	r3, r3, #1
 8011ae4:	b2da      	uxtb	r2, r3
 8011ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ae8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011aec:	68ba      	ldr	r2, [r7, #8]
 8011aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011af0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011af4:	699b      	ldr	r3, [r3, #24]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d10b      	bne.n	8011b12 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8011afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011afe:	f383 8811 	msr	BASEPRI, r3
 8011b02:	f3bf 8f6f 	isb	sy
 8011b06:	f3bf 8f4f 	dsb	sy
 8011b0a:	617b      	str	r3, [r7, #20]
}
 8011b0c:	bf00      	nop
 8011b0e:	bf00      	nop
 8011b10:	e7fd      	b.n	8011b0e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b14:	699a      	ldr	r2, [r3, #24]
 8011b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b18:	18d1      	adds	r1, r2, r3
 8011b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b20:	f7ff ff04 	bl	801192c <prvInsertTimerInActiveList>
					break;
 8011b24:	e017      	b.n	8011b56 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011b2c:	f003 0302 	and.w	r3, r3, #2
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d103      	bne.n	8011b3c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8011b34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011b36:	f000 fbe7 	bl	8012308 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011b3a:	e00c      	b.n	8011b56 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011b42:	f023 0301 	bic.w	r3, r3, #1
 8011b46:	b2da      	uxtb	r2, r3
 8011b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011b4e:	e002      	b.n	8011b56 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011b50:	bf00      	nop
 8011b52:	e000      	b.n	8011b56 <prvProcessReceivedCommands+0x1a6>
					break;
 8011b54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011b56:	4b08      	ldr	r3, [pc, #32]	@ (8011b78 <prvProcessReceivedCommands+0x1c8>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	1d39      	adds	r1, r7, #4
 8011b5c:	2200      	movs	r2, #0
 8011b5e:	4618      	mov	r0, r3
 8011b60:	f7fe f9a6 	bl	800feb0 <xQueueReceive>
 8011b64:	4603      	mov	r3, r0
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	f47f af26 	bne.w	80119b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011b6c:	bf00      	nop
 8011b6e:	bf00      	nop
 8011b70:	3730      	adds	r7, #48	@ 0x30
 8011b72:	46bd      	mov	sp, r7
 8011b74:	bd80      	pop	{r7, pc}
 8011b76:	bf00      	nop
 8011b78:	24002a44 	.word	0x24002a44

08011b7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	b088      	sub	sp, #32
 8011b80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011b82:	e049      	b.n	8011c18 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011b84:	4b2e      	ldr	r3, [pc, #184]	@ (8011c40 <prvSwitchTimerLists+0xc4>)
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	68db      	ldr	r3, [r3, #12]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8011c40 <prvSwitchTimerLists+0xc4>)
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	68db      	ldr	r3, [r3, #12]
 8011b94:	68db      	ldr	r3, [r3, #12]
 8011b96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	3304      	adds	r3, #4
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	f7fd fde7 	bl	800f770 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	6a1b      	ldr	r3, [r3, #32]
 8011ba6:	68f8      	ldr	r0, [r7, #12]
 8011ba8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011bb0:	f003 0304 	and.w	r3, r3, #4
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d02f      	beq.n	8011c18 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	699b      	ldr	r3, [r3, #24]
 8011bbc:	693a      	ldr	r2, [r7, #16]
 8011bbe:	4413      	add	r3, r2
 8011bc0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011bc2:	68ba      	ldr	r2, [r7, #8]
 8011bc4:	693b      	ldr	r3, [r7, #16]
 8011bc6:	429a      	cmp	r2, r3
 8011bc8:	d90e      	bls.n	8011be8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	68ba      	ldr	r2, [r7, #8]
 8011bce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	68fa      	ldr	r2, [r7, #12]
 8011bd4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8011c40 <prvSwitchTimerLists+0xc4>)
 8011bd8:	681a      	ldr	r2, [r3, #0]
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	3304      	adds	r3, #4
 8011bde:	4619      	mov	r1, r3
 8011be0:	4610      	mov	r0, r2
 8011be2:	f7fd fd8c 	bl	800f6fe <vListInsert>
 8011be6:	e017      	b.n	8011c18 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011be8:	2300      	movs	r3, #0
 8011bea:	9300      	str	r3, [sp, #0]
 8011bec:	2300      	movs	r3, #0
 8011bee:	693a      	ldr	r2, [r7, #16]
 8011bf0:	2100      	movs	r1, #0
 8011bf2:	68f8      	ldr	r0, [r7, #12]
 8011bf4:	f7ff fd58 	bl	80116a8 <xTimerGenericCommand>
 8011bf8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d10b      	bne.n	8011c18 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c04:	f383 8811 	msr	BASEPRI, r3
 8011c08:	f3bf 8f6f 	isb	sy
 8011c0c:	f3bf 8f4f 	dsb	sy
 8011c10:	603b      	str	r3, [r7, #0]
}
 8011c12:	bf00      	nop
 8011c14:	bf00      	nop
 8011c16:	e7fd      	b.n	8011c14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011c18:	4b09      	ldr	r3, [pc, #36]	@ (8011c40 <prvSwitchTimerLists+0xc4>)
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d1b0      	bne.n	8011b84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011c22:	4b07      	ldr	r3, [pc, #28]	@ (8011c40 <prvSwitchTimerLists+0xc4>)
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011c28:	4b06      	ldr	r3, [pc, #24]	@ (8011c44 <prvSwitchTimerLists+0xc8>)
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	4a04      	ldr	r2, [pc, #16]	@ (8011c40 <prvSwitchTimerLists+0xc4>)
 8011c2e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011c30:	4a04      	ldr	r2, [pc, #16]	@ (8011c44 <prvSwitchTimerLists+0xc8>)
 8011c32:	697b      	ldr	r3, [r7, #20]
 8011c34:	6013      	str	r3, [r2, #0]
}
 8011c36:	bf00      	nop
 8011c38:	3718      	adds	r7, #24
 8011c3a:	46bd      	mov	sp, r7
 8011c3c:	bd80      	pop	{r7, pc}
 8011c3e:	bf00      	nop
 8011c40:	24002a3c 	.word	0x24002a3c
 8011c44:	24002a40 	.word	0x24002a40

08011c48 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011c48:	b580      	push	{r7, lr}
 8011c4a:	b082      	sub	sp, #8
 8011c4c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011c4e:	f000 f96b 	bl	8011f28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011c52:	4b15      	ldr	r3, [pc, #84]	@ (8011ca8 <prvCheckForValidListAndQueue+0x60>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d120      	bne.n	8011c9c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011c5a:	4814      	ldr	r0, [pc, #80]	@ (8011cac <prvCheckForValidListAndQueue+0x64>)
 8011c5c:	f7fd fcfe 	bl	800f65c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011c60:	4813      	ldr	r0, [pc, #76]	@ (8011cb0 <prvCheckForValidListAndQueue+0x68>)
 8011c62:	f7fd fcfb 	bl	800f65c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011c66:	4b13      	ldr	r3, [pc, #76]	@ (8011cb4 <prvCheckForValidListAndQueue+0x6c>)
 8011c68:	4a10      	ldr	r2, [pc, #64]	@ (8011cac <prvCheckForValidListAndQueue+0x64>)
 8011c6a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011c6c:	4b12      	ldr	r3, [pc, #72]	@ (8011cb8 <prvCheckForValidListAndQueue+0x70>)
 8011c6e:	4a10      	ldr	r2, [pc, #64]	@ (8011cb0 <prvCheckForValidListAndQueue+0x68>)
 8011c70:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011c72:	2300      	movs	r3, #0
 8011c74:	9300      	str	r3, [sp, #0]
 8011c76:	4b11      	ldr	r3, [pc, #68]	@ (8011cbc <prvCheckForValidListAndQueue+0x74>)
 8011c78:	4a11      	ldr	r2, [pc, #68]	@ (8011cc0 <prvCheckForValidListAndQueue+0x78>)
 8011c7a:	2110      	movs	r1, #16
 8011c7c:	200a      	movs	r0, #10
 8011c7e:	f7fd fe0b 	bl	800f898 <xQueueGenericCreateStatic>
 8011c82:	4603      	mov	r3, r0
 8011c84:	4a08      	ldr	r2, [pc, #32]	@ (8011ca8 <prvCheckForValidListAndQueue+0x60>)
 8011c86:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011c88:	4b07      	ldr	r3, [pc, #28]	@ (8011ca8 <prvCheckForValidListAndQueue+0x60>)
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d005      	beq.n	8011c9c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011c90:	4b05      	ldr	r3, [pc, #20]	@ (8011ca8 <prvCheckForValidListAndQueue+0x60>)
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	490b      	ldr	r1, [pc, #44]	@ (8011cc4 <prvCheckForValidListAndQueue+0x7c>)
 8011c96:	4618      	mov	r0, r3
 8011c98:	f7fe fc24 	bl	80104e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011c9c:	f000 f976 	bl	8011f8c <vPortExitCritical>
}
 8011ca0:	bf00      	nop
 8011ca2:	46bd      	mov	sp, r7
 8011ca4:	bd80      	pop	{r7, pc}
 8011ca6:	bf00      	nop
 8011ca8:	24002a44 	.word	0x24002a44
 8011cac:	24002a14 	.word	0x24002a14
 8011cb0:	24002a28 	.word	0x24002a28
 8011cb4:	24002a3c 	.word	0x24002a3c
 8011cb8:	24002a40 	.word	0x24002a40
 8011cbc:	24002af0 	.word	0x24002af0
 8011cc0:	24002a50 	.word	0x24002a50
 8011cc4:	08017b94 	.word	0x08017b94

08011cc8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011cc8:	b480      	push	{r7}
 8011cca:	b085      	sub	sp, #20
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	60f8      	str	r0, [r7, #12]
 8011cd0:	60b9      	str	r1, [r7, #8]
 8011cd2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	3b04      	subs	r3, #4
 8011cd8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011cda:	68fb      	ldr	r3, [r7, #12]
 8011cdc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011ce0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	3b04      	subs	r3, #4
 8011ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011ce8:	68bb      	ldr	r3, [r7, #8]
 8011cea:	f023 0201 	bic.w	r2, r3, #1
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	3b04      	subs	r3, #4
 8011cf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011cf8:	4a0c      	ldr	r2, [pc, #48]	@ (8011d2c <pxPortInitialiseStack+0x64>)
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	3b14      	subs	r3, #20
 8011d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011d04:	687a      	ldr	r2, [r7, #4]
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	3b04      	subs	r3, #4
 8011d0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	f06f 0202 	mvn.w	r2, #2
 8011d16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	3b20      	subs	r3, #32
 8011d1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011d1e:	68fb      	ldr	r3, [r7, #12]
}
 8011d20:	4618      	mov	r0, r3
 8011d22:	3714      	adds	r7, #20
 8011d24:	46bd      	mov	sp, r7
 8011d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2a:	4770      	bx	lr
 8011d2c:	08011d31 	.word	0x08011d31

08011d30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011d30:	b480      	push	{r7}
 8011d32:	b085      	sub	sp, #20
 8011d34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011d36:	2300      	movs	r3, #0
 8011d38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011d3a:	4b13      	ldr	r3, [pc, #76]	@ (8011d88 <prvTaskExitError+0x58>)
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011d42:	d00b      	beq.n	8011d5c <prvTaskExitError+0x2c>
	__asm volatile
 8011d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d48:	f383 8811 	msr	BASEPRI, r3
 8011d4c:	f3bf 8f6f 	isb	sy
 8011d50:	f3bf 8f4f 	dsb	sy
 8011d54:	60fb      	str	r3, [r7, #12]
}
 8011d56:	bf00      	nop
 8011d58:	bf00      	nop
 8011d5a:	e7fd      	b.n	8011d58 <prvTaskExitError+0x28>
	__asm volatile
 8011d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d60:	f383 8811 	msr	BASEPRI, r3
 8011d64:	f3bf 8f6f 	isb	sy
 8011d68:	f3bf 8f4f 	dsb	sy
 8011d6c:	60bb      	str	r3, [r7, #8]
}
 8011d6e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011d70:	bf00      	nop
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d0fc      	beq.n	8011d72 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011d78:	bf00      	nop
 8011d7a:	bf00      	nop
 8011d7c:	3714      	adds	r7, #20
 8011d7e:	46bd      	mov	sp, r7
 8011d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d84:	4770      	bx	lr
 8011d86:	bf00      	nop
 8011d88:	24000010 	.word	0x24000010
 8011d8c:	00000000 	.word	0x00000000

08011d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011d90:	4b07      	ldr	r3, [pc, #28]	@ (8011db0 <pxCurrentTCBConst2>)
 8011d92:	6819      	ldr	r1, [r3, #0]
 8011d94:	6808      	ldr	r0, [r1, #0]
 8011d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d9a:	f380 8809 	msr	PSP, r0
 8011d9e:	f3bf 8f6f 	isb	sy
 8011da2:	f04f 0000 	mov.w	r0, #0
 8011da6:	f380 8811 	msr	BASEPRI, r0
 8011daa:	4770      	bx	lr
 8011dac:	f3af 8000 	nop.w

08011db0 <pxCurrentTCBConst2>:
 8011db0:	24002514 	.word	0x24002514
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011db4:	bf00      	nop
 8011db6:	bf00      	nop

08011db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011db8:	4808      	ldr	r0, [pc, #32]	@ (8011ddc <prvPortStartFirstTask+0x24>)
 8011dba:	6800      	ldr	r0, [r0, #0]
 8011dbc:	6800      	ldr	r0, [r0, #0]
 8011dbe:	f380 8808 	msr	MSP, r0
 8011dc2:	f04f 0000 	mov.w	r0, #0
 8011dc6:	f380 8814 	msr	CONTROL, r0
 8011dca:	b662      	cpsie	i
 8011dcc:	b661      	cpsie	f
 8011dce:	f3bf 8f4f 	dsb	sy
 8011dd2:	f3bf 8f6f 	isb	sy
 8011dd6:	df00      	svc	0
 8011dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011dda:	bf00      	nop
 8011ddc:	e000ed08 	.word	0xe000ed08

08011de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b086      	sub	sp, #24
 8011de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011de6:	4b47      	ldr	r3, [pc, #284]	@ (8011f04 <xPortStartScheduler+0x124>)
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	4a47      	ldr	r2, [pc, #284]	@ (8011f08 <xPortStartScheduler+0x128>)
 8011dec:	4293      	cmp	r3, r2
 8011dee:	d10b      	bne.n	8011e08 <xPortStartScheduler+0x28>
	__asm volatile
 8011df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011df4:	f383 8811 	msr	BASEPRI, r3
 8011df8:	f3bf 8f6f 	isb	sy
 8011dfc:	f3bf 8f4f 	dsb	sy
 8011e00:	60fb      	str	r3, [r7, #12]
}
 8011e02:	bf00      	nop
 8011e04:	bf00      	nop
 8011e06:	e7fd      	b.n	8011e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011e08:	4b3e      	ldr	r3, [pc, #248]	@ (8011f04 <xPortStartScheduler+0x124>)
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	4a3f      	ldr	r2, [pc, #252]	@ (8011f0c <xPortStartScheduler+0x12c>)
 8011e0e:	4293      	cmp	r3, r2
 8011e10:	d10b      	bne.n	8011e2a <xPortStartScheduler+0x4a>
	__asm volatile
 8011e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e16:	f383 8811 	msr	BASEPRI, r3
 8011e1a:	f3bf 8f6f 	isb	sy
 8011e1e:	f3bf 8f4f 	dsb	sy
 8011e22:	613b      	str	r3, [r7, #16]
}
 8011e24:	bf00      	nop
 8011e26:	bf00      	nop
 8011e28:	e7fd      	b.n	8011e26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011e2a:	4b39      	ldr	r3, [pc, #228]	@ (8011f10 <xPortStartScheduler+0x130>)
 8011e2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011e2e:	697b      	ldr	r3, [r7, #20]
 8011e30:	781b      	ldrb	r3, [r3, #0]
 8011e32:	b2db      	uxtb	r3, r3
 8011e34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011e36:	697b      	ldr	r3, [r7, #20]
 8011e38:	22ff      	movs	r2, #255	@ 0xff
 8011e3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011e3c:	697b      	ldr	r3, [r7, #20]
 8011e3e:	781b      	ldrb	r3, [r3, #0]
 8011e40:	b2db      	uxtb	r3, r3
 8011e42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011e44:	78fb      	ldrb	r3, [r7, #3]
 8011e46:	b2db      	uxtb	r3, r3
 8011e48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011e4c:	b2da      	uxtb	r2, r3
 8011e4e:	4b31      	ldr	r3, [pc, #196]	@ (8011f14 <xPortStartScheduler+0x134>)
 8011e50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011e52:	4b31      	ldr	r3, [pc, #196]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011e54:	2207      	movs	r2, #7
 8011e56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011e58:	e009      	b.n	8011e6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	3b01      	subs	r3, #1
 8011e60:	4a2d      	ldr	r2, [pc, #180]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011e62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011e64:	78fb      	ldrb	r3, [r7, #3]
 8011e66:	b2db      	uxtb	r3, r3
 8011e68:	005b      	lsls	r3, r3, #1
 8011e6a:	b2db      	uxtb	r3, r3
 8011e6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011e6e:	78fb      	ldrb	r3, [r7, #3]
 8011e70:	b2db      	uxtb	r3, r3
 8011e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011e76:	2b80      	cmp	r3, #128	@ 0x80
 8011e78:	d0ef      	beq.n	8011e5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011e7a:	4b27      	ldr	r3, [pc, #156]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	f1c3 0307 	rsb	r3, r3, #7
 8011e82:	2b04      	cmp	r3, #4
 8011e84:	d00b      	beq.n	8011e9e <xPortStartScheduler+0xbe>
	__asm volatile
 8011e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e8a:	f383 8811 	msr	BASEPRI, r3
 8011e8e:	f3bf 8f6f 	isb	sy
 8011e92:	f3bf 8f4f 	dsb	sy
 8011e96:	60bb      	str	r3, [r7, #8]
}
 8011e98:	bf00      	nop
 8011e9a:	bf00      	nop
 8011e9c:	e7fd      	b.n	8011e9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	021b      	lsls	r3, r3, #8
 8011ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011ea6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011eb0:	4a19      	ldr	r2, [pc, #100]	@ (8011f18 <xPortStartScheduler+0x138>)
 8011eb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	b2da      	uxtb	r2, r3
 8011eb8:	697b      	ldr	r3, [r7, #20]
 8011eba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011ebc:	4b17      	ldr	r3, [pc, #92]	@ (8011f1c <xPortStartScheduler+0x13c>)
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	4a16      	ldr	r2, [pc, #88]	@ (8011f1c <xPortStartScheduler+0x13c>)
 8011ec2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011ec6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011ec8:	4b14      	ldr	r3, [pc, #80]	@ (8011f1c <xPortStartScheduler+0x13c>)
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	4a13      	ldr	r2, [pc, #76]	@ (8011f1c <xPortStartScheduler+0x13c>)
 8011ece:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011ed2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011ed4:	f000 f8da 	bl	801208c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011ed8:	4b11      	ldr	r3, [pc, #68]	@ (8011f20 <xPortStartScheduler+0x140>)
 8011eda:	2200      	movs	r2, #0
 8011edc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011ede:	f000 f8f9 	bl	80120d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011ee2:	4b10      	ldr	r3, [pc, #64]	@ (8011f24 <xPortStartScheduler+0x144>)
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8011f24 <xPortStartScheduler+0x144>)
 8011ee8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011eec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011eee:	f7ff ff63 	bl	8011db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011ef2:	f7fe ff2f 	bl	8010d54 <vTaskSwitchContext>
	prvTaskExitError();
 8011ef6:	f7ff ff1b 	bl	8011d30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011efa:	2300      	movs	r3, #0
}
 8011efc:	4618      	mov	r0, r3
 8011efe:	3718      	adds	r7, #24
 8011f00:	46bd      	mov	sp, r7
 8011f02:	bd80      	pop	{r7, pc}
 8011f04:	e000ed00 	.word	0xe000ed00
 8011f08:	410fc271 	.word	0x410fc271
 8011f0c:	410fc270 	.word	0x410fc270
 8011f10:	e000e400 	.word	0xe000e400
 8011f14:	24002b40 	.word	0x24002b40
 8011f18:	24002b44 	.word	0x24002b44
 8011f1c:	e000ed20 	.word	0xe000ed20
 8011f20:	24000010 	.word	0x24000010
 8011f24:	e000ef34 	.word	0xe000ef34

08011f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011f28:	b480      	push	{r7}
 8011f2a:	b083      	sub	sp, #12
 8011f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8011f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f32:	f383 8811 	msr	BASEPRI, r3
 8011f36:	f3bf 8f6f 	isb	sy
 8011f3a:	f3bf 8f4f 	dsb	sy
 8011f3e:	607b      	str	r3, [r7, #4]
}
 8011f40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011f42:	4b10      	ldr	r3, [pc, #64]	@ (8011f84 <vPortEnterCritical+0x5c>)
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	3301      	adds	r3, #1
 8011f48:	4a0e      	ldr	r2, [pc, #56]	@ (8011f84 <vPortEnterCritical+0x5c>)
 8011f4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8011f84 <vPortEnterCritical+0x5c>)
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	2b01      	cmp	r3, #1
 8011f52:	d110      	bne.n	8011f76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011f54:	4b0c      	ldr	r3, [pc, #48]	@ (8011f88 <vPortEnterCritical+0x60>)
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	b2db      	uxtb	r3, r3
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d00b      	beq.n	8011f76 <vPortEnterCritical+0x4e>
	__asm volatile
 8011f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f62:	f383 8811 	msr	BASEPRI, r3
 8011f66:	f3bf 8f6f 	isb	sy
 8011f6a:	f3bf 8f4f 	dsb	sy
 8011f6e:	603b      	str	r3, [r7, #0]
}
 8011f70:	bf00      	nop
 8011f72:	bf00      	nop
 8011f74:	e7fd      	b.n	8011f72 <vPortEnterCritical+0x4a>
	}
}
 8011f76:	bf00      	nop
 8011f78:	370c      	adds	r7, #12
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f80:	4770      	bx	lr
 8011f82:	bf00      	nop
 8011f84:	24000010 	.word	0x24000010
 8011f88:	e000ed04 	.word	0xe000ed04

08011f8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011f8c:	b480      	push	{r7}
 8011f8e:	b083      	sub	sp, #12
 8011f90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011f92:	4b12      	ldr	r3, [pc, #72]	@ (8011fdc <vPortExitCritical+0x50>)
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d10b      	bne.n	8011fb2 <vPortExitCritical+0x26>
	__asm volatile
 8011f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f9e:	f383 8811 	msr	BASEPRI, r3
 8011fa2:	f3bf 8f6f 	isb	sy
 8011fa6:	f3bf 8f4f 	dsb	sy
 8011faa:	607b      	str	r3, [r7, #4]
}
 8011fac:	bf00      	nop
 8011fae:	bf00      	nop
 8011fb0:	e7fd      	b.n	8011fae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8011fdc <vPortExitCritical+0x50>)
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	3b01      	subs	r3, #1
 8011fb8:	4a08      	ldr	r2, [pc, #32]	@ (8011fdc <vPortExitCritical+0x50>)
 8011fba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011fbc:	4b07      	ldr	r3, [pc, #28]	@ (8011fdc <vPortExitCritical+0x50>)
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d105      	bne.n	8011fd0 <vPortExitCritical+0x44>
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011fc8:	683b      	ldr	r3, [r7, #0]
 8011fca:	f383 8811 	msr	BASEPRI, r3
}
 8011fce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011fd0:	bf00      	nop
 8011fd2:	370c      	adds	r7, #12
 8011fd4:	46bd      	mov	sp, r7
 8011fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fda:	4770      	bx	lr
 8011fdc:	24000010 	.word	0x24000010

08011fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011fe0:	f3ef 8009 	mrs	r0, PSP
 8011fe4:	f3bf 8f6f 	isb	sy
 8011fe8:	4b15      	ldr	r3, [pc, #84]	@ (8012040 <pxCurrentTCBConst>)
 8011fea:	681a      	ldr	r2, [r3, #0]
 8011fec:	f01e 0f10 	tst.w	lr, #16
 8011ff0:	bf08      	it	eq
 8011ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ffa:	6010      	str	r0, [r2, #0]
 8011ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012000:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8012004:	f380 8811 	msr	BASEPRI, r0
 8012008:	f3bf 8f4f 	dsb	sy
 801200c:	f3bf 8f6f 	isb	sy
 8012010:	f7fe fea0 	bl	8010d54 <vTaskSwitchContext>
 8012014:	f04f 0000 	mov.w	r0, #0
 8012018:	f380 8811 	msr	BASEPRI, r0
 801201c:	bc09      	pop	{r0, r3}
 801201e:	6819      	ldr	r1, [r3, #0]
 8012020:	6808      	ldr	r0, [r1, #0]
 8012022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012026:	f01e 0f10 	tst.w	lr, #16
 801202a:	bf08      	it	eq
 801202c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012030:	f380 8809 	msr	PSP, r0
 8012034:	f3bf 8f6f 	isb	sy
 8012038:	4770      	bx	lr
 801203a:	bf00      	nop
 801203c:	f3af 8000 	nop.w

08012040 <pxCurrentTCBConst>:
 8012040:	24002514 	.word	0x24002514
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012044:	bf00      	nop
 8012046:	bf00      	nop

08012048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012048:	b580      	push	{r7, lr}
 801204a:	b082      	sub	sp, #8
 801204c:	af00      	add	r7, sp, #0
	__asm volatile
 801204e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012052:	f383 8811 	msr	BASEPRI, r3
 8012056:	f3bf 8f6f 	isb	sy
 801205a:	f3bf 8f4f 	dsb	sy
 801205e:	607b      	str	r3, [r7, #4]
}
 8012060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012062:	f7fe fdbd 	bl	8010be0 <xTaskIncrementTick>
 8012066:	4603      	mov	r3, r0
 8012068:	2b00      	cmp	r3, #0
 801206a:	d003      	beq.n	8012074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801206c:	4b06      	ldr	r3, [pc, #24]	@ (8012088 <xPortSysTickHandler+0x40>)
 801206e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012072:	601a      	str	r2, [r3, #0]
 8012074:	2300      	movs	r3, #0
 8012076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	f383 8811 	msr	BASEPRI, r3
}
 801207e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012080:	bf00      	nop
 8012082:	3708      	adds	r7, #8
 8012084:	46bd      	mov	sp, r7
 8012086:	bd80      	pop	{r7, pc}
 8012088:	e000ed04 	.word	0xe000ed04

0801208c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801208c:	b480      	push	{r7}
 801208e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012090:	4b0b      	ldr	r3, [pc, #44]	@ (80120c0 <vPortSetupTimerInterrupt+0x34>)
 8012092:	2200      	movs	r2, #0
 8012094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012096:	4b0b      	ldr	r3, [pc, #44]	@ (80120c4 <vPortSetupTimerInterrupt+0x38>)
 8012098:	2200      	movs	r2, #0
 801209a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801209c:	4b0a      	ldr	r3, [pc, #40]	@ (80120c8 <vPortSetupTimerInterrupt+0x3c>)
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	4a0a      	ldr	r2, [pc, #40]	@ (80120cc <vPortSetupTimerInterrupt+0x40>)
 80120a2:	fba2 2303 	umull	r2, r3, r2, r3
 80120a6:	099b      	lsrs	r3, r3, #6
 80120a8:	4a09      	ldr	r2, [pc, #36]	@ (80120d0 <vPortSetupTimerInterrupt+0x44>)
 80120aa:	3b01      	subs	r3, #1
 80120ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80120ae:	4b04      	ldr	r3, [pc, #16]	@ (80120c0 <vPortSetupTimerInterrupt+0x34>)
 80120b0:	2207      	movs	r2, #7
 80120b2:	601a      	str	r2, [r3, #0]
}
 80120b4:	bf00      	nop
 80120b6:	46bd      	mov	sp, r7
 80120b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120bc:	4770      	bx	lr
 80120be:	bf00      	nop
 80120c0:	e000e010 	.word	0xe000e010
 80120c4:	e000e018 	.word	0xe000e018
 80120c8:	24000000 	.word	0x24000000
 80120cc:	10624dd3 	.word	0x10624dd3
 80120d0:	e000e014 	.word	0xe000e014

080120d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80120d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80120e4 <vPortEnableVFP+0x10>
 80120d8:	6801      	ldr	r1, [r0, #0]
 80120da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80120de:	6001      	str	r1, [r0, #0]
 80120e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80120e2:	bf00      	nop
 80120e4:	e000ed88 	.word	0xe000ed88

080120e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80120e8:	b480      	push	{r7}
 80120ea:	b085      	sub	sp, #20
 80120ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80120ee:	f3ef 8305 	mrs	r3, IPSR
 80120f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80120f4:	68fb      	ldr	r3, [r7, #12]
 80120f6:	2b0f      	cmp	r3, #15
 80120f8:	d915      	bls.n	8012126 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80120fa:	4a18      	ldr	r2, [pc, #96]	@ (801215c <vPortValidateInterruptPriority+0x74>)
 80120fc:	68fb      	ldr	r3, [r7, #12]
 80120fe:	4413      	add	r3, r2
 8012100:	781b      	ldrb	r3, [r3, #0]
 8012102:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012104:	4b16      	ldr	r3, [pc, #88]	@ (8012160 <vPortValidateInterruptPriority+0x78>)
 8012106:	781b      	ldrb	r3, [r3, #0]
 8012108:	7afa      	ldrb	r2, [r7, #11]
 801210a:	429a      	cmp	r2, r3
 801210c:	d20b      	bcs.n	8012126 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801210e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012112:	f383 8811 	msr	BASEPRI, r3
 8012116:	f3bf 8f6f 	isb	sy
 801211a:	f3bf 8f4f 	dsb	sy
 801211e:	607b      	str	r3, [r7, #4]
}
 8012120:	bf00      	nop
 8012122:	bf00      	nop
 8012124:	e7fd      	b.n	8012122 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012126:	4b0f      	ldr	r3, [pc, #60]	@ (8012164 <vPortValidateInterruptPriority+0x7c>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801212e:	4b0e      	ldr	r3, [pc, #56]	@ (8012168 <vPortValidateInterruptPriority+0x80>)
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	429a      	cmp	r2, r3
 8012134:	d90b      	bls.n	801214e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8012136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801213a:	f383 8811 	msr	BASEPRI, r3
 801213e:	f3bf 8f6f 	isb	sy
 8012142:	f3bf 8f4f 	dsb	sy
 8012146:	603b      	str	r3, [r7, #0]
}
 8012148:	bf00      	nop
 801214a:	bf00      	nop
 801214c:	e7fd      	b.n	801214a <vPortValidateInterruptPriority+0x62>
	}
 801214e:	bf00      	nop
 8012150:	3714      	adds	r7, #20
 8012152:	46bd      	mov	sp, r7
 8012154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012158:	4770      	bx	lr
 801215a:	bf00      	nop
 801215c:	e000e3f0 	.word	0xe000e3f0
 8012160:	24002b40 	.word	0x24002b40
 8012164:	e000ed0c 	.word	0xe000ed0c
 8012168:	24002b44 	.word	0x24002b44

0801216c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b08a      	sub	sp, #40	@ 0x28
 8012170:	af00      	add	r7, sp, #0
 8012172:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012174:	2300      	movs	r3, #0
 8012176:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012178:	f7fe fc76 	bl	8010a68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801217c:	4b5c      	ldr	r3, [pc, #368]	@ (80122f0 <pvPortMalloc+0x184>)
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d101      	bne.n	8012188 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012184:	f000 f930 	bl	80123e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012188:	4b5a      	ldr	r3, [pc, #360]	@ (80122f4 <pvPortMalloc+0x188>)
 801218a:	681a      	ldr	r2, [r3, #0]
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	4013      	ands	r3, r2
 8012190:	2b00      	cmp	r3, #0
 8012192:	f040 8095 	bne.w	80122c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d01e      	beq.n	80121da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801219c:	2208      	movs	r2, #8
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	4413      	add	r3, r2
 80121a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	f003 0307 	and.w	r3, r3, #7
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d015      	beq.n	80121da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	f023 0307 	bic.w	r3, r3, #7
 80121b4:	3308      	adds	r3, #8
 80121b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	f003 0307 	and.w	r3, r3, #7
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d00b      	beq.n	80121da <pvPortMalloc+0x6e>
	__asm volatile
 80121c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121c6:	f383 8811 	msr	BASEPRI, r3
 80121ca:	f3bf 8f6f 	isb	sy
 80121ce:	f3bf 8f4f 	dsb	sy
 80121d2:	617b      	str	r3, [r7, #20]
}
 80121d4:	bf00      	nop
 80121d6:	bf00      	nop
 80121d8:	e7fd      	b.n	80121d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d06f      	beq.n	80122c0 <pvPortMalloc+0x154>
 80121e0:	4b45      	ldr	r3, [pc, #276]	@ (80122f8 <pvPortMalloc+0x18c>)
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	687a      	ldr	r2, [r7, #4]
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d86a      	bhi.n	80122c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80121ea:	4b44      	ldr	r3, [pc, #272]	@ (80122fc <pvPortMalloc+0x190>)
 80121ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80121ee:	4b43      	ldr	r3, [pc, #268]	@ (80122fc <pvPortMalloc+0x190>)
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80121f4:	e004      	b.n	8012200 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80121f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80121fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012202:	685b      	ldr	r3, [r3, #4]
 8012204:	687a      	ldr	r2, [r7, #4]
 8012206:	429a      	cmp	r2, r3
 8012208:	d903      	bls.n	8012212 <pvPortMalloc+0xa6>
 801220a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d1f1      	bne.n	80121f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012212:	4b37      	ldr	r3, [pc, #220]	@ (80122f0 <pvPortMalloc+0x184>)
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012218:	429a      	cmp	r2, r3
 801221a:	d051      	beq.n	80122c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801221c:	6a3b      	ldr	r3, [r7, #32]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	2208      	movs	r2, #8
 8012222:	4413      	add	r3, r2
 8012224:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012228:	681a      	ldr	r2, [r3, #0]
 801222a:	6a3b      	ldr	r3, [r7, #32]
 801222c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801222e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012230:	685a      	ldr	r2, [r3, #4]
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	1ad2      	subs	r2, r2, r3
 8012236:	2308      	movs	r3, #8
 8012238:	005b      	lsls	r3, r3, #1
 801223a:	429a      	cmp	r2, r3
 801223c:	d920      	bls.n	8012280 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801223e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	4413      	add	r3, r2
 8012244:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012246:	69bb      	ldr	r3, [r7, #24]
 8012248:	f003 0307 	and.w	r3, r3, #7
 801224c:	2b00      	cmp	r3, #0
 801224e:	d00b      	beq.n	8012268 <pvPortMalloc+0xfc>
	__asm volatile
 8012250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012254:	f383 8811 	msr	BASEPRI, r3
 8012258:	f3bf 8f6f 	isb	sy
 801225c:	f3bf 8f4f 	dsb	sy
 8012260:	613b      	str	r3, [r7, #16]
}
 8012262:	bf00      	nop
 8012264:	bf00      	nop
 8012266:	e7fd      	b.n	8012264 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801226a:	685a      	ldr	r2, [r3, #4]
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	1ad2      	subs	r2, r2, r3
 8012270:	69bb      	ldr	r3, [r7, #24]
 8012272:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012276:	687a      	ldr	r2, [r7, #4]
 8012278:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801227a:	69b8      	ldr	r0, [r7, #24]
 801227c:	f000 f916 	bl	80124ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012280:	4b1d      	ldr	r3, [pc, #116]	@ (80122f8 <pvPortMalloc+0x18c>)
 8012282:	681a      	ldr	r2, [r3, #0]
 8012284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012286:	685b      	ldr	r3, [r3, #4]
 8012288:	1ad3      	subs	r3, r2, r3
 801228a:	4a1b      	ldr	r2, [pc, #108]	@ (80122f8 <pvPortMalloc+0x18c>)
 801228c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801228e:	4b1a      	ldr	r3, [pc, #104]	@ (80122f8 <pvPortMalloc+0x18c>)
 8012290:	681a      	ldr	r2, [r3, #0]
 8012292:	4b1b      	ldr	r3, [pc, #108]	@ (8012300 <pvPortMalloc+0x194>)
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	429a      	cmp	r2, r3
 8012298:	d203      	bcs.n	80122a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801229a:	4b17      	ldr	r3, [pc, #92]	@ (80122f8 <pvPortMalloc+0x18c>)
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	4a18      	ldr	r2, [pc, #96]	@ (8012300 <pvPortMalloc+0x194>)
 80122a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80122a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122a4:	685a      	ldr	r2, [r3, #4]
 80122a6:	4b13      	ldr	r3, [pc, #76]	@ (80122f4 <pvPortMalloc+0x188>)
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	431a      	orrs	r2, r3
 80122ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80122b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122b2:	2200      	movs	r2, #0
 80122b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80122b6:	4b13      	ldr	r3, [pc, #76]	@ (8012304 <pvPortMalloc+0x198>)
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	3301      	adds	r3, #1
 80122bc:	4a11      	ldr	r2, [pc, #68]	@ (8012304 <pvPortMalloc+0x198>)
 80122be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80122c0:	f7fe fbe0 	bl	8010a84 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80122c4:	69fb      	ldr	r3, [r7, #28]
 80122c6:	f003 0307 	and.w	r3, r3, #7
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d00b      	beq.n	80122e6 <pvPortMalloc+0x17a>
	__asm volatile
 80122ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122d2:	f383 8811 	msr	BASEPRI, r3
 80122d6:	f3bf 8f6f 	isb	sy
 80122da:	f3bf 8f4f 	dsb	sy
 80122de:	60fb      	str	r3, [r7, #12]
}
 80122e0:	bf00      	nop
 80122e2:	bf00      	nop
 80122e4:	e7fd      	b.n	80122e2 <pvPortMalloc+0x176>
	return pvReturn;
 80122e6:	69fb      	ldr	r3, [r7, #28]
}
 80122e8:	4618      	mov	r0, r3
 80122ea:	3728      	adds	r7, #40	@ 0x28
 80122ec:	46bd      	mov	sp, r7
 80122ee:	bd80      	pop	{r7, pc}
 80122f0:	2400ab50 	.word	0x2400ab50
 80122f4:	2400ab64 	.word	0x2400ab64
 80122f8:	2400ab54 	.word	0x2400ab54
 80122fc:	2400ab48 	.word	0x2400ab48
 8012300:	2400ab58 	.word	0x2400ab58
 8012304:	2400ab5c 	.word	0x2400ab5c

08012308 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012308:	b580      	push	{r7, lr}
 801230a:	b086      	sub	sp, #24
 801230c:	af00      	add	r7, sp, #0
 801230e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	2b00      	cmp	r3, #0
 8012318:	d04f      	beq.n	80123ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801231a:	2308      	movs	r3, #8
 801231c:	425b      	negs	r3, r3
 801231e:	697a      	ldr	r2, [r7, #20]
 8012320:	4413      	add	r3, r2
 8012322:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012324:	697b      	ldr	r3, [r7, #20]
 8012326:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012328:	693b      	ldr	r3, [r7, #16]
 801232a:	685a      	ldr	r2, [r3, #4]
 801232c:	4b25      	ldr	r3, [pc, #148]	@ (80123c4 <vPortFree+0xbc>)
 801232e:	681b      	ldr	r3, [r3, #0]
 8012330:	4013      	ands	r3, r2
 8012332:	2b00      	cmp	r3, #0
 8012334:	d10b      	bne.n	801234e <vPortFree+0x46>
	__asm volatile
 8012336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801233a:	f383 8811 	msr	BASEPRI, r3
 801233e:	f3bf 8f6f 	isb	sy
 8012342:	f3bf 8f4f 	dsb	sy
 8012346:	60fb      	str	r3, [r7, #12]
}
 8012348:	bf00      	nop
 801234a:	bf00      	nop
 801234c:	e7fd      	b.n	801234a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801234e:	693b      	ldr	r3, [r7, #16]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d00b      	beq.n	801236e <vPortFree+0x66>
	__asm volatile
 8012356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801235a:	f383 8811 	msr	BASEPRI, r3
 801235e:	f3bf 8f6f 	isb	sy
 8012362:	f3bf 8f4f 	dsb	sy
 8012366:	60bb      	str	r3, [r7, #8]
}
 8012368:	bf00      	nop
 801236a:	bf00      	nop
 801236c:	e7fd      	b.n	801236a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801236e:	693b      	ldr	r3, [r7, #16]
 8012370:	685a      	ldr	r2, [r3, #4]
 8012372:	4b14      	ldr	r3, [pc, #80]	@ (80123c4 <vPortFree+0xbc>)
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	4013      	ands	r3, r2
 8012378:	2b00      	cmp	r3, #0
 801237a:	d01e      	beq.n	80123ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801237c:	693b      	ldr	r3, [r7, #16]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d11a      	bne.n	80123ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012384:	693b      	ldr	r3, [r7, #16]
 8012386:	685a      	ldr	r2, [r3, #4]
 8012388:	4b0e      	ldr	r3, [pc, #56]	@ (80123c4 <vPortFree+0xbc>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	43db      	mvns	r3, r3
 801238e:	401a      	ands	r2, r3
 8012390:	693b      	ldr	r3, [r7, #16]
 8012392:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012394:	f7fe fb68 	bl	8010a68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012398:	693b      	ldr	r3, [r7, #16]
 801239a:	685a      	ldr	r2, [r3, #4]
 801239c:	4b0a      	ldr	r3, [pc, #40]	@ (80123c8 <vPortFree+0xc0>)
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	4413      	add	r3, r2
 80123a2:	4a09      	ldr	r2, [pc, #36]	@ (80123c8 <vPortFree+0xc0>)
 80123a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80123a6:	6938      	ldr	r0, [r7, #16]
 80123a8:	f000 f880 	bl	80124ac <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80123ac:	4b07      	ldr	r3, [pc, #28]	@ (80123cc <vPortFree+0xc4>)
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	3301      	adds	r3, #1
 80123b2:	4a06      	ldr	r2, [pc, #24]	@ (80123cc <vPortFree+0xc4>)
 80123b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80123b6:	f7fe fb65 	bl	8010a84 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80123ba:	bf00      	nop
 80123bc:	3718      	adds	r7, #24
 80123be:	46bd      	mov	sp, r7
 80123c0:	bd80      	pop	{r7, pc}
 80123c2:	bf00      	nop
 80123c4:	2400ab64 	.word	0x2400ab64
 80123c8:	2400ab54 	.word	0x2400ab54
 80123cc:	2400ab60 	.word	0x2400ab60

080123d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80123d0:	b480      	push	{r7}
 80123d2:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80123d4:	4b03      	ldr	r3, [pc, #12]	@ (80123e4 <xPortGetFreeHeapSize+0x14>)
 80123d6:	681b      	ldr	r3, [r3, #0]
}
 80123d8:	4618      	mov	r0, r3
 80123da:	46bd      	mov	sp, r7
 80123dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123e0:	4770      	bx	lr
 80123e2:	bf00      	nop
 80123e4:	2400ab54 	.word	0x2400ab54

080123e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80123e8:	b480      	push	{r7}
 80123ea:	b085      	sub	sp, #20
 80123ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80123ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80123f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80123f4:	4b27      	ldr	r3, [pc, #156]	@ (8012494 <prvHeapInit+0xac>)
 80123f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	f003 0307 	and.w	r3, r3, #7
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d00c      	beq.n	801241c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	3307      	adds	r3, #7
 8012406:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	f023 0307 	bic.w	r3, r3, #7
 801240e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012410:	68ba      	ldr	r2, [r7, #8]
 8012412:	68fb      	ldr	r3, [r7, #12]
 8012414:	1ad3      	subs	r3, r2, r3
 8012416:	4a1f      	ldr	r2, [pc, #124]	@ (8012494 <prvHeapInit+0xac>)
 8012418:	4413      	add	r3, r2
 801241a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012420:	4a1d      	ldr	r2, [pc, #116]	@ (8012498 <prvHeapInit+0xb0>)
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012426:	4b1c      	ldr	r3, [pc, #112]	@ (8012498 <prvHeapInit+0xb0>)
 8012428:	2200      	movs	r2, #0
 801242a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	68ba      	ldr	r2, [r7, #8]
 8012430:	4413      	add	r3, r2
 8012432:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012434:	2208      	movs	r2, #8
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	1a9b      	subs	r3, r3, r2
 801243a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	f023 0307 	bic.w	r3, r3, #7
 8012442:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	4a15      	ldr	r2, [pc, #84]	@ (801249c <prvHeapInit+0xb4>)
 8012448:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801244a:	4b14      	ldr	r3, [pc, #80]	@ (801249c <prvHeapInit+0xb4>)
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	2200      	movs	r2, #0
 8012450:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012452:	4b12      	ldr	r3, [pc, #72]	@ (801249c <prvHeapInit+0xb4>)
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	2200      	movs	r2, #0
 8012458:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801245e:	683b      	ldr	r3, [r7, #0]
 8012460:	68fa      	ldr	r2, [r7, #12]
 8012462:	1ad2      	subs	r2, r2, r3
 8012464:	683b      	ldr	r3, [r7, #0]
 8012466:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012468:	4b0c      	ldr	r3, [pc, #48]	@ (801249c <prvHeapInit+0xb4>)
 801246a:	681a      	ldr	r2, [r3, #0]
 801246c:	683b      	ldr	r3, [r7, #0]
 801246e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	685b      	ldr	r3, [r3, #4]
 8012474:	4a0a      	ldr	r2, [pc, #40]	@ (80124a0 <prvHeapInit+0xb8>)
 8012476:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012478:	683b      	ldr	r3, [r7, #0]
 801247a:	685b      	ldr	r3, [r3, #4]
 801247c:	4a09      	ldr	r2, [pc, #36]	@ (80124a4 <prvHeapInit+0xbc>)
 801247e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012480:	4b09      	ldr	r3, [pc, #36]	@ (80124a8 <prvHeapInit+0xc0>)
 8012482:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8012486:	601a      	str	r2, [r3, #0]
}
 8012488:	bf00      	nop
 801248a:	3714      	adds	r7, #20
 801248c:	46bd      	mov	sp, r7
 801248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012492:	4770      	bx	lr
 8012494:	24002b48 	.word	0x24002b48
 8012498:	2400ab48 	.word	0x2400ab48
 801249c:	2400ab50 	.word	0x2400ab50
 80124a0:	2400ab58 	.word	0x2400ab58
 80124a4:	2400ab54 	.word	0x2400ab54
 80124a8:	2400ab64 	.word	0x2400ab64

080124ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80124ac:	b480      	push	{r7}
 80124ae:	b085      	sub	sp, #20
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80124b4:	4b28      	ldr	r3, [pc, #160]	@ (8012558 <prvInsertBlockIntoFreeList+0xac>)
 80124b6:	60fb      	str	r3, [r7, #12]
 80124b8:	e002      	b.n	80124c0 <prvInsertBlockIntoFreeList+0x14>
 80124ba:	68fb      	ldr	r3, [r7, #12]
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	60fb      	str	r3, [r7, #12]
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	687a      	ldr	r2, [r7, #4]
 80124c6:	429a      	cmp	r2, r3
 80124c8:	d8f7      	bhi.n	80124ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	685b      	ldr	r3, [r3, #4]
 80124d2:	68ba      	ldr	r2, [r7, #8]
 80124d4:	4413      	add	r3, r2
 80124d6:	687a      	ldr	r2, [r7, #4]
 80124d8:	429a      	cmp	r2, r3
 80124da:	d108      	bne.n	80124ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	685a      	ldr	r2, [r3, #4]
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	685b      	ldr	r3, [r3, #4]
 80124e4:	441a      	add	r2, r3
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	685b      	ldr	r3, [r3, #4]
 80124f6:	68ba      	ldr	r2, [r7, #8]
 80124f8:	441a      	add	r2, r3
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	429a      	cmp	r2, r3
 8012500:	d118      	bne.n	8012534 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	681a      	ldr	r2, [r3, #0]
 8012506:	4b15      	ldr	r3, [pc, #84]	@ (801255c <prvInsertBlockIntoFreeList+0xb0>)
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	429a      	cmp	r2, r3
 801250c:	d00d      	beq.n	801252a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	685a      	ldr	r2, [r3, #4]
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	685b      	ldr	r3, [r3, #4]
 8012518:	441a      	add	r2, r3
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	681a      	ldr	r2, [r3, #0]
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	601a      	str	r2, [r3, #0]
 8012528:	e008      	b.n	801253c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801252a:	4b0c      	ldr	r3, [pc, #48]	@ (801255c <prvInsertBlockIntoFreeList+0xb0>)
 801252c:	681a      	ldr	r2, [r3, #0]
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	601a      	str	r2, [r3, #0]
 8012532:	e003      	b.n	801253c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012534:	68fb      	ldr	r3, [r7, #12]
 8012536:	681a      	ldr	r2, [r3, #0]
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801253c:	68fa      	ldr	r2, [r7, #12]
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	429a      	cmp	r2, r3
 8012542:	d002      	beq.n	801254a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	687a      	ldr	r2, [r7, #4]
 8012548:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801254a:	bf00      	nop
 801254c:	3714      	adds	r7, #20
 801254e:	46bd      	mov	sp, r7
 8012550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012554:	4770      	bx	lr
 8012556:	bf00      	nop
 8012558:	2400ab48 	.word	0x2400ab48
 801255c:	2400ab50 	.word	0x2400ab50

08012560 <_ZL8CN_Delayv>:
{
 8012560:	b480      	push	{r7}
 8012562:	b085      	sub	sp, #20
 8012564:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8012566:	2300      	movs	r3, #0
 8012568:	60bb      	str	r3, [r7, #8]
 801256a:	e00e      	b.n	801258a <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 801256c:	2300      	movs	r3, #0
 801256e:	607b      	str	r3, [r7, #4]
 8012570:	e005      	b.n	801257e <_ZL8CN_Delayv+0x1e>
			++cnt;
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	3301      	adds	r3, #1
 8012576:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	3301      	adds	r3, #1
 801257c:	607b      	str	r3, [r7, #4]
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	2b09      	cmp	r3, #9
 8012582:	d9f6      	bls.n	8012572 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8012584:	68bb      	ldr	r3, [r7, #8]
 8012586:	3301      	adds	r3, #1
 8012588:	60bb      	str	r3, [r7, #8]
 801258a:	68bb      	ldr	r3, [r7, #8]
 801258c:	4a04      	ldr	r2, [pc, #16]	@ (80125a0 <_ZL8CN_Delayv+0x40>)
 801258e:	4293      	cmp	r3, r2
 8012590:	d9ec      	bls.n	801256c <_ZL8CN_Delayv+0xc>
}
 8012592:	bf00      	nop
 8012594:	bf00      	nop
 8012596:	3714      	adds	r7, #20
 8012598:	46bd      	mov	sp, r7
 801259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801259e:	4770      	bx	lr
 80125a0:	000f423f 	.word	0x000f423f

080125a4 <_ZL14CN_ReportFault11eErrorCodes>:
{
 80125a4:	b580      	push	{r7, lr}
 80125a6:	b084      	sub	sp, #16
 80125a8:	af00      	add	r7, sp, #0
 80125aa:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80125ac:	f7fe fa5c 	bl	8010a68 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	f003 0301 	and.w	r3, r3, #1
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d005      	beq.n	80125ca <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80125be:	2200      	movs	r2, #0
 80125c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80125c4:	481a      	ldr	r0, [pc, #104]	@ (8012630 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80125c6:	f7f6 ffa1 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	f003 0302 	and.w	r3, r3, #2
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d005      	beq.n	80125e0 <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80125d4:	2200      	movs	r2, #0
 80125d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80125da:	4815      	ldr	r0, [pc, #84]	@ (8012630 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80125dc:	f7f6 ff96 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80125e0:	68fb      	ldr	r3, [r7, #12]
 80125e2:	f003 0304 	and.w	r3, r3, #4
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d005      	beq.n	80125f6 <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80125ea:	2200      	movs	r2, #0
 80125ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80125f0:	4810      	ldr	r0, [pc, #64]	@ (8012634 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80125f2:	f7f6 ff8b 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	f003 0308 	and.w	r3, r3, #8
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d005      	beq.n	801260c <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8012600:	2200      	movs	r2, #0
 8012602:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8012606:	480b      	ldr	r0, [pc, #44]	@ (8012634 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8012608:	f7f6 ff80 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 801260c:	f7ff ffa8 	bl	8012560 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 8012610:	2201      	movs	r2, #1
 8012612:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8012616:	4806      	ldr	r0, [pc, #24]	@ (8012630 <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8012618:	f7f6 ff78 	bl	800950c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 801261c:	2201      	movs	r2, #1
 801261e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8012622:	4804      	ldr	r0, [pc, #16]	@ (8012634 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8012624:	f7f6 ff72 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8012628:	f7ff ff9a 	bl	8012560 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 801262c:	e7c2      	b.n	80125b4 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 801262e:	bf00      	nop
 8012630:	58020400 	.word	0x58020400
 8012634:	58021400 	.word	0x58021400

08012638 <_ZN12CasualNoises14tADSR_SettingsC1Ev>:
	float		holdTime2		{ 0.0f };
	float		decayTime		{ 0.0f };
	float		sustainLevel	{ 0.0f };
	float		releaseTime		{ 0.0f };
	float		cycleTime		{ 0.0f };
} tADSR_Settings;
 8012638:	b480      	push	{r7}
 801263a:	b083      	sub	sp, #12
 801263c:	af00      	add	r7, sp, #0
 801263e:	6078      	str	r0, [r7, #4]
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	2201      	movs	r2, #1
 8012644:	601a      	str	r2, [r3, #0]
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	f04f 0200 	mov.w	r2, #0
 801264c:	605a      	str	r2, [r3, #4]
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	f04f 0200 	mov.w	r2, #0
 8012654:	609a      	str	r2, [r3, #8]
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	f04f 0200 	mov.w	r2, #0
 801265c:	60da      	str	r2, [r3, #12]
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	f04f 0200 	mov.w	r2, #0
 8012664:	611a      	str	r2, [r3, #16]
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	f04f 0200 	mov.w	r2, #0
 801266c:	615a      	str	r2, [r3, #20]
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	f04f 0200 	mov.w	r2, #0
 8012674:	619a      	str	r2, [r3, #24]
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	f04f 0200 	mov.w	r2, #0
 801267c:	61da      	str	r2, [r3, #28]
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	4618      	mov	r0, r3
 8012682:	370c      	adds	r7, #12
 8012684:	46bd      	mov	sp, r7
 8012686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801268a:	4770      	bx	lr

0801268c <_ZN12CasualNoises4ADSRC1Ef>:
	//==============================================================================
	//          ADSR()
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	ADSR(float sampleRate)
 801268c:	b580      	push	{r7, lr}
 801268e:	b082      	sub	sp, #8
 8012690:	af00      	add	r7, sp, #0
 8012692:	6078      	str	r0, [r7, #4]
 8012694:	ed87 0a00 	vstr	s0, [r7]
	: mSampleRate (sampleRate)
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	683a      	ldr	r2, [r7, #0]
 801269c:	601a      	str	r2, [r3, #0]
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	2201      	movs	r2, #1
 80126a2:	605a      	str	r2, [r3, #4]
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	2201      	movs	r2, #1
 80126a8:	609a      	str	r2, [r3, #8]
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	2200      	movs	r2, #0
 80126ae:	60da      	str	r2, [r3, #12]
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	2200      	movs	r2, #0
 80126b4:	611a      	str	r2, [r3, #16]
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	2200      	movs	r2, #0
 80126ba:	615a      	str	r2, [r3, #20]
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	2200      	movs	r2, #0
 80126c0:	619a      	str	r2, [r3, #24]
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	f04f 0200 	mov.w	r2, #0
 80126c8:	61da      	str	r2, [r3, #28]
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	2200      	movs	r2, #0
 80126ce:	621a      	str	r2, [r3, #32]
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	2200      	movs	r2, #0
 80126d4:	625a      	str	r2, [r3, #36]	@ 0x24
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	2200      	movs	r2, #0
 80126da:	629a      	str	r2, [r3, #40]	@ 0x28
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	332c      	adds	r3, #44	@ 0x2c
 80126e0:	4618      	mov	r0, r3
 80126e2:	f7ff ffa9 	bl	8012638 <_ZN12CasualNoises14tADSR_SettingsC1Ev>
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	2200      	movs	r2, #0
 80126ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	2200      	movs	r2, #0
 80126f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2200      	movs	r2, #0
 80126fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	2200      	movs	r2, #0
 8012702:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	f04f 0200 	mov.w	r2, #0
 801270c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	f04f 0200 	mov.w	r2, #0
 8012716:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	{
		mStateTable[0] = eADSR_State::waiting;
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	2201      	movs	r2, #1
 801271e:	64da      	str	r2, [r3, #76]	@ 0x4c

	};
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	4618      	mov	r0, r3
 8012724:	3708      	adds	r7, #8
 8012726:	46bd      	mov	sp, r7
 8012728:	bd80      	pop	{r7, pc}
	...

0801272c <_ZN12CasualNoises4ADSR13handleTriggerEv>:
	//==============================================================================
	//          handleTrigger()
	//
	//  CasualNoises    25/07/2025  First implementation
	//==============================================================================
	void handleTrigger() noexcept
 801272c:	b480      	push	{r7}
 801272e:	b083      	sub	sp, #12
 8012730:	af00      	add	r7, sp, #0
 8012732:	6078      	str	r0, [r7, #4]
	{

		// When waiting, just start...
		if (mADSR_State == eADSR_State::waiting)
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	689b      	ldr	r3, [r3, #8]
 8012738:	2b01      	cmp	r3, #1
 801273a:	d104      	bne.n	8012746 <_ZN12CasualNoises4ADSR13handleTriggerEv+0x1a>
		{
			mResetCycle = true;
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	2201      	movs	r2, #1
 8012740:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
			return;
 8012744:	e069      	b.n	801281a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
		}

		// Else, act according the envelop type
		switch (mADSR_Type)
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	685b      	ldr	r3, [r3, #4]
 801274a:	2b03      	cmp	r3, #3
 801274c:	d865      	bhi.n	801281a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
 801274e:	a201      	add	r2, pc, #4	@ (adr r2, 8012754 <_ZN12CasualNoises4ADSR13handleTriggerEv+0x28>)
 8012750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012754:	08012765 	.word	0x08012765
 8012758:	080127a5 	.word	0x080127a5
 801275c:	08012813 	.word	0x08012813
 8012760:	08012765 	.word	0x08012765
		{
		case eADSR_Type::cyclic:
		case eADSR_Type::oneShot:
			if (mADSR_State == eADSR_State::waiting)
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	689b      	ldr	r3, [r3, #8]
 8012768:	2b01      	cmp	r3, #1
 801276a:	d110      	bne.n	801278e <_ZN12CasualNoises4ADSR13handleTriggerEv+0x62>
			{
				mADSR_State		= mStateTable[0];
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	609a      	str	r2, [r3, #8]
				mValueIncrement = mValueIncrementTable[0];
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				mStateCountDown = mFirstStateCountDown;
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012784:	461a      	mov	r2, r3
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
			}
			else
			{
				mValueIncrement += 0;						// Why do we come here???
			}
			break;
 801278c:	e045      	b.n	801281a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
				mValueIncrement += 0;						// Why do we come here???
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8012794:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8012824 <_ZN12CasualNoises4ADSR13handleTriggerEv+0xf8>
 8012798:	ee77 7a87 	vadd.f32	s15, s15, s14
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
			break;
 80127a2:	e03a      	b.n	801281a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
		case eADSR_Type::triggerOff:
			if (mADSR_State == eADSR_State::sustain)
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	689b      	ldr	r3, [r3, #8]
 80127a8:	2b06      	cmp	r3, #6
 80127aa:	d118      	bne.n	80127de <_ZN12CasualNoises4ADSR13handleTriggerEv+0xb2>
			{
				mCurrentStateIndex += 1;
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80127b2:	1c5a      	adds	r2, r3, #1
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
				mValueIncrement = mValueIncrementTable[mCurrentStateIndex];
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80127c0:	687a      	ldr	r2, [r7, #4]
 80127c2:	331a      	adds	r3, #26
 80127c4:	009b      	lsls	r3, r3, #2
 80127c6:	4413      	add	r3, r2
 80127c8:	681a      	ldr	r2, [r3, #0]
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
				mStateCountDown = mReleaseTime;
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127d4:	461a      	mov	r2, r3
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80127dc:	e003      	b.n	80127e6 <_ZN12CasualNoises4ADSR13handleTriggerEv+0xba>
			}
			else										// ToDo what to do on a trigger when not in sustain state???
			{
				mResetCycle = true;
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	2201      	movs	r2, #1
 80127e2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
			}
			mADSR_State 	= mStateTable[mCurrentStateIndex];
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80127ec:	687a      	ldr	r2, [r7, #4]
 80127ee:	3312      	adds	r3, #18
 80127f0:	009b      	lsls	r3, r3, #2
 80127f2:	4413      	add	r3, r2
 80127f4:	685a      	ldr	r2, [r3, #4]
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	609a      	str	r2, [r3, #8]
			mValueIncrement	= mValueIncrementTable[mCurrentStateIndex];
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012800:	687a      	ldr	r2, [r7, #4]
 8012802:	331a      	adds	r3, #26
 8012804:	009b      	lsls	r3, r3, #2
 8012806:	4413      	add	r3, r2
 8012808:	681a      	ldr	r2, [r3, #0]
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			break;
 8012810:	e003      	b.n	801281a <_ZN12CasualNoises4ADSR13handleTriggerEv+0xee>
		case eADSR_Type::retrigger:
			mCurrentStateIndex = 0;
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	2200      	movs	r2, #0
 8012816:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

		}
	}
 801281a:	370c      	adds	r7, #12
 801281c:	46bd      	mov	sp, r7
 801281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012822:	4770      	bx	lr
 8012824:	00000000 	.word	0x00000000

08012828 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE>:
	//==============================================================================
	//          updateSettings()
	//
	//  CasualNoises    25/07/2025  First implementation
	//==============================================================================
	void updateSettings(tADSR_Settings* settings) noexcept
 8012828:	b4b0      	push	{r4, r5, r7}
 801282a:	b085      	sub	sp, #20
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
 8012830:	6039      	str	r1, [r7, #0]
	{
		mADSR_Type		= settings->type;
 8012832:	683b      	ldr	r3, [r7, #0]
 8012834:	681a      	ldr	r2, [r3, #0]
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	605a      	str	r2, [r3, #4]
		mHoldTime1		= settings->holdTime1 	 * mSampleRate;
 801283a:	683b      	ldr	r3, [r7, #0]
 801283c:	ed93 7a01 	vldr	s14, [r3, #4]
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	edd3 7a00 	vldr	s15, [r3]
 8012846:	ee67 7a27 	vmul.f32	s15, s14, s15
 801284a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801284e:	ee17 2a90 	vmov	r2, s15
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	60da      	str	r2, [r3, #12]
		mAttackTime		= settings->attackTime	 * mSampleRate;
 8012856:	683b      	ldr	r3, [r7, #0]
 8012858:	ed93 7a02 	vldr	s14, [r3, #8]
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	edd3 7a00 	vldr	s15, [r3]
 8012862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801286a:	ee17 2a90 	vmov	r2, s15
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	611a      	str	r2, [r3, #16]
		mHoldTime2		= settings->holdTime2	 * mSampleRate;
 8012872:	683b      	ldr	r3, [r7, #0]
 8012874:	ed93 7a03 	vldr	s14, [r3, #12]
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	edd3 7a00 	vldr	s15, [r3]
 801287e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012882:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012886:	ee17 2a90 	vmov	r2, s15
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	615a      	str	r2, [r3, #20]
		mDecayTime		= settings->decayTime	 * mSampleRate;
 801288e:	683b      	ldr	r3, [r7, #0]
 8012890:	ed93 7a04 	vldr	s14, [r3, #16]
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	edd3 7a00 	vldr	s15, [r3]
 801289a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801289e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80128a2:	ee17 2a90 	vmov	r2, s15
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	619a      	str	r2, [r3, #24]
		mSustainLevel	= settings->sustainLevel;
 80128aa:	683b      	ldr	r3, [r7, #0]
 80128ac:	695a      	ldr	r2, [r3, #20]
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	61da      	str	r2, [r3, #28]
		mReleaseTime	= settings->releaseTime	 * mSampleRate;
 80128b2:	683b      	ldr	r3, [r7, #0]
 80128b4:	ed93 7a06 	vldr	s14, [r3, #24]
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	edd3 7a00 	vldr	s15, [r3]
 80128be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80128c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80128c6:	ee17 2a90 	vmov	r2, s15
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	625a      	str	r2, [r3, #36]	@ 0x24
		mCycleTime		= settings->cycleTime	 * mSampleRate;
 80128ce:	683b      	ldr	r3, [r7, #0]
 80128d0:	ed93 7a07 	vldr	s14, [r3, #28]
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	edd3 7a00 	vldr	s15, [r3]
 80128da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80128de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80128e2:	ee17 2a90 	vmov	r2, s15
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	629a      	str	r2, [r3, #40]	@ 0x28
		mSettings		= *settings;
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	683a      	ldr	r2, [r7, #0]
 80128ee:	f103 042c 	add.w	r4, r3, #44	@ 0x2c
 80128f2:	4615      	mov	r5, r2
 80128f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80128f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80128f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80128fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		// Calculate sustain time
		uint32_t sum = mHoldTime1 + mAttackTime + mHoldTime2 + mDecayTime + mReleaseTime;
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	68da      	ldr	r2, [r3, #12]
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	691b      	ldr	r3, [r3, #16]
 8012908:	441a      	add	r2, r3
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	695b      	ldr	r3, [r3, #20]
 801290e:	441a      	add	r2, r3
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	699b      	ldr	r3, [r3, #24]
 8012914:	441a      	add	r2, r3
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801291a:	4413      	add	r3, r2
 801291c:	60fb      	str	r3, [r7, #12]
		if (sum >= mCycleTime)
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012922:	68fa      	ldr	r2, [r7, #12]
 8012924:	429a      	cmp	r2, r3
 8012926:	d303      	bcc.n	8012930 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x108>
		{
			mSustainTime = 0;
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	2200      	movs	r2, #0
 801292c:	621a      	str	r2, [r3, #32]
 801292e:	e01a      	b.n	8012966 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x13e>
		} else if ((mADSR_Type == eADSR_Type::cyclic) || (mADSR_Type == eADSR_Type::oneShot))
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	685b      	ldr	r3, [r3, #4]
 8012934:	2b03      	cmp	r3, #3
 8012936:	d003      	beq.n	8012940 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x118>
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	685b      	ldr	r3, [r3, #4]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d10e      	bne.n	801295e <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x136>
		{
			if (mSustainLevel > 0.0f)
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	edd3 7a07 	vldr	s15, [r3, #28]
 8012946:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801294a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801294e:	dd0a      	ble.n	8012966 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x13e>
				mSustainTime = mCycleTime - sum;
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	1ad2      	subs	r2, r2, r3
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	621a      	str	r2, [r3, #32]
			if (mSustainLevel > 0.0f)
 801295c:	e003      	b.n	8012966 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x13e>
		} else
		{
			mSustainTime = 0xffffffff;
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012964:	621a      	str	r2, [r3, #32]
		}

		if (mReleaseTime == 0.0f)
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801296a:	ee07 3a90 	vmov	s15, r3
 801296e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012972:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801297a:	d129      	bne.n	80129d0 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x1a8>
		{
			mReleaseTime += 0.01f * mSampleRate;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012980:	ee07 3a90 	vmov	s15, r3
 8012984:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	edd3 7a00 	vldr	s15, [r3]
 801298e:	eddf 6aac 	vldr	s13, [pc, #688]	@ 8012c40 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x418>
 8012992:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012996:	ee77 7a27 	vadd.f32	s15, s14, s15
 801299a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801299e:	ee17 2a90 	vmov	r2, s15
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	625a      	str	r2, [r3, #36]	@ 0x24
			mSustainTime -= 0.01f * mSampleRate;
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	6a1b      	ldr	r3, [r3, #32]
 80129aa:	ee07 3a90 	vmov	s15, r3
 80129ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	edd3 7a00 	vldr	s15, [r3]
 80129b8:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8012c40 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x418>
 80129bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80129c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80129c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80129c8:	ee17 2a90 	vmov	r2, s15
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	621a      	str	r2, [r3, #32]
		}

		// Recalculate state table
		mFirstStateCountDown = 0;
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	2200      	movs	r2, #0
 80129d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		mCurrentStateIndex = 0;
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	2200      	movs	r2, #0
 80129dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		if (mHoldTime1 > 0)
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	68db      	ldr	r3, [r3, #12]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d01e      	beq.n	8012a26 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x1fe>
		{
			mStateTable[mCurrentStateIndex]     = eADSR_State::hold1;
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80129ee:	687a      	ldr	r2, [r7, #4]
 80129f0:	3312      	adds	r3, #18
 80129f2:	009b      	lsls	r3, r3, #2
 80129f4:	4413      	add	r3, r2
 80129f6:	2202      	movs	r2, #2
 80129f8:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 0.0f;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a00:	687a      	ldr	r2, [r7, #4]
 8012a02:	331a      	adds	r3, #26
 8012a04:	009b      	lsls	r3, r3, #2
 8012a06:	4413      	add	r3, r2
 8012a08:	f04f 0200 	mov.w	r2, #0
 8012a0c:	601a      	str	r2, [r3, #0]
			mFirstStateCountDown = mHoldTime1;
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	68da      	ldr	r2, [r3, #12]
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a1e:	1c5a      	adds	r2, r3, #1
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mAttackTime > 0)
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	691b      	ldr	r3, [r3, #16]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d02c      	beq.n	8012a88 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x260>
		{
			mStateTable[mCurrentStateIndex]     = eADSR_State::attack;
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a34:	687a      	ldr	r2, [r7, #4]
 8012a36:	3312      	adds	r3, #18
 8012a38:	009b      	lsls	r3, r3, #2
 8012a3a:	4413      	add	r3, r2
 8012a3c:	2203      	movs	r2, #3
 8012a3e:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 1.0f / mAttackTime;
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	691b      	ldr	r3, [r3, #16]
 8012a44:	ee07 3a90 	vmov	s15, r3
 8012a48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012a56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012a5a:	687a      	ldr	r2, [r7, #4]
 8012a5c:	331a      	adds	r3, #26
 8012a5e:	009b      	lsls	r3, r3, #2
 8012a60:	4413      	add	r3, r2
 8012a62:	edc3 7a00 	vstr	s15, [r3]
			if (mFirstStateCountDown == 0)
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d104      	bne.n	8012a7a <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x252>
				mFirstStateCountDown = mAttackTime;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	691a      	ldr	r2, [r3, #16]
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a80:	1c5a      	adds	r2, r3, #1
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mHoldTime2 > 0)
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	695b      	ldr	r3, [r3, #20]
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	d023      	beq.n	8012ad8 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x2b0>
		{
			mStateTable[mCurrentStateIndex] 	= eADSR_State::hold2;
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012a96:	687a      	ldr	r2, [r7, #4]
 8012a98:	3312      	adds	r3, #18
 8012a9a:	009b      	lsls	r3, r3, #2
 8012a9c:	4413      	add	r3, r2
 8012a9e:	2204      	movs	r2, #4
 8012aa0:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 0.0f ;
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012aa8:	687a      	ldr	r2, [r7, #4]
 8012aaa:	331a      	adds	r3, #26
 8012aac:	009b      	lsls	r3, r3, #2
 8012aae:	4413      	add	r3, r2
 8012ab0:	f04f 0200 	mov.w	r2, #0
 8012ab4:	601a      	str	r2, [r3, #0]
			if (mFirstStateCountDown == 0)
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d104      	bne.n	8012aca <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x2a2>
				mFirstStateCountDown = mHoldTime2;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	695a      	ldr	r2, [r3, #20]
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ad0:	1c5a      	adds	r2, r3, #1
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mDecayTime > 0)
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	699b      	ldr	r3, [r3, #24]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d031      	beq.n	8012b44 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x31c>
		{
			mStateTable[mCurrentStateIndex] = eADSR_State::decay;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ae6:	687a      	ldr	r2, [r7, #4]
 8012ae8:	3312      	adds	r3, #18
 8012aea:	009b      	lsls	r3, r3, #2
 8012aec:	4413      	add	r3, r2
 8012aee:	2205      	movs	r2, #5
 8012af0:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = (mSustainLevel - 1.0f) / mDecayTime;
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	edd3 7a07 	vldr	s15, [r3, #28]
 8012af8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012afc:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	699b      	ldr	r3, [r3, #24]
 8012b04:	ee07 3a90 	vmov	s15, r3
 8012b08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012b12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012b16:	687a      	ldr	r2, [r7, #4]
 8012b18:	331a      	adds	r3, #26
 8012b1a:	009b      	lsls	r3, r3, #2
 8012b1c:	4413      	add	r3, r2
 8012b1e:	edc3 7a00 	vstr	s15, [r3]
			if (mFirstStateCountDown == 0)
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d104      	bne.n	8012b36 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x30e>
				mFirstStateCountDown = mDecayTime;
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	699a      	ldr	r2, [r3, #24]
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012b3c:	1c5a      	adds	r2, r3, #1
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mSustainTime > 0)
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	6a1b      	ldr	r3, [r3, #32]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d023      	beq.n	8012b94 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x36c>
		{
			mStateTable[mCurrentStateIndex] = eADSR_State::sustain;
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012b52:	687a      	ldr	r2, [r7, #4]
 8012b54:	3312      	adds	r3, #18
 8012b56:	009b      	lsls	r3, r3, #2
 8012b58:	4413      	add	r3, r2
 8012b5a:	2206      	movs	r2, #6
 8012b5c:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = 0.0f ;
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012b64:	687a      	ldr	r2, [r7, #4]
 8012b66:	331a      	adds	r3, #26
 8012b68:	009b      	lsls	r3, r3, #2
 8012b6a:	4413      	add	r3, r2
 8012b6c:	f04f 0200 	mov.w	r2, #0
 8012b70:	601a      	str	r2, [r3, #0]
			if (mFirstStateCountDown == 0)
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	d104      	bne.n	8012b86 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x35e>
				mFirstStateCountDown = mSustainTime;
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	6a1a      	ldr	r2, [r3, #32]
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012b8c:	1c5a      	adds	r2, r3, #1
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		if (mReleaseTime > 0)
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d02f      	beq.n	8012bfc <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x3d4>
		{
			mStateTable[mCurrentStateIndex] = eADSR_State::release;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012ba2:	687a      	ldr	r2, [r7, #4]
 8012ba4:	3312      	adds	r3, #18
 8012ba6:	009b      	lsls	r3, r3, #2
 8012ba8:	4413      	add	r3, r2
 8012baa:	2207      	movs	r2, #7
 8012bac:	605a      	str	r2, [r3, #4]
			mValueIncrementTable[mCurrentStateIndex] = (mSustainLevel / mReleaseTime) * -1.0f;
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	edd3 6a07 	vldr	s13, [r3, #28]
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012bb8:	ee07 3a90 	vmov	s15, r3
 8012bbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012bca:	eef1 7a67 	vneg.f32	s15, s15
 8012bce:	687a      	ldr	r2, [r7, #4]
 8012bd0:	331a      	adds	r3, #26
 8012bd2:	009b      	lsls	r3, r3, #2
 8012bd4:	4413      	add	r3, r2
 8012bd6:	edc3 7a00 	vstr	s15, [r3]
			if (mFirstStateCountDown == 0)
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d104      	bne.n	8012bee <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE+0x3c6>
				mFirstStateCountDown = mReleaseTime;
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
			mCurrentStateIndex += 1;
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012bf4:	1c5a      	adds	r2, r3, #1
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		}
		mStateTable[mCurrentStateIndex] = eADSR_State::waiting;
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012c02:	687a      	ldr	r2, [r7, #4]
 8012c04:	3312      	adds	r3, #18
 8012c06:	009b      	lsls	r3, r3, #2
 8012c08:	4413      	add	r3, r2
 8012c0a:	2201      	movs	r2, #1
 8012c0c:	605a      	str	r2, [r3, #4]
		mValueIncrementTable[mCurrentStateIndex] = 0.0f;
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012c14:	687a      	ldr	r2, [r7, #4]
 8012c16:	331a      	adds	r3, #26
 8012c18:	009b      	lsls	r3, r3, #2
 8012c1a:	4413      	add	r3, r2
 8012c1c:	f04f 0200 	mov.w	r2, #0
 8012c20:	601a      	str	r2, [r3, #0]
		mCurrentStateIndex	= 0;
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	2200      	movs	r2, #0
 8012c26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		mCurrentValue		= 0.0f;
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	f04f 0200 	mov.w	r2, #0
 8012c30:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	}
 8012c34:	bf00      	nop
 8012c36:	3714      	adds	r7, #20
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	bcb0      	pop	{r4, r5, r7}
 8012c3c:	4770      	bx	lr
 8012c3e:	bf00      	nop
 8012c40:	3c23d70a 	.word	0x3c23d70a

08012c44 <_ZN12CasualNoises14AudioProcessorC1Ev>:
namespace CasualNoises
{

class AudioBuffer;

class AudioProcessor
 8012c44:	b480      	push	{r7}
 8012c46:	b083      	sub	sp, #12
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
 8012c4c:	4a04      	ldr	r2, [pc, #16]	@ (8012c60 <_ZN12CasualNoises14AudioProcessorC1Ev+0x1c>)
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	601a      	str	r2, [r3, #0]
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	4618      	mov	r0, r3
 8012c56:	370c      	adds	r7, #12
 8012c58:	46bd      	mov	sp, r7
 8012c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c5e:	4770      	bx	lr
 8012c60:	08017f80 	.word	0x08017f80

08012c64 <_ZN12CasualNoises17PulsarSynthEngineC1Ev>:
class PulsarSynth;
class Wavetable_LFO;
class PulsarSynthEngine : public AudioProcessor
{
public:
	 PulsarSynthEngine() = default;
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b082      	sub	sp, #8
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	4618      	mov	r0, r3
 8012c70:	f7ff ffe8 	bl	8012c44 <_ZN12CasualNoises14AudioProcessorC1Ev>
 8012c74:	4a0a      	ldr	r2, [pc, #40]	@ (8012ca0 <_ZN12CasualNoises17PulsarSynthEngineC1Ev+0x3c>)
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	601a      	str	r2, [r3, #0]
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	f04f 0200 	mov.w	r2, #0
 8012c80:	605a      	str	r2, [r3, #4]
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	2200      	movs	r2, #0
 8012c86:	609a      	str	r2, [r3, #8]
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	2200      	movs	r2, #0
 8012c8c:	60da      	str	r2, [r3, #12]
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	2200      	movs	r2, #0
 8012c92:	611a      	str	r2, [r3, #16]
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	4618      	mov	r0, r3
 8012c98:	3708      	adds	r7, #8
 8012c9a:	46bd      	mov	sp, r7
 8012c9c:	bd80      	pop	{r7, pc}
 8012c9e:	bf00      	nop
 8012ca0:	08017fd4 	.word	0x08017fd4

08012ca4 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv>:
//==============================================================================
void SouthSideAudioProcessor::prepareToPlay (
		float sampleRate,
		uint32_t maximumExpectedSamplesPerBlock,
		void* inSynthParams)
{
 8012ca4:	b590      	push	{r4, r7, lr}
 8012ca6:	b08d      	sub	sp, #52	@ 0x34
 8012ca8:	af00      	add	r7, sp, #0
 8012caa:	60f8      	str	r0, [r7, #12]
 8012cac:	ed87 0a02 	vstr	s0, [r7, #8]
 8012cb0:	6079      	str	r1, [r7, #4]
 8012cb2:	603a      	str	r2, [r7, #0]

	mPulsarSynthEnginePtr = new PulsarSynthEngine;
 8012cb4:	2014      	movs	r0, #20
 8012cb6:	f001 fba7 	bl	8014408 <_Znwj>
 8012cba:	4603      	mov	r3, r0
 8012cbc:	461c      	mov	r4, r3
 8012cbe:	4620      	mov	r0, r4
 8012cc0:	f7ff ffd0 	bl	8012c64 <_ZN12CasualNoises17PulsarSynthEngineC1Ev>
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	605c      	str	r4, [r3, #4]
	mPulsarSynthEnginePtr->prepareToPlay(sampleRate, maximumExpectedSamplesPerBlock, inSynthParams);
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	6858      	ldr	r0, [r3, #4]
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	685b      	ldr	r3, [r3, #4]
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	683a      	ldr	r2, [r7, #0]
 8012cd6:	6879      	ldr	r1, [r7, #4]
 8012cd8:	ed97 0a02 	vldr	s0, [r7, #8]
 8012cdc:	4798      	blx	r3

	mADSR_Ptr = new ADSR(sampleRate);
 8012cde:	209c      	movs	r0, #156	@ 0x9c
 8012ce0:	f001 fb92 	bl	8014408 <_Znwj>
 8012ce4:	4603      	mov	r3, r0
 8012ce6:	461c      	mov	r4, r3
 8012ce8:	ed97 0a02 	vldr	s0, [r7, #8]
 8012cec:	4620      	mov	r0, r4
 8012cee:	f7ff fccd 	bl	801268c <_ZN12CasualNoises4ADSRC1Ef>
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	609c      	str	r4, [r3, #8]
	tADSR_Settings adsrSettings;
 8012cf6:	f107 0310 	add.w	r3, r7, #16
 8012cfa:	2220      	movs	r2, #32
 8012cfc:	2100      	movs	r1, #0
 8012cfe:	4618      	mov	r0, r3
 8012d00:	f002 fe4e 	bl	80159a0 <memset>
 8012d04:	2301      	movs	r3, #1
 8012d06:	613b      	str	r3, [r7, #16]
	adsrSettings.type 		  = eADSR_Type::oneShot;
 8012d08:	2300      	movs	r3, #0
 8012d0a:	613b      	str	r3, [r7, #16]
	adsrSettings.holdTime1	  = 0.0f;
 8012d0c:	f04f 0300 	mov.w	r3, #0
 8012d10:	617b      	str	r3, [r7, #20]
	adsrSettings.attackTime	  = 0.05f;
 8012d12:	4b0c      	ldr	r3, [pc, #48]	@ (8012d44 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa0>)
 8012d14:	61bb      	str	r3, [r7, #24]
	adsrSettings.holdTime2	  = 0.02f;
 8012d16:	4b0c      	ldr	r3, [pc, #48]	@ (8012d48 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa4>)
 8012d18:	61fb      	str	r3, [r7, #28]
	adsrSettings.decayTime	  = 0.05f;
 8012d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8012d44 <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa0>)
 8012d1c:	623b      	str	r3, [r7, #32]
	adsrSettings.sustainLevel = 0.1f;
 8012d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8012d4c <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa8>)
 8012d20:	627b      	str	r3, [r7, #36]	@ 0x24
	adsrSettings.releaseTime  = 0.0f;
 8012d22:	f04f 0300 	mov.w	r3, #0
 8012d26:	62bb      	str	r3, [r7, #40]	@ 0x28
	adsrSettings.cycleTime	  = 0.1f;
 8012d28:	4b08      	ldr	r3, [pc, #32]	@ (8012d4c <_ZN12CasualNoises23SouthSideAudioProcessor13prepareToPlayEfmPv+0xa8>)
 8012d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	mADSR_Ptr->updateSettings(&adsrSettings);
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	689b      	ldr	r3, [r3, #8]
 8012d30:	f107 0210 	add.w	r2, r7, #16
 8012d34:	4611      	mov	r1, r2
 8012d36:	4618      	mov	r0, r3
 8012d38:	f7ff fd76 	bl	8012828 <_ZN12CasualNoises4ADSR14updateSettingsEPNS_14tADSR_SettingsE>

}
 8012d3c:	bf00      	nop
 8012d3e:	3734      	adds	r7, #52	@ 0x34
 8012d40:	46bd      	mov	sp, r7
 8012d42:	bd90      	pop	{r4, r7, pc}
 8012d44:	3d4ccccd 	.word	0x3d4ccccd
 8012d48:	3ca3d70a 	.word	0x3ca3d70a
 8012d4c:	3dcccccd 	.word	0x3dcccccd

08012d50 <_ZN12CasualNoises23SouthSideAudioProcessor16releaseResourcesEv>:
// This method is called after the last call to processBlock()
//
//  CasualNoises    13/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::releaseResources()
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b082      	sub	sp, #8
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	6078      	str	r0, [r7, #4]
	mPulsarSynthEnginePtr->releaseResources();
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	685a      	ldr	r2, [r3, #4]
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	685b      	ldr	r3, [r3, #4]
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	3304      	adds	r3, #4
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	4610      	mov	r0, r2
 8012d68:	4798      	blx	r3
}
 8012d6a:	bf00      	nop
 8012d6c:	3708      	adds	r7, #8
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}
	...

08012d74 <__tcf_0>:
//==============================================================================
void SouthSideAudioProcessor::process_ADC_data(uint16_t* ptr)
{

	// Update picth
	static Average<uint32_t> pitchAverage(10);
 8012d74:	b580      	push	{r7, lr}
 8012d76:	af00      	add	r7, sp, #0
 8012d78:	4801      	ldr	r0, [pc, #4]	@ (8012d80 <__tcf_0+0xc>)
 8012d7a:	f000 f9d2 	bl	8013122 <_ZN12CasualNoises7AverageImED1Ev>
 8012d7e:	bd80      	pop	{r7, pc}
 8012d80:	2400ab6c 	.word	0x2400ab6c

08012d84 <__tcf_1>:
	float voltage = cn_map<float>((float)pa, 0.0f, 63200.0f, 0.0f, 10.0f);
	float frequency = 8.1758 * pow(2.0, voltage);
	setFrequency(frequency * pow(2.0, 4));

	// CV1 -> trigger adsr
	static Average<uint32_t> cv1_Average(10);
 8012d84:	b580      	push	{r7, lr}
 8012d86:	af00      	add	r7, sp, #0
 8012d88:	4801      	ldr	r0, [pc, #4]	@ (8012d90 <__tcf_1+0xc>)
 8012d8a:	f000 f9ca 	bl	8013122 <_ZN12CasualNoises7AverageImED1Ev>
 8012d8e:	bd80      	pop	{r7, pc}
 8012d90:	2400ab80 	.word	0x2400ab80
 8012d94:	00000000 	.word	0x00000000

08012d98 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt>:
{
 8012d98:	b580      	push	{r7, lr}
 8012d9a:	ed2d 8b02 	vpush	{d8}
 8012d9e:	b088      	sub	sp, #32
 8012da0:	af00      	add	r7, sp, #0
 8012da2:	6078      	str	r0, [r7, #4]
 8012da4:	6039      	str	r1, [r7, #0]
	static Average<uint32_t> pitchAverage(10);
 8012da6:	4b5c      	ldr	r3, [pc, #368]	@ (8012f18 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x180>)
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	f3bf 8f5b 	dmb	ish
 8012dae:	f003 0301 	and.w	r3, r3, #1
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	bf0c      	ite	eq
 8012db6:	2301      	moveq	r3, #1
 8012db8:	2300      	movne	r3, #0
 8012dba:	b2db      	uxtb	r3, r3
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d014      	beq.n	8012dea <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x52>
 8012dc0:	4855      	ldr	r0, [pc, #340]	@ (8012f18 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x180>)
 8012dc2:	f001 fb12 	bl	80143ea <__cxa_guard_acquire>
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	bf14      	ite	ne
 8012dcc:	2301      	movne	r3, #1
 8012dce:	2300      	moveq	r3, #0
 8012dd0:	b2db      	uxtb	r3, r3
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d009      	beq.n	8012dea <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x52>
 8012dd6:	210a      	movs	r1, #10
 8012dd8:	4850      	ldr	r0, [pc, #320]	@ (8012f1c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x184>)
 8012dda:	f000 f969 	bl	80130b0 <_ZN12CasualNoises7AverageImEC1Em>
 8012dde:	4850      	ldr	r0, [pc, #320]	@ (8012f20 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x188>)
 8012de0:	f001 ffd4 	bl	8014d8c <atexit>
 8012de4:	484c      	ldr	r0, [pc, #304]	@ (8012f18 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x180>)
 8012de6:	f001 fb0c 	bl	8014402 <__cxa_guard_release>
	uint32_t pitch = (uint32_t)ptr[0];
 8012dea:	683b      	ldr	r3, [r7, #0]
 8012dec:	881b      	ldrh	r3, [r3, #0]
 8012dee:	61fb      	str	r3, [r7, #28]
	uint32_t pa = pitchAverage.nextAverage(pitch);
 8012df0:	69f9      	ldr	r1, [r7, #28]
 8012df2:	484a      	ldr	r0, [pc, #296]	@ (8012f1c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x184>)
 8012df4:	f000 f9a6 	bl	8013144 <_ZN12CasualNoises7AverageImE11nextAverageEm>
 8012df8:	61b8      	str	r0, [r7, #24]
	float voltage = cn_map<float>((float)pa, 0.0f, 63200.0f, 0.0f, 10.0f);
 8012dfa:	69bb      	ldr	r3, [r7, #24]
 8012dfc:	ee07 3a90 	vmov	s15, r3
 8012e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012e04:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8012e08:	eddf 1a46 	vldr	s3, [pc, #280]	@ 8012f24 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x18c>
 8012e0c:	ed9f 1a46 	vldr	s2, [pc, #280]	@ 8012f28 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x190>
 8012e10:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8012f24 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x18c>
 8012e14:	eeb0 0a67 	vmov.f32	s0, s15
 8012e18:	f7ed fe9e 	bl	8000b58 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8012e1c:	ed87 0a05 	vstr	s0, [r7, #20]
	float frequency = 8.1758 * pow(2.0, voltage);
 8012e20:	ed97 1a05 	vldr	s2, [r7, #20]
 8012e24:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8012e28:	f000 f9c3 	bl	80131b2 <_ZSt3powIdfEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8012e2c:	eeb0 7b40 	vmov.f64	d7, d0
 8012e30:	ed9f 6b37 	vldr	d6, [pc, #220]	@ 8012f10 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x178>
 8012e34:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012e38:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8012e3c:	edc7 7a04 	vstr	s15, [r7, #16]
	setFrequency(frequency * pow(2.0, 4));
 8012e40:	edd7 7a04 	vldr	s15, [r7, #16]
 8012e44:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8012e48:	2004      	movs	r0, #4
 8012e4a:	eeb0 0b00 	vmov.f64	d0, #0	@ 0x40000000  2.0
 8012e4e:	f000 f9c8 	bl	80131e2 <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8012e52:	eeb0 7b40 	vmov.f64	d7, d0
 8012e56:	ee28 7b07 	vmul.f64	d7, d8, d7
 8012e5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8012e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8012e62:	6878      	ldr	r0, [r7, #4]
 8012e64:	f000 f913 	bl	801308e <_ZN12CasualNoises23SouthSideAudioProcessor12setFrequencyEf>
	static Average<uint32_t> cv1_Average(10);
 8012e68:	4b30      	ldr	r3, [pc, #192]	@ (8012f2c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x194>)
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	f3bf 8f5b 	dmb	ish
 8012e70:	f003 0301 	and.w	r3, r3, #1
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	bf0c      	ite	eq
 8012e78:	2301      	moveq	r3, #1
 8012e7a:	2300      	movne	r3, #0
 8012e7c:	b2db      	uxtb	r3, r3
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d014      	beq.n	8012eac <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x114>
 8012e82:	482a      	ldr	r0, [pc, #168]	@ (8012f2c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x194>)
 8012e84:	f001 fab1 	bl	80143ea <__cxa_guard_acquire>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	bf14      	ite	ne
 8012e8e:	2301      	movne	r3, #1
 8012e90:	2300      	moveq	r3, #0
 8012e92:	b2db      	uxtb	r3, r3
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d009      	beq.n	8012eac <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x114>
 8012e98:	210a      	movs	r1, #10
 8012e9a:	4825      	ldr	r0, [pc, #148]	@ (8012f30 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x198>)
 8012e9c:	f000 f908 	bl	80130b0 <_ZN12CasualNoises7AverageImEC1Em>
 8012ea0:	4824      	ldr	r0, [pc, #144]	@ (8012f34 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x19c>)
 8012ea2:	f001 ff73 	bl	8014d8c <atexit>
 8012ea6:	4821      	ldr	r0, [pc, #132]	@ (8012f2c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x194>)
 8012ea8:	f001 faab 	bl	8014402 <__cxa_guard_release>
	uint32_t cv_1 = (uint32_t)ptr[1];
 8012eac:	683b      	ldr	r3, [r7, #0]
 8012eae:	3302      	adds	r3, #2
 8012eb0:	881b      	ldrh	r3, [r3, #0]
 8012eb2:	60fb      	str	r3, [r7, #12]
	uint32_t cv_1a = cv1_Average.nextAverage(cv_1);
 8012eb4:	68f9      	ldr	r1, [r7, #12]
 8012eb6:	481e      	ldr	r0, [pc, #120]	@ (8012f30 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x198>)
 8012eb8:	f000 f944 	bl	8013144 <_ZN12CasualNoises7AverageImE11nextAverageEm>
 8012ebc:	60b8      	str	r0, [r7, #8]

	static bool waitTriggerOn 	= true;
	static bool waitTriggerOff	= false;
	if (waitTriggerOn && (cv_1a < 0x4000))
 8012ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8012f38 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a0>)
 8012ec0:	781b      	ldrb	r3, [r3, #0]
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d00e      	beq.n	8012ee4 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x14c>
 8012ec6:	68bb      	ldr	r3, [r7, #8]
 8012ec8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012ecc:	d20a      	bcs.n	8012ee4 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x14c>
	{
		waitTriggerOn	= false;
 8012ece:	4b1a      	ldr	r3, [pc, #104]	@ (8012f38 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a0>)
 8012ed0:	2200      	movs	r2, #0
 8012ed2:	701a      	strb	r2, [r3, #0]
		waitTriggerOff	= true;
 8012ed4:	4b19      	ldr	r3, [pc, #100]	@ (8012f3c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a4>)
 8012ed6:	2201      	movs	r2, #1
 8012ed8:	701a      	strb	r2, [r3, #0]
		mADSR_Ptr->handleTrigger();
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	689b      	ldr	r3, [r3, #8]
 8012ede:	4618      	mov	r0, r3
 8012ee0:	f7ff fc24 	bl	801272c <_ZN12CasualNoises4ADSR13handleTriggerEv>
	}
	if (waitTriggerOff && (cv_1a > 0x8000))
 8012ee4:	4b15      	ldr	r3, [pc, #84]	@ (8012f3c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a4>)
 8012ee6:	781b      	ldrb	r3, [r3, #0]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d009      	beq.n	8012f00 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x168>
 8012eec:	68bb      	ldr	r3, [r7, #8]
 8012eee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012ef2:	d905      	bls.n	8012f00 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x168>
	{
		waitTriggerOn	= true;
 8012ef4:	4b10      	ldr	r3, [pc, #64]	@ (8012f38 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a0>)
 8012ef6:	2201      	movs	r2, #1
 8012ef8:	701a      	strb	r2, [r3, #0]
		waitTriggerOff	= false;
 8012efa:	4b10      	ldr	r3, [pc, #64]	@ (8012f3c <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt+0x1a4>)
 8012efc:	2200      	movs	r2, #0
 8012efe:	701a      	strb	r2, [r3, #0]
	}

}
 8012f00:	bf00      	nop
 8012f02:	3720      	adds	r7, #32
 8012f04:	46bd      	mov	sp, r7
 8012f06:	ecbd 8b02 	vpop	{d8}
 8012f0a:	bd80      	pop	{r7, pc}
 8012f0c:	f3af 8000 	nop.w
 8012f10:	7525460b 	.word	0x7525460b
 8012f14:	40205a02 	.word	0x40205a02
 8012f18:	2400ab7c 	.word	0x2400ab7c
 8012f1c:	2400ab6c 	.word	0x2400ab6c
 8012f20:	08012d75 	.word	0x08012d75
 8012f24:	00000000 	.word	0x00000000
 8012f28:	4776e000 	.word	0x4776e000
 8012f2c:	2400ab90 	.word	0x2400ab90
 8012f30:	2400ab80 	.word	0x2400ab80
 8012f34:	08012d85 	.word	0x08012d85
 8012f38:	24000020 	.word	0x24000020
 8012f3c:	2400ab94 	.word	0x2400ab94

08012f40 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh>:
// Process incoming NerveNet data
//
//  CasualNoises    20/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::processNerveNetData(uint32_t threadNo, uint32_t size, uint8_t* ptr)
{
 8012f40:	b590      	push	{r4, r7, lr}
 8012f42:	b089      	sub	sp, #36	@ 0x24
 8012f44:	af00      	add	r7, sp, #0
 8012f46:	60f8      	str	r0, [r7, #12]
 8012f48:	60b9      	str	r1, [r7, #8]
 8012f4a:	607a      	str	r2, [r7, #4]
 8012f4c:	603b      	str	r3, [r7, #0]

//	CasualNoises::NerveNetSlaveThread* threadPtr = gNerveNetSlaveThreadPtr[threadNo];

	// Handle all events
	while (size > 0)
 8012f4e:	e03d      	b.n	8012fcc <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x8c>
	{

		tNerveNetMessageHeader* headerPtr	  = (tNerveNetMessageHeader*)ptr;
 8012f50:	683b      	ldr	r3, [r7, #0]
 8012f52:	61fb      	str	r3, [r7, #28]
		eSynthEngineMessageType messageType   = (eSynthEngineMessageType)headerPtr->messageTag;
 8012f54:	69fb      	ldr	r3, [r7, #28]
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	61bb      	str	r3, [r7, #24]
		uint32_t				messageLength = headerPtr->messageLength;
 8012f5a:	69fb      	ldr	r3, [r7, #28]
 8012f5c:	685b      	ldr	r3, [r3, #4]
 8012f5e:	617b      	str	r3, [r7, #20]

		switch (messageType)
 8012f60:	69bb      	ldr	r3, [r7, #24]
 8012f62:	3b01      	subs	r3, #1
 8012f64:	2b06      	cmp	r3, #6
 8012f66:	d824      	bhi.n	8012fb2 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x72>
 8012f68:	a201      	add	r2, pc, #4	@ (adr r2, 8012f70 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x30>)
 8012f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f6e:	bf00      	nop
 8012f70:	08012fbb 	.word	0x08012fbb
 8012f74:	08012f8d 	.word	0x08012f8d
 8012f78:	08012fb3 	.word	0x08012fb3
 8012f7c:	08012f8d 	.word	0x08012f8d
 8012f80:	08012f8d 	.word	0x08012f8d
 8012f84:	08012fa5 	.word	0x08012fa5
 8012f88:	08012fbb 	.word	0x08012fbb
		case eSynthEngineMessageType::initSynthEngine:		// Ignore initSynthEngine messages
			break;
		case eSynthEngineMessageType::requestSetupInfo:		// Set-up info request
		case eSynthEngineMessageType::setFrequency:			// Set oscillator frequency
		case eSynthEngineMessageType::potentiometerValue:	// Update potentiometer values
			mPulsarSynthEnginePtr->processNerveNetData(threadNo, messageLength, ptr);
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	6858      	ldr	r0, [r3, #4]
 8012f90:	68fb      	ldr	r3, [r7, #12]
 8012f92:	685b      	ldr	r3, [r3, #4]
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	3308      	adds	r3, #8
 8012f98:	681c      	ldr	r4, [r3, #0]
 8012f9a:	683b      	ldr	r3, [r7, #0]
 8012f9c:	697a      	ldr	r2, [r7, #20]
 8012f9e:	68b9      	ldr	r1, [r7, #8]
 8012fa0:	47a0      	blx	r4
			break;
 8012fa2:	e00b      	b.n	8012fbc <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x7c>
		case eSynthEngineMessageType::ADC_Value:			// ADC values
			process_ADC_data((uint16_t*)((uint32_t)ptr + sizeof(tNerveNetMessageHeader)));
 8012fa4:	683b      	ldr	r3, [r7, #0]
 8012fa6:	3308      	adds	r3, #8
 8012fa8:	4619      	mov	r1, r3
 8012faa:	68f8      	ldr	r0, [r7, #12]
 8012fac:	f7ff fef4 	bl	8012d98 <_ZN12CasualNoises23SouthSideAudioProcessor16process_ADC_dataEPt>
			break;
 8012fb0:	e004      	b.n	8012fbc <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x7c>
		case eSynthEngineMessageType::triggerEvent:
//			mADSR_Ptr->handleTrigger();									ToDo: remove comment
			break;
		default:
			CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 8012fb2:	2004      	movs	r0, #4
 8012fb4:	f7ff faf6 	bl	80125a4 <_ZL14CN_ReportFault11eErrorCodes>
 8012fb8:	e000      	b.n	8012fbc <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x7c>
			break;
 8012fba:	bf00      	nop
		}

		size -= messageLength;
 8012fbc:	687a      	ldr	r2, [r7, #4]
 8012fbe:	697b      	ldr	r3, [r7, #20]
 8012fc0:	1ad3      	subs	r3, r2, r3
 8012fc2:	607b      	str	r3, [r7, #4]
		ptr  += messageLength;
 8012fc4:	683a      	ldr	r2, [r7, #0]
 8012fc6:	697b      	ldr	r3, [r7, #20]
 8012fc8:	4413      	add	r3, r2
 8012fca:	603b      	str	r3, [r7, #0]
	while (size > 0)
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d1be      	bne.n	8012f50 <_ZN12CasualNoises23SouthSideAudioProcessor19processNerveNetDataEmmPh+0x10>

	}

}
 8012fd2:	bf00      	nop
 8012fd4:	bf00      	nop
 8012fd6:	3724      	adds	r7, #36	@ 0x24
 8012fd8:	46bd      	mov	sp, r7
 8012fda:	bd90      	pop	{r4, r7, pc}

08012fdc <_ZN12CasualNoises23SouthSideAudioProcessor12processBlockERNS_11AudioBufferES2_>:
// This method is called each time a new audio block needs to be processed
//
//  CasualNoises    13/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::processBlock (AudioBuffer& buffer, AudioBuffer& NN_buffer)
{
 8012fdc:	b580      	push	{r7, lr}
 8012fde:	b08c      	sub	sp, #48	@ 0x30
 8012fe0:	af00      	add	r7, sp, #0
 8012fe2:	60f8      	str	r0, [r7, #12]
 8012fe4:	60b9      	str	r1, [r7, #8]
 8012fe6:	607a      	str	r2, [r7, #4]
	setTimeMarker_4();
 8012fe8:	f7ef ffe2 	bl	8002fb0 <setTimeMarker_4>

	mPulsarSynthEnginePtr->processBlock(buffer, NN_buffer);
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	6858      	ldr	r0, [r3, #4]
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	685b      	ldr	r3, [r3, #4]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	330c      	adds	r3, #12
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	687a      	ldr	r2, [r7, #4]
 8012ffc:	68b9      	ldr	r1, [r7, #8]
 8012ffe:	4798      	blx	r3

	uint32_t numSamples = NN_buffer.getNumSamples();
 8013000:	6878      	ldr	r0, [r7, #4]
 8013002:	f7ed fb99 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 8013006:	61b8      	str	r0, [r7, #24]
	const float* rptr0 = NN_buffer.getReadPointer(0);
 8013008:	2100      	movs	r1, #0
 801300a:	6878      	ldr	r0, [r7, #4]
 801300c:	f7ed fbac 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8013010:	62f8      	str	r0, [r7, #44]	@ 0x2c
	const float* rptr1 = NN_buffer.getReadPointer(1);
 8013012:	2101      	movs	r1, #1
 8013014:	6878      	ldr	r0, [r7, #4]
 8013016:	f7ed fba7 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 801301a:	62b8      	str	r0, [r7, #40]	@ 0x28
	float* wptr0 = NN_buffer.getWritePointer(0);
 801301c:	2100      	movs	r1, #0
 801301e:	6878      	ldr	r0, [r7, #4]
 8013020:	f7ed fbb2 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 8013024:	6278      	str	r0, [r7, #36]	@ 0x24
	float* wptr1 = NN_buffer.getWritePointer(1);
 8013026:	2101      	movs	r1, #1
 8013028:	6878      	ldr	r0, [r7, #4]
 801302a:	f7ed fbad 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 801302e:	6238      	str	r0, [r7, #32]
	for (uint32_t i = 0; i < numSamples; ++i)
 8013030:	2300      	movs	r3, #0
 8013032:	61fb      	str	r3, [r7, #28]
 8013034:	e021      	b.n	801307a <_ZN12CasualNoises23SouthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x9e>
	{
//		float gain = mADSR_Ptr->nextValue();					// ToDo: add adsr back in
		float gain = 1.0f;
 8013036:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 801303a:	617b      	str	r3, [r7, #20]
		*wptr0++ = *rptr0++ * gain;
 801303c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801303e:	1d1a      	adds	r2, r3, #4
 8013040:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013042:	ed93 7a00 	vldr	s14, [r3]
 8013046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013048:	1d1a      	adds	r2, r3, #4
 801304a:	627a      	str	r2, [r7, #36]	@ 0x24
 801304c:	edd7 7a05 	vldr	s15, [r7, #20]
 8013050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013054:	edc3 7a00 	vstr	s15, [r3]
		*wptr1++ = *rptr1++ * gain;
 8013058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801305a:	1d1a      	adds	r2, r3, #4
 801305c:	62ba      	str	r2, [r7, #40]	@ 0x28
 801305e:	ed93 7a00 	vldr	s14, [r3]
 8013062:	6a3b      	ldr	r3, [r7, #32]
 8013064:	1d1a      	adds	r2, r3, #4
 8013066:	623a      	str	r2, [r7, #32]
 8013068:	edd7 7a05 	vldr	s15, [r7, #20]
 801306c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013070:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < numSamples; ++i)
 8013074:	69fb      	ldr	r3, [r7, #28]
 8013076:	3301      	adds	r3, #1
 8013078:	61fb      	str	r3, [r7, #28]
 801307a:	69fa      	ldr	r2, [r7, #28]
 801307c:	69bb      	ldr	r3, [r7, #24]
 801307e:	429a      	cmp	r2, r3
 8013080:	d3d9      	bcc.n	8013036 <_ZN12CasualNoises23SouthSideAudioProcessor12processBlockERNS_11AudioBufferES2_+0x5a>
	}

	resetTimeMarker_4();
 8013082:	f7ef ffa1 	bl	8002fc8 <resetTimeMarker_4>
}
 8013086:	bf00      	nop
 8013088:	3730      	adds	r7, #48	@ 0x30
 801308a:	46bd      	mov	sp, r7
 801308c:	bd80      	pop	{r7, pc}

0801308e <_ZN12CasualNoises23SouthSideAudioProcessor12setFrequencyEf>:
// Set frequency of all parts
//
//  CasualNoises    28/07/2025  First implementation
//==============================================================================
void SouthSideAudioProcessor::setFrequency(float frequency)
{
 801308e:	b580      	push	{r7, lr}
 8013090:	b082      	sub	sp, #8
 8013092:	af00      	add	r7, sp, #0
 8013094:	6078      	str	r0, [r7, #4]
 8013096:	ed87 0a00 	vstr	s0, [r7]
	mPulsarSynthEnginePtr->setFrequency(frequency);
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	685b      	ldr	r3, [r3, #4]
 801309e:	ed97 0a00 	vldr	s0, [r7]
 80130a2:	4618      	mov	r0, r3
 80130a4:	f001 f95a 	bl	801435c <_ZN12CasualNoises17PulsarSynthEngine12setFrequencyEf>
}
 80130a8:	bf00      	nop
 80130aa:	3708      	adds	r7, #8
 80130ac:	46bd      	mov	sp, r7
 80130ae:	bd80      	pop	{r7, pc}

080130b0 <_ZN12CasualNoises7AverageImEC1Em>:
template <typename T>
class Average {
public:
	 Average() = delete;

	 Average(uint32_t width)
 80130b0:	b580      	push	{r7, lr}
 80130b2:	b084      	sub	sp, #16
 80130b4:	af00      	add	r7, sp, #0
 80130b6:	6078      	str	r0, [r7, #4]
 80130b8:	6039      	str	r1, [r7, #0]
	 : mWidth (width)
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	683a      	ldr	r2, [r7, #0]
 80130be:	601a      	str	r2, [r3, #0]
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	2200      	movs	r2, #0
 80130c4:	605a      	str	r2, [r3, #4]
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	2200      	movs	r2, #0
 80130ca:	609a      	str	r2, [r3, #8]
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	2200      	movs	r2, #0
 80130d0:	60da      	str	r2, [r3, #12]
	 {
		 mValues = new T[mWidth];
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80130da:	4293      	cmp	r3, r2
 80130dc:	d201      	bcs.n	80130e2 <_ZN12CasualNoises7AverageImEC1Em+0x32>
 80130de:	009b      	lsls	r3, r3, #2
 80130e0:	e001      	b.n	80130e6 <_ZN12CasualNoises7AverageImEC1Em+0x36>
 80130e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80130e6:	4618      	mov	r0, r3
 80130e8:	f001 f99f 	bl	801442a <_Znaj>
 80130ec:	4603      	mov	r3, r0
 80130ee:	461a      	mov	r2, r3
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	605a      	str	r2, [r3, #4]
		 for (uint32_t i = 0; i < mWidth; ++i)
 80130f4:	2300      	movs	r3, #0
 80130f6:	60fb      	str	r3, [r7, #12]
 80130f8:	e009      	b.n	801310e <_ZN12CasualNoises7AverageImEC1Em+0x5e>
			 mValues[i] = 0.0f;
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	685a      	ldr	r2, [r3, #4]
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	009b      	lsls	r3, r3, #2
 8013102:	4413      	add	r3, r2
 8013104:	2200      	movs	r2, #0
 8013106:	601a      	str	r2, [r3, #0]
		 for (uint32_t i = 0; i < mWidth; ++i)
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	3301      	adds	r3, #1
 801310c:	60fb      	str	r3, [r7, #12]
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	681b      	ldr	r3, [r3, #0]
 8013112:	68fa      	ldr	r2, [r7, #12]
 8013114:	429a      	cmp	r2, r3
 8013116:	d3f0      	bcc.n	80130fa <_ZN12CasualNoises7AverageImEC1Em+0x4a>
	 }
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	4618      	mov	r0, r3
 801311c:	3710      	adds	r7, #16
 801311e:	46bd      	mov	sp, r7
 8013120:	bd80      	pop	{r7, pc}

08013122 <_ZN12CasualNoises7AverageImED1Ev>:

	~Average()
 8013122:	b580      	push	{r7, lr}
 8013124:	b082      	sub	sp, #8
 8013126:	af00      	add	r7, sp, #0
 8013128:	6078      	str	r0, [r7, #4]
	{
		delete mValues;
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	685b      	ldr	r3, [r3, #4]
 801312e:	2b00      	cmp	r3, #0
 8013130:	d003      	beq.n	801313a <_ZN12CasualNoises7AverageImED1Ev+0x18>
 8013132:	2104      	movs	r1, #4
 8013134:	4618      	mov	r0, r3
 8013136:	f001 f956 	bl	80143e6 <_ZdlPvj>
	}
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	4618      	mov	r0, r3
 801313e:	3708      	adds	r7, #8
 8013140:	46bd      	mov	sp, r7
 8013142:	bd80      	pop	{r7, pc}

08013144 <_ZN12CasualNoises7AverageImE11nextAverageEm>:

	T nextAverage(T value)
 8013144:	b480      	push	{r7}
 8013146:	b083      	sub	sp, #12
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
 801314c:	6039      	str	r1, [r7, #0]
	{
		mSum -= mValues[mIndex];
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	68da      	ldr	r2, [r3, #12]
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	6859      	ldr	r1, [r3, #4]
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	689b      	ldr	r3, [r3, #8]
 801315a:	009b      	lsls	r3, r3, #2
 801315c:	440b      	add	r3, r1
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	1ad2      	subs	r2, r2, r3
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	60da      	str	r2, [r3, #12]
		mSum += value;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	68da      	ldr	r2, [r3, #12]
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	441a      	add	r2, r3
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	60da      	str	r2, [r3, #12]
		mValues[mIndex++] = value;
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	685a      	ldr	r2, [r3, #4]
 8013176:	687b      	ldr	r3, [r7, #4]
 8013178:	689b      	ldr	r3, [r3, #8]
 801317a:	1c58      	adds	r0, r3, #1
 801317c:	6879      	ldr	r1, [r7, #4]
 801317e:	6088      	str	r0, [r1, #8]
 8013180:	009b      	lsls	r3, r3, #2
 8013182:	4413      	add	r3, r2
 8013184:	683a      	ldr	r2, [r7, #0]
 8013186:	601a      	str	r2, [r3, #0]
		if (mIndex >= mWidth)
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	689a      	ldr	r2, [r3, #8]
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	429a      	cmp	r2, r3
 8013192:	d302      	bcc.n	801319a <_ZN12CasualNoises7AverageImE11nextAverageEm+0x56>
			mIndex = 0;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	2200      	movs	r2, #0
 8013198:	609a      	str	r2, [r3, #8]
		return mSum / mWidth;
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	68da      	ldr	r2, [r3, #12]
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	fbb2 f3f3 	udiv	r3, r2, r3
	}
 80131a6:	4618      	mov	r0, r3
 80131a8:	370c      	adds	r7, #12
 80131aa:	46bd      	mov	sp, r7
 80131ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b0:	4770      	bx	lr

080131b2 <_ZSt3powIdfEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    }

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80131b2:	b580      	push	{r7, lr}
 80131b4:	b084      	sub	sp, #16
 80131b6:	af00      	add	r7, sp, #0
 80131b8:	ed87 0b02 	vstr	d0, [r7, #8]
 80131bc:	ed87 1a01 	vstr	s2, [r7, #4]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 80131c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80131c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80131c8:	eeb0 1b47 	vmov.f64	d1, d7
 80131cc:	ed97 0b02 	vldr	d0, [r7, #8]
 80131d0:	f001 fa6e 	bl	80146b0 <pow>
 80131d4:	eeb0 7b40 	vmov.f64	d7, d0
    }
 80131d8:	eeb0 0b47 	vmov.f64	d0, d7
 80131dc:	3710      	adds	r7, #16
 80131de:	46bd      	mov	sp, r7
 80131e0:	bd80      	pop	{r7, pc}

080131e2 <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 80131e2:	b580      	push	{r7, lr}
 80131e4:	b084      	sub	sp, #16
 80131e6:	af00      	add	r7, sp, #0
 80131e8:	ed87 0b02 	vstr	d0, [r7, #8]
 80131ec:	6078      	str	r0, [r7, #4]
      return pow(__type(__x), __type(__y));
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	ee07 3a90 	vmov	s15, r3
 80131f4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80131f8:	eeb0 1b47 	vmov.f64	d1, d7
 80131fc:	ed97 0b02 	vldr	d0, [r7, #8]
 8013200:	f001 fa56 	bl	80146b0 <pow>
 8013204:	eeb0 7b40 	vmov.f64	d7, d0
    }
 8013208:	eeb0 0b47 	vmov.f64	d0, d7
 801320c:	3710      	adds	r7, #16
 801320e:	46bd      	mov	sp, r7
 8013210:	bd80      	pop	{r7, pc}

08013212 <_ZSt5floorf>:
  { return __builtin_floorf(__x); }
 8013212:	b480      	push	{r7}
 8013214:	b083      	sub	sp, #12
 8013216:	af00      	add	r7, sp, #0
 8013218:	ed87 0a01 	vstr	s0, [r7, #4]
 801321c:	edd7 7a01 	vldr	s15, [r7, #4]
 8013220:	fefb 7a67 	vrintm.f32	s15, s15
 8013224:	eeb0 0a67 	vmov.f32	s0, s15
 8013228:	370c      	adds	r7, #12
 801322a:	46bd      	mov	sp, r7
 801322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013230:	4770      	bx	lr

08013232 <_ZSt4fmodff>:
  { return __builtin_fmodf(__x, __y); }
 8013232:	b580      	push	{r7, lr}
 8013234:	b082      	sub	sp, #8
 8013236:	af00      	add	r7, sp, #0
 8013238:	ed87 0a01 	vstr	s0, [r7, #4]
 801323c:	edc7 0a00 	vstr	s1, [r7]
 8013240:	edd7 0a00 	vldr	s1, [r7]
 8013244:	ed97 0a01 	vldr	s0, [r7, #4]
 8013248:	f001 f8fc 	bl	8014444 <fmodf>
 801324c:	eef0 7a40 	vmov.f32	s15, s0
 8013250:	eeb0 0a67 	vmov.f32	s0, s15
 8013254:	3708      	adds	r7, #8
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}
	...

0801325c <_ZL8CN_Delayv>:
{
 801325c:	b480      	push	{r7}
 801325e:	b085      	sub	sp, #20
 8013260:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 8013262:	2300      	movs	r3, #0
 8013264:	60bb      	str	r3, [r7, #8]
 8013266:	e00e      	b.n	8013286 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8013268:	2300      	movs	r3, #0
 801326a:	607b      	str	r3, [r7, #4]
 801326c:	e005      	b.n	801327a <_ZL8CN_Delayv+0x1e>
			++cnt;
 801326e:	68fb      	ldr	r3, [r7, #12]
 8013270:	3301      	adds	r3, #1
 8013272:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	3301      	adds	r3, #1
 8013278:	607b      	str	r3, [r7, #4]
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	2b09      	cmp	r3, #9
 801327e:	d9f6      	bls.n	801326e <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8013280:	68bb      	ldr	r3, [r7, #8]
 8013282:	3301      	adds	r3, #1
 8013284:	60bb      	str	r3, [r7, #8]
 8013286:	68bb      	ldr	r3, [r7, #8]
 8013288:	4a04      	ldr	r2, [pc, #16]	@ (801329c <_ZL8CN_Delayv+0x40>)
 801328a:	4293      	cmp	r3, r2
 801328c:	d9ec      	bls.n	8013268 <_ZL8CN_Delayv+0xc>
}
 801328e:	bf00      	nop
 8013290:	bf00      	nop
 8013292:	3714      	adds	r7, #20
 8013294:	46bd      	mov	sp, r7
 8013296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801329a:	4770      	bx	lr
 801329c:	000f423f 	.word	0x000f423f

080132a0 <_ZL14CN_ReportFault11eErrorCodes>:
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b084      	sub	sp, #16
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80132a8:	f7fd fbde 	bl	8010a68 <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	f003 0301 	and.w	r3, r3, #1
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	d005      	beq.n	80132c6 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80132ba:	2200      	movs	r2, #0
 80132bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80132c0:	481a      	ldr	r0, [pc, #104]	@ (801332c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80132c2:	f7f6 f923 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	f003 0302 	and.w	r3, r3, #2
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d005      	beq.n	80132dc <_ZL14CN_ReportFault11eErrorCodes+0x3c>
			HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80132d0:	2200      	movs	r2, #0
 80132d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80132d6:	4815      	ldr	r0, [pc, #84]	@ (801332c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 80132d8:	f7f6 f918 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	f003 0304 	and.w	r3, r3, #4
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d005      	beq.n	80132f2 <_ZL14CN_ReportFault11eErrorCodes+0x52>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80132e6:	2200      	movs	r2, #0
 80132e8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80132ec:	4810      	ldr	r0, [pc, #64]	@ (8013330 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 80132ee:	f7f6 f90d 	bl	800950c <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	f003 0308 	and.w	r3, r3, #8
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d005      	beq.n	8013308 <_ZL14CN_ReportFault11eErrorCodes+0x68>
			HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 80132fc:	2200      	movs	r2, #0
 80132fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8013302:	480b      	ldr	r0, [pc, #44]	@ (8013330 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8013304:	f7f6 f902 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8013308:	f7ff ffa8 	bl	801325c <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOB, STATUS_LED_2_Pin | STATUS_LED_1_Pin, GPIO_PIN_SET);
 801330c:	2201      	movs	r2, #1
 801330e:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8013312:	4806      	ldr	r0, [pc, #24]	@ (801332c <_ZL14CN_ReportFault11eErrorCodes+0x8c>)
 8013314:	f7f6 f8fa 	bl	800950c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF, STATUS_LED_4_Pin | STATUS_LED_3_Pin, GPIO_PIN_SET);
 8013318:	2201      	movs	r2, #1
 801331a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 801331e:	4804      	ldr	r0, [pc, #16]	@ (8013330 <_ZL14CN_ReportFault11eErrorCodes+0x90>)
 8013320:	f7f6 f8f4 	bl	800950c <HAL_GPIO_WritePin>
		CN_Delay();
 8013324:	f7ff ff9a 	bl	801325c <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8013328:	e7c2      	b.n	80132b0 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 801332a:	bf00      	nop
 801332c:	58020400 	.word	0x58020400
 8013330:	58021400 	.word	0x58021400

08013334 <_ZN12CasualNoises13Wavetable_LFOC1Eff>:
	//==============================================================================
	//          Wavetable_LFO
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	Wavetable_LFO(float sampleRate, float frequency)
 8013334:	b580      	push	{r7, lr}
 8013336:	b084      	sub	sp, #16
 8013338:	af00      	add	r7, sp, #0
 801333a:	60f8      	str	r0, [r7, #12]
 801333c:	ed87 0a02 	vstr	s0, [r7, #8]
 8013340:	edc7 0a01 	vstr	s1, [r7, #4]
	: mWaveIndex ( 0.0f ),
	  mSampleRate ( sampleRate ),
	  mFrequency ( frequency )
 8013344:	4a20      	ldr	r2, [pc, #128]	@ (80133c8 <_ZN12CasualNoises13Wavetable_LFOC1Eff+0x94>)
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	601a      	str	r2, [r3, #0]
	: mWaveIndex ( 0.0f ),
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	f04f 0200 	mov.w	r2, #0
 8013350:	605a      	str	r2, [r3, #4]
	  mFrequency ( frequency )
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	f04f 0200 	mov.w	r2, #0
 8013358:	609a      	str	r2, [r3, #8]
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8013360:	60da      	str	r2, [r3, #12]
 8013362:	68fb      	ldr	r3, [r7, #12]
 8013364:	2204      	movs	r2, #4
 8013366:	611a      	str	r2, [r3, #16]
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	2209      	movs	r2, #9
 801336c:	615a      	str	r2, [r3, #20]
	  mSampleRate ( sampleRate ),
 801336e:	68fb      	ldr	r3, [r7, #12]
 8013370:	68ba      	ldr	r2, [r7, #8]
 8013372:	619a      	str	r2, [r3, #24]
	  mFrequency ( frequency )
 8013374:	68fb      	ldr	r3, [r7, #12]
 8013376:	687a      	ldr	r2, [r7, #4]
 8013378:	61da      	str	r2, [r3, #28]
 801337a:	68fb      	ldr	r3, [r7, #12]
 801337c:	4a13      	ldr	r2, [pc, #76]	@ (80133cc <_ZN12CasualNoises13Wavetable_LFOC1Eff+0x98>)
 801337e:	621a      	str	r2, [r3, #32]
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	2200      	movs	r2, #0
 8013384:	625a      	str	r2, [r3, #36]	@ 0x24
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	2200      	movs	r2, #0
 801338a:	629a      	str	r2, [r3, #40]	@ 0x28
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	f04f 0200 	mov.w	r2, #0
 8013392:	62da      	str	r2, [r3, #44]	@ 0x2c
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	f04f 0200 	mov.w	r2, #0
 801339a:	631a      	str	r2, [r3, #48]	@ 0x30
	{
		setFrequency(mFrequency);
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	edd3 7a07 	vldr	s15, [r3, #28]
 80133a2:	eeb0 0a67 	vmov.f32	s0, s15
 80133a6:	68f8      	ldr	r0, [r7, #12]
 80133a8:	f000 f814 	bl	80133d4 <_ZN12CasualNoises13Wavetable_LFO12setFrequencyEf>
		setMorphFactor(0.0f);
 80133ac:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80133d0 <_ZN12CasualNoises13Wavetable_LFOC1Eff+0x9c>
 80133b0:	68f8      	ldr	r0, [r7, #12]
 80133b2:	f000 f831 	bl	8013418 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf>
		createWaveTable();
 80133b6:	68f8      	ldr	r0, [r7, #12]
 80133b8:	f000 f9dc 	bl	8013774 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv>
	};
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	4618      	mov	r0, r3
 80133c0:	3710      	adds	r7, #16
 80133c2:	46bd      	mov	sp, r7
 80133c4:	bd80      	pop	{r7, pc}
 80133c6:	bf00      	nop
 80133c8:	08017fc0 	.word	0x08017fc0
 80133cc:	bf800000 	.word	0xbf800000
 80133d0:	00000000 	.word	0x00000000

080133d4 <_ZN12CasualNoises13Wavetable_LFO12setFrequencyEf>:
	//==============================================================================
	//          setFrequency
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	virtual void setFrequency(float frequency) noexcept
 80133d4:	b480      	push	{r7}
 80133d6:	b083      	sub	sp, #12
 80133d8:	af00      	add	r7, sp, #0
 80133da:	6078      	str	r0, [r7, #4]
 80133dc:	ed87 0a00 	vstr	s0, [r7]
	{
		mFrequency	= frequency;
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	683a      	ldr	r2, [r7, #0]
 80133e4:	61da      	str	r2, [r3, #28]
		mStep 		= (mFrequency / mSampleRate) * mWaveLength;
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	edd3 6a07 	vldr	s13, [r3, #28]
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	edd3 7a06 	vldr	s15, [r3, #24]
 80133f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	68db      	ldr	r3, [r3, #12]
 80133fa:	ee07 3a90 	vmov	s15, r3
 80133fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	edc3 7a02 	vstr	s15, [r3, #8]
	}
 801340c:	bf00      	nop
 801340e:	370c      	adds	r7, #12
 8013410:	46bd      	mov	sp, r7
 8013412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013416:	4770      	bx	lr

08013418 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf>:
	//
	// factor:	0.0f -> 1.0f
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	virtual void setMorphFactor(float morph) noexcept
 8013418:	b580      	push	{r7, lr}
 801341a:	b084      	sub	sp, #16
 801341c:	af00      	add	r7, sp, #0
 801341e:	6078      	str	r0, [r7, #4]
 8013420:	ed87 0a00 	vstr	s0, [r7]
	{

		if (morph != mMorphAmount)
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	edd3 7a08 	vldr	s15, [r3, #32]
 801342a:	ed97 7a00 	vldr	s14, [r7]
 801342e:	eeb4 7a67 	vcmp.f32	s14, s15
 8013432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013436:	d04e      	beq.n	80134d6 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf+0xbe>
		{

			// Limit morph amount
			mMorphAmount = morph;
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	683a      	ldr	r2, [r7, #0]
 801343c:	621a      	str	r2, [r3, #32]
			mMorphAmount = cn_limit(mMorphAmount, 0.0f, 1.0f);
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	edd3 7a08 	vldr	s15, [r3, #32]
 8013444:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013448:	eddf 0a25 	vldr	s1, [pc, #148]	@ 80134e0 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf+0xc8>
 801344c:	eeb0 0a67 	vmov.f32	s0, s15
 8013450:	f000 ff9f 	bl	8014392 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 8013454:	eef0 7a40 	vmov.f32	s15, s0
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	edc3 7a08 	vstr	s15, [r3, #32]

			// Get wave index into the wave table
			float indx = mMorphAmount * (mWavetableCount - 1);
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	ed93 7a08 	vldr	s14, [r3, #32]
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	695b      	ldr	r3, [r3, #20]
 8013468:	3b01      	subs	r3, #1
 801346a:	ee07 3a90 	vmov	s15, r3
 801346e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013476:	edc7 7a03 	vstr	s15, [r7, #12]
			mIndexTable1 = static_cast<uint32_t>(std::floor(indx));
 801347a:	ed97 0a03 	vldr	s0, [r7, #12]
 801347e:	f7ff fec8 	bl	8013212 <_ZSt5floorf>
 8013482:	eef0 7a40 	vmov.f32	s15, s0
 8013486:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801348a:	ee17 2a90 	vmov	r2, s15
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	625a      	str	r2, [r3, #36]	@ 0x24
			mIndexTable2 = mIndexTable1 + 1;
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013496:	1c5a      	adds	r2, r3, #1
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	629a      	str	r2, [r3, #40]	@ 0x28
			if (mIndexTable2 >= mWavetableCount)
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	695b      	ldr	r3, [r3, #20]
 80134a4:	429a      	cmp	r2, r3
 80134a6:	d302      	bcc.n	80134ae <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf+0x96>
			{
				mIndexTable2 = 0;
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	2200      	movs	r2, #0
 80134ac:	629a      	str	r2, [r3, #40]	@ 0x28
			}

			// Calculate scaling for both waves
			float fac = fmod(indx, 1.0f);
 80134ae:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80134b2:	ed97 0a03 	vldr	s0, [r7, #12]
 80134b6:	f7ff febc 	bl	8013232 <_ZSt4fmodff>
 80134ba:	ed87 0a02 	vstr	s0, [r7, #8]
			mScale1 = 1.0f - fac;
 80134be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80134c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80134c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
			mScale2 = fac;
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	68ba      	ldr	r2, [r7, #8]
 80134d4:	631a      	str	r2, [r3, #48]	@ 0x30

		}

	}
 80134d6:	bf00      	nop
 80134d8:	3710      	adds	r7, #16
 80134da:	46bd      	mov	sp, r7
 80134dc:	bd80      	pop	{r7, pc}
 80134de:	bf00      	nop
 80134e0:	00000000 	.word	0x00000000

080134e4 <_ZNK12CasualNoises13Wavetable_LFO14getMorphFactorEv>:
	//==============================================================================
	//          getMorphFactor
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	inline float getMorphFactor() const noexcept
 80134e4:	b480      	push	{r7}
 80134e6:	b083      	sub	sp, #12
 80134e8:	af00      	add	r7, sp, #0
 80134ea:	6078      	str	r0, [r7, #4]
	{
		return mMorphAmount;
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	6a1b      	ldr	r3, [r3, #32]
 80134f0:	ee07 3a90 	vmov	s15, r3
	}
 80134f4:	eeb0 0a67 	vmov.f32	s0, s15
 80134f8:	370c      	adds	r7, #12
 80134fa:	46bd      	mov	sp, r7
 80134fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013500:	4770      	bx	lr
	...

08013504 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv>:
	//==============================================================================
	//          nextSample
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	virtual float nextSample() noexcept
 8013504:	b480      	push	{r7}
 8013506:	b08d      	sub	sp, #52	@ 0x34
 8013508:	af00      	add	r7, sp, #0
 801350a:	6078      	str	r0, [r7, #4]
	{
		float nextWaveIndex = mWaveIndex + mStep;
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	ed93 7a01 	vldr	s14, [r3, #4]
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	edd3 7a02 	vldr	s15, [r3, #8]
 8013518:	ee77 7a27 	vadd.f32	s15, s14, s15
 801351c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		if (nextWaveIndex >= mWaveLength)
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	68db      	ldr	r3, [r3, #12]
 8013524:	ee07 3a90 	vmov	s15, r3
 8013528:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801352c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8013530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013538:	db0b      	blt.n	8013552 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x4e>
			nextWaveIndex -= mWaveLength;
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	68db      	ldr	r3, [r3, #12]
 801353e:	ee07 3a90 	vmov	s15, r3
 8013542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013546:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 801354a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801354e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		uint32_t integerPart1 = static_cast<uint32_t>(mWaveIndex);
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	edd3 7a01 	vldr	s15, [r3, #4]
 8013558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801355c:	ee17 3a90 	vmov	r3, s15
 8013560:	62bb      	str	r3, [r7, #40]	@ 0x28
		int integerPart2 = static_cast<int>(nextWaveIndex);
 8013562:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8013566:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801356a:	ee17 3a90 	vmov	r3, s15
 801356e:	627b      	str	r3, [r7, #36]	@ 0x24
		float fraction = mWaveIndex - static_cast<float>(integerPart1);
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	ed93 7a01 	vldr	s14, [r3, #4]
 8013576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013578:	ee07 3a90 	vmov	s15, r3
 801357c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013580:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013584:	edc7 7a08 	vstr	s15, [r7, #32]

		float sample1 = (mWavetable[mIndexTable1][integerPart1] * (1.0f - fraction)) + (mWavetable[mIndexTable1][integerPart2] * fraction);
 8013588:	4b3b      	ldr	r3, [pc, #236]	@ (8013678 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 801358a:	681a      	ldr	r2, [r3, #0]
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013590:	009b      	lsls	r3, r3, #2
 8013592:	4413      	add	r3, r2
 8013594:	681a      	ldr	r2, [r3, #0]
 8013596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013598:	009b      	lsls	r3, r3, #2
 801359a:	4413      	add	r3, r2
 801359c:	ed93 7a00 	vldr	s14, [r3]
 80135a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80135a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80135a8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80135ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80135b0:	4b31      	ldr	r3, [pc, #196]	@ (8013678 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 80135b2:	681a      	ldr	r2, [r3, #0]
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80135b8:	009b      	lsls	r3, r3, #2
 80135ba:	4413      	add	r3, r2
 80135bc:	681a      	ldr	r2, [r3, #0]
 80135be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135c0:	009b      	lsls	r3, r3, #2
 80135c2:	4413      	add	r3, r2
 80135c4:	edd3 6a00 	vldr	s13, [r3]
 80135c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80135cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80135d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80135d4:	edc7 7a07 	vstr	s15, [r7, #28]
		float p1 = sample1 * mScale1;
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80135de:	ed97 7a07 	vldr	s14, [r7, #28]
 80135e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80135e6:	edc7 7a06 	vstr	s15, [r7, #24]
		float sample2 = (mWavetable[mIndexTable2][integerPart1] * (1.0f - fraction)) + (mWavetable[mIndexTable2][integerPart2] * fraction);
 80135ea:	4b23      	ldr	r3, [pc, #140]	@ (8013678 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 80135ec:	681a      	ldr	r2, [r3, #0]
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80135f2:	009b      	lsls	r3, r3, #2
 80135f4:	4413      	add	r3, r2
 80135f6:	681a      	ldr	r2, [r3, #0]
 80135f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135fa:	009b      	lsls	r3, r3, #2
 80135fc:	4413      	add	r3, r2
 80135fe:	ed93 7a00 	vldr	s14, [r3]
 8013602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013606:	edd7 7a08 	vldr	s15, [r7, #32]
 801360a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801360e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013612:	4b19      	ldr	r3, [pc, #100]	@ (8013678 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv+0x174>)
 8013614:	681a      	ldr	r2, [r3, #0]
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801361a:	009b      	lsls	r3, r3, #2
 801361c:	4413      	add	r3, r2
 801361e:	681a      	ldr	r2, [r3, #0]
 8013620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013622:	009b      	lsls	r3, r3, #2
 8013624:	4413      	add	r3, r2
 8013626:	edd3 6a00 	vldr	s13, [r3]
 801362a:	edd7 7a08 	vldr	s15, [r7, #32]
 801362e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8013632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013636:	edc7 7a05 	vstr	s15, [r7, #20]
		float p2 = sample2 * mScale2;
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8013640:	ed97 7a05 	vldr	s14, [r7, #20]
 8013644:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013648:	edc7 7a04 	vstr	s15, [r7, #16]
		float sample = p1 + p2;
 801364c:	ed97 7a06 	vldr	s14, [r7, #24]
 8013650:	edd7 7a04 	vldr	s15, [r7, #16]
 8013654:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013658:	edc7 7a03 	vstr	s15, [r7, #12]

		mWaveIndex = nextWaveIndex;
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013660:	605a      	str	r2, [r3, #4]

		return sample;
 8013662:	68fb      	ldr	r3, [r7, #12]
 8013664:	ee07 3a90 	vmov	s15, r3
	}
 8013668:	eeb0 0a67 	vmov.f32	s0, s15
 801366c:	3734      	adds	r7, #52	@ 0x34
 801366e:	46bd      	mov	sp, r7
 8013670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013674:	4770      	bx	lr
 8013676:	bf00      	nop
 8013678:	24001220 	.word	0x24001220

0801367c <_ZN12CasualNoises13Wavetable_LFO5resetEv>:
	//==============================================================================
	//          reset()
	//
	//  CasualNoises    14/12/2024  First implementation
	//==============================================================================
	void reset() noexcept
 801367c:	b480      	push	{r7}
 801367e:	b083      	sub	sp, #12
 8013680:	af00      	add	r7, sp, #0
 8013682:	6078      	str	r0, [r7, #4]
	{
		mWaveIndex = 0.0f;
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	f04f 0200 	mov.w	r2, #0
 801368a:	605a      	str	r2, [r3, #4]
	}
 801368c:	bf00      	nop
 801368e:	370c      	adds	r7, #12
 8013690:	46bd      	mov	sp, r7
 8013692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013696:	4770      	bx	lr

08013698 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE>:
	//
	// Fill an audio buffer with one cycle of the lfo
	//
	//  CasualNoises    28/02/2025  First implementation
	//==============================================================================
	void fillAudioBuffer(AudioBuffer& audioBuffer) noexcept
 8013698:	b580      	push	{r7, lr}
 801369a:	b08a      	sub	sp, #40	@ 0x28
 801369c:	af00      	add	r7, sp, #0
 801369e:	6078      	str	r0, [r7, #4]
 80136a0:	6039      	str	r1, [r7, #0]
	{

		// Save current state
		float curSampleRate = mSampleRate;
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	699b      	ldr	r3, [r3, #24]
 80136a6:	61bb      	str	r3, [r7, #24]
		float curFrequency  = mFrequency;
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	69db      	ldr	r3, [r3, #28]
 80136ac:	617b      	str	r3, [r7, #20]
		float curStep		= mStep;
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	689b      	ldr	r3, [r3, #8]
 80136b2:	613b      	str	r3, [r7, #16]
		float waveIndex     = mWaveIndex;
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	685b      	ldr	r3, [r3, #4]
 80136b8:	60fb      	str	r3, [r7, #12]

		mSampleRate = (float)audioBuffer.getNumSamples();
 80136ba:	6838      	ldr	r0, [r7, #0]
 80136bc:	f7ed f83c 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 80136c0:	ee07 0a90 	vmov	s15, r0
 80136c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	edc3 7a06 	vstr	s15, [r3, #24]
		setFrequency(1.0f);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80136d8:	6878      	ldr	r0, [r7, #4]
 80136da:	4798      	blx	r3
		float* wptr1 = audioBuffer.getWritePointer(0);
 80136dc:	2100      	movs	r1, #0
 80136de:	6838      	ldr	r0, [r7, #0]
 80136e0:	f7ed f852 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80136e4:	6278      	str	r0, [r7, #36]	@ 0x24
		float* wptr2 = nullptr;
 80136e6:	2300      	movs	r3, #0
 80136e8:	623b      	str	r3, [r7, #32]
		if (audioBuffer.getNumChannels() > 1)
 80136ea:	6838      	ldr	r0, [r7, #0]
 80136ec:	f7ed f830 	bl	8000750 <_ZNK12CasualNoises11AudioBuffer14getNumChannelsEv>
 80136f0:	4603      	mov	r3, r0
 80136f2:	2b01      	cmp	r3, #1
 80136f4:	bf8c      	ite	hi
 80136f6:	2301      	movhi	r3, #1
 80136f8:	2300      	movls	r3, #0
 80136fa:	b2db      	uxtb	r3, r3
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d004      	beq.n	801370a <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0x72>
			wptr2 = audioBuffer.getWritePointer(1);
 8013700:	2101      	movs	r1, #1
 8013702:	6838      	ldr	r0, [r7, #0]
 8013704:	f7ed f840 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 8013708:	6238      	str	r0, [r7, #32]
		for (uint32_t i = 0; i < mSampleRate; ++i)
 801370a:	2300      	movs	r3, #0
 801370c:	61fb      	str	r3, [r7, #28]
 801370e:	e014      	b.n	801373a <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0xa2>
		{
			float sample = Wavetable_LFO::nextSample();
 8013710:	6878      	ldr	r0, [r7, #4]
 8013712:	f7ff fef7 	bl	8013504 <_ZN12CasualNoises13Wavetable_LFO10nextSampleEv>
 8013716:	ed87 0a02 	vstr	s0, [r7, #8]
			*wptr1++ = sample;
 801371a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801371c:	1d1a      	adds	r2, r3, #4
 801371e:	627a      	str	r2, [r7, #36]	@ 0x24
 8013720:	68ba      	ldr	r2, [r7, #8]
 8013722:	601a      	str	r2, [r3, #0]
			if (wptr2 != nullptr)
 8013724:	6a3b      	ldr	r3, [r7, #32]
 8013726:	2b00      	cmp	r3, #0
 8013728:	d004      	beq.n	8013734 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0x9c>
				*wptr2++ = sample;
 801372a:	6a3b      	ldr	r3, [r7, #32]
 801372c:	1d1a      	adds	r2, r3, #4
 801372e:	623a      	str	r2, [r7, #32]
 8013730:	68ba      	ldr	r2, [r7, #8]
 8013732:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < mSampleRate; ++i)
 8013734:	69fb      	ldr	r3, [r7, #28]
 8013736:	3301      	adds	r3, #1
 8013738:	61fb      	str	r3, [r7, #28]
 801373a:	69fb      	ldr	r3, [r7, #28]
 801373c:	ee07 3a90 	vmov	s15, r3
 8013740:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	edd3 7a06 	vldr	s15, [r3, #24]
 801374a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801374e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013752:	d4dd      	bmi.n	8013710 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE+0x78>
		}

		// Restore lfo state
		mSampleRate = curSampleRate;
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	69ba      	ldr	r2, [r7, #24]
 8013758:	619a      	str	r2, [r3, #24]
		mFrequency  = curFrequency;
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	697a      	ldr	r2, [r7, #20]
 801375e:	61da      	str	r2, [r3, #28]
		mStep		= curStep;
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	693a      	ldr	r2, [r7, #16]
 8013764:	609a      	str	r2, [r3, #8]
		mWaveIndex  = waveIndex;
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	68fa      	ldr	r2, [r7, #12]
 801376a:	605a      	str	r2, [r3, #4]

	}
 801376c:	bf00      	nop
 801376e:	3728      	adds	r7, #40	@ 0x28
 8013770:	46bd      	mov	sp, r7
 8013772:	bd80      	pop	{r7, pc}

08013774 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv>:
	//
	//  CasualNoises    06/12/2024  First implementation
	//  CasualNoises    22/07/2024  Saw wave starts at 0.0f now to avoid the need for
	//									normalisation of the morphed result
	//==============================================================================
	void createWaveTable()
 8013774:	b590      	push	{r4, r7, lr}
 8013776:	b08d      	sub	sp, #52	@ 0x34
 8013778:	af00      	add	r7, sp, #0
 801377a:	6078      	str	r0, [r7, #4]
	{

		// Do we already have a wavetable?
		if (mWavetable != nullptr)
 801377c:	4ba0      	ldr	r3, [pc, #640]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	2b00      	cmp	r3, #0
 8013782:	f040 8169 	bne.w	8013a58 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2e4>
			return;

		// Allocate memory for the wave table and it's waves
		mWavetable = new float*[mWavetableCount];
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	695b      	ldr	r3, [r3, #20]
 801378a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 801378e:	4293      	cmp	r3, r2
 8013790:	d203      	bcs.n	801379a <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x26>
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	695b      	ldr	r3, [r3, #20]
 8013796:	009b      	lsls	r3, r3, #2
 8013798:	e001      	b.n	801379e <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2a>
 801379a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801379e:	4618      	mov	r0, r3
 80137a0:	f000 fe43 	bl	801442a <_Znaj>
 80137a4:	4603      	mov	r3, r0
 80137a6:	461a      	mov	r2, r3
 80137a8:	4b95      	ldr	r3, [pc, #596]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80137aa:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < mNoOfWavesToCalculate; ++i)
 80137ac:	2300      	movs	r3, #0
 80137ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80137b0:	e018      	b.n	80137e4 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x70>
		{
			mWavetable[i] = new float[mWaveLength];
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	68db      	ldr	r3, [r3, #12]
 80137b6:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80137ba:	4293      	cmp	r3, r2
 80137bc:	d203      	bcs.n	80137c6 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x52>
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	68db      	ldr	r3, [r3, #12]
 80137c2:	009b      	lsls	r3, r3, #2
 80137c4:	e001      	b.n	80137ca <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x56>
 80137c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80137ca:	4a8d      	ldr	r2, [pc, #564]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80137cc:	6811      	ldr	r1, [r2, #0]
 80137ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137d0:	0092      	lsls	r2, r2, #2
 80137d2:	188c      	adds	r4, r1, r2
 80137d4:	4618      	mov	r0, r3
 80137d6:	f000 fe28 	bl	801442a <_Znaj>
 80137da:	4603      	mov	r3, r0
 80137dc:	6023      	str	r3, [r4, #0]
		for (uint32_t i = 0; i < mNoOfWavesToCalculate; ++i)
 80137de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80137e0:	3301      	adds	r3, #1
 80137e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	691b      	ldr	r3, [r3, #16]
 80137e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137ea:	429a      	cmp	r2, r3
 80137ec:	d3e1      	bcc.n	80137b2 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x3e>
		}
		mWavetable[4] = mWavetable[0];
 80137ee:	4b84      	ldr	r3, [pc, #528]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80137f0:	681a      	ldr	r2, [r3, #0]
 80137f2:	4b83      	ldr	r3, [pc, #524]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	3310      	adds	r3, #16
 80137f8:	6812      	ldr	r2, [r2, #0]
 80137fa:	601a      	str	r2, [r3, #0]
		mWavetable[5] = mWavetable[2];
 80137fc:	4b80      	ldr	r3, [pc, #512]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80137fe:	681a      	ldr	r2, [r3, #0]
 8013800:	4b7f      	ldr	r3, [pc, #508]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	3314      	adds	r3, #20
 8013806:	6892      	ldr	r2, [r2, #8]
 8013808:	601a      	str	r2, [r3, #0]
		mWavetable[6] = mWavetable[1];
 801380a:	4b7d      	ldr	r3, [pc, #500]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 801380c:	681a      	ldr	r2, [r3, #0]
 801380e:	4b7c      	ldr	r3, [pc, #496]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	3318      	adds	r3, #24
 8013814:	6852      	ldr	r2, [r2, #4]
 8013816:	601a      	str	r2, [r3, #0]
		mWavetable[7] = mWavetable[3];
 8013818:	4b79      	ldr	r3, [pc, #484]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 801381a:	681a      	ldr	r2, [r3, #0]
 801381c:	4b78      	ldr	r3, [pc, #480]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	331c      	adds	r3, #28
 8013822:	68d2      	ldr	r2, [r2, #12]
 8013824:	601a      	str	r2, [r3, #0]
		mWavetable[8] = mWavetable[0];
 8013826:	4b76      	ldr	r3, [pc, #472]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013828:	681a      	ldr	r2, [r3, #0]
 801382a:	4b75      	ldr	r3, [pc, #468]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	3320      	adds	r3, #32
 8013830:	6812      	ldr	r2, [r2, #0]
 8013832:	601a      	str	r2, [r3, #0]

		// Calculate sine wave, this is also the default wave
		float angle = 0.0f;
 8013834:	f04f 0300 	mov.w	r3, #0
 8013838:	62bb      	str	r3, [r7, #40]	@ 0x28
		float step  = (2 * pi) / mWaveLength;
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	68db      	ldr	r3, [r3, #12]
 801383e:	ee07 3a90 	vmov	s15, r3
 8013842:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013846:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8013a04 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x290>
 801384a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801384e:	edc7 7a02 	vstr	s15, [r7, #8]
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013852:	2300      	movs	r3, #0
 8013854:	627b      	str	r3, [r7, #36]	@ 0x24
 8013856:	e018      	b.n	801388a <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x116>
		{
			mWavetable[0][i] = sin(angle);
 8013858:	4b69      	ldr	r3, [pc, #420]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	681a      	ldr	r2, [r3, #0]
 801385e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013860:	009b      	lsls	r3, r3, #2
 8013862:	18d4      	adds	r4, r2, r3
 8013864:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8013868:	f7ed fa38 	bl	8000cdc <_ZSt3sinf>
 801386c:	eef0 7a40 	vmov.f32	s15, s0
 8013870:	edc4 7a00 	vstr	s15, [r4]
			angle += step;
 8013874:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8013878:	edd7 7a02 	vldr	s15, [r7, #8]
 801387c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013880:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013886:	3301      	adds	r3, #1
 8013888:	627b      	str	r3, [r7, #36]	@ 0x24
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	68db      	ldr	r3, [r3, #12]
 801388e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013890:	429a      	cmp	r2, r3
 8013892:	d3e1      	bcc.n	8013858 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0xe4>
		}

		// Calculate triangle wave
		step = 1.0f / static_cast<float>(mWaveLength / 4);
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	68db      	ldr	r3, [r3, #12]
 8013898:	089b      	lsrs	r3, r3, #2
 801389a:	ee07 3a90 	vmov	s15, r3
 801389e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80138a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80138a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80138aa:	edc7 7a02 	vstr	s15, [r7, #8]
		uint32_t i = 0;
 80138ae:	2300      	movs	r3, #0
 80138b0:	623b      	str	r3, [r7, #32]
		for (float v = 0.0f; i < (mWaveLength / 4); ++i, v += step)
 80138b2:	f04f 0300 	mov.w	r3, #0
 80138b6:	61fb      	str	r3, [r7, #28]
 80138b8:	e013      	b.n	80138e2 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x16e>
		{
			mWavetable[1][i] = v;
 80138ba:	4b51      	ldr	r3, [pc, #324]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	3304      	adds	r3, #4
 80138c0:	681a      	ldr	r2, [r3, #0]
 80138c2:	6a3b      	ldr	r3, [r7, #32]
 80138c4:	009b      	lsls	r3, r3, #2
 80138c6:	4413      	add	r3, r2
 80138c8:	69fa      	ldr	r2, [r7, #28]
 80138ca:	601a      	str	r2, [r3, #0]
		for (float v = 0.0f; i < (mWaveLength / 4); ++i, v += step)
 80138cc:	6a3b      	ldr	r3, [r7, #32]
 80138ce:	3301      	adds	r3, #1
 80138d0:	623b      	str	r3, [r7, #32]
 80138d2:	ed97 7a07 	vldr	s14, [r7, #28]
 80138d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80138da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80138de:	edc7 7a07 	vstr	s15, [r7, #28]
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	68db      	ldr	r3, [r3, #12]
 80138e6:	089b      	lsrs	r3, r3, #2
 80138e8:	6a3a      	ldr	r2, [r7, #32]
 80138ea:	429a      	cmp	r2, r3
 80138ec:	d3e5      	bcc.n	80138ba <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x146>
		}
		for (float v = 1.0f; i < (mWaveLength / 4) + (mWaveLength / 2); ++i, v -= step)
 80138ee:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80138f2:	61bb      	str	r3, [r7, #24]
 80138f4:	e013      	b.n	801391e <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x1aa>
		{
			mWavetable[1][i] = v;
 80138f6:	4b42      	ldr	r3, [pc, #264]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	3304      	adds	r3, #4
 80138fc:	681a      	ldr	r2, [r3, #0]
 80138fe:	6a3b      	ldr	r3, [r7, #32]
 8013900:	009b      	lsls	r3, r3, #2
 8013902:	4413      	add	r3, r2
 8013904:	69ba      	ldr	r2, [r7, #24]
 8013906:	601a      	str	r2, [r3, #0]
		for (float v = 1.0f; i < (mWaveLength / 4) + (mWaveLength / 2); ++i, v -= step)
 8013908:	6a3b      	ldr	r3, [r7, #32]
 801390a:	3301      	adds	r3, #1
 801390c:	623b      	str	r3, [r7, #32]
 801390e:	ed97 7a06 	vldr	s14, [r7, #24]
 8013912:	edd7 7a02 	vldr	s15, [r7, #8]
 8013916:	ee77 7a67 	vsub.f32	s15, s14, s15
 801391a:	edc7 7a06 	vstr	s15, [r7, #24]
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	68db      	ldr	r3, [r3, #12]
 8013922:	089a      	lsrs	r2, r3, #2
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	68db      	ldr	r3, [r3, #12]
 8013928:	085b      	lsrs	r3, r3, #1
 801392a:	4413      	add	r3, r2
 801392c:	6a3a      	ldr	r2, [r7, #32]
 801392e:	429a      	cmp	r2, r3
 8013930:	d3e1      	bcc.n	80138f6 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x182>
		}
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 8013932:	4b35      	ldr	r3, [pc, #212]	@ (8013a08 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x294>)
 8013934:	617b      	str	r3, [r7, #20]
 8013936:	e013      	b.n	8013960 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x1ec>
		{
			mWavetable[1][i] = v;
 8013938:	4b31      	ldr	r3, [pc, #196]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	3304      	adds	r3, #4
 801393e:	681a      	ldr	r2, [r3, #0]
 8013940:	6a3b      	ldr	r3, [r7, #32]
 8013942:	009b      	lsls	r3, r3, #2
 8013944:	4413      	add	r3, r2
 8013946:	697a      	ldr	r2, [r7, #20]
 8013948:	601a      	str	r2, [r3, #0]
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 801394a:	6a3b      	ldr	r3, [r7, #32]
 801394c:	3301      	adds	r3, #1
 801394e:	623b      	str	r3, [r7, #32]
 8013950:	ed97 7a05 	vldr	s14, [r7, #20]
 8013954:	edd7 7a02 	vldr	s15, [r7, #8]
 8013958:	ee77 7a27 	vadd.f32	s15, s14, s15
 801395c:	edc7 7a05 	vstr	s15, [r7, #20]
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	68db      	ldr	r3, [r3, #12]
 8013964:	6a3a      	ldr	r2, [r7, #32]
 8013966:	429a      	cmp	r2, r3
 8013968:	d3e6      	bcc.n	8013938 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x1c4>
		}

		// Calculate sawtooth wave
		step = 2.0f / static_cast<float>(mWaveLength);
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	68db      	ldr	r3, [r3, #12]
 801396e:	ee07 3a90 	vmov	s15, r3
 8013972:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013976:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801397a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801397e:	edc7 7a02 	vstr	s15, [r7, #8]
		i = 0;
 8013982:	2300      	movs	r3, #0
 8013984:	623b      	str	r3, [r7, #32]
		for (float v = 0.0f; i < (mWaveLength / 2); ++i, v += step)
 8013986:	f04f 0300 	mov.w	r3, #0
 801398a:	613b      	str	r3, [r7, #16]
 801398c:	e013      	b.n	80139b6 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x242>
		{
			mWavetable[2][i] = v;
 801398e:	4b1c      	ldr	r3, [pc, #112]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	3308      	adds	r3, #8
 8013994:	681a      	ldr	r2, [r3, #0]
 8013996:	6a3b      	ldr	r3, [r7, #32]
 8013998:	009b      	lsls	r3, r3, #2
 801399a:	4413      	add	r3, r2
 801399c:	693a      	ldr	r2, [r7, #16]
 801399e:	601a      	str	r2, [r3, #0]
		for (float v = 0.0f; i < (mWaveLength / 2); ++i, v += step)
 80139a0:	6a3b      	ldr	r3, [r7, #32]
 80139a2:	3301      	adds	r3, #1
 80139a4:	623b      	str	r3, [r7, #32]
 80139a6:	ed97 7a04 	vldr	s14, [r7, #16]
 80139aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80139ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80139b2:	edc7 7a04 	vstr	s15, [r7, #16]
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	68db      	ldr	r3, [r3, #12]
 80139ba:	085b      	lsrs	r3, r3, #1
 80139bc:	6a3a      	ldr	r2, [r7, #32]
 80139be:	429a      	cmp	r2, r3
 80139c0:	d3e5      	bcc.n	801398e <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x21a>
		}
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 80139c2:	4b11      	ldr	r3, [pc, #68]	@ (8013a08 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x294>)
 80139c4:	60fb      	str	r3, [r7, #12]
 80139c6:	e013      	b.n	80139f0 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x27c>
		{
			mWavetable[2][i] = v;
 80139c8:	4b0d      	ldr	r3, [pc, #52]	@ (8013a00 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x28c>)
 80139ca:	681b      	ldr	r3, [r3, #0]
 80139cc:	3308      	adds	r3, #8
 80139ce:	681a      	ldr	r2, [r3, #0]
 80139d0:	6a3b      	ldr	r3, [r7, #32]
 80139d2:	009b      	lsls	r3, r3, #2
 80139d4:	4413      	add	r3, r2
 80139d6:	68fa      	ldr	r2, [r7, #12]
 80139d8:	601a      	str	r2, [r3, #0]
		for (float v = -1.0f; i < mWaveLength; ++i, v += step)
 80139da:	6a3b      	ldr	r3, [r7, #32]
 80139dc:	3301      	adds	r3, #1
 80139de:	623b      	str	r3, [r7, #32]
 80139e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80139e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80139e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80139ec:	edc7 7a03 	vstr	s15, [r7, #12]
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	68db      	ldr	r3, [r3, #12]
 80139f4:	6a3a      	ldr	r2, [r7, #32]
 80139f6:	429a      	cmp	r2, r3
 80139f8:	d3e6      	bcc.n	80139c8 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x254>
		}

		// Calculate square wave
		i = 0;
 80139fa:	2300      	movs	r3, #0
 80139fc:	623b      	str	r3, [r7, #32]
		for ( ; i < (mWaveLength / 2); ++i)
 80139fe:	e012      	b.n	8013a26 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2b2>
 8013a00:	24001220 	.word	0x24001220
 8013a04:	40c90fdb 	.word	0x40c90fdb
 8013a08:	bf800000 	.word	0xbf800000
		{
			mWavetable[3][i] = 1.0f;
 8013a0c:	4b14      	ldr	r3, [pc, #80]	@ (8013a60 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2ec>)
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	330c      	adds	r3, #12
 8013a12:	681a      	ldr	r2, [r3, #0]
 8013a14:	6a3b      	ldr	r3, [r7, #32]
 8013a16:	009b      	lsls	r3, r3, #2
 8013a18:	4413      	add	r3, r2
 8013a1a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8013a1e:	601a      	str	r2, [r3, #0]
		for ( ; i < (mWaveLength / 2); ++i)
 8013a20:	6a3b      	ldr	r3, [r7, #32]
 8013a22:	3301      	adds	r3, #1
 8013a24:	623b      	str	r3, [r7, #32]
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	68db      	ldr	r3, [r3, #12]
 8013a2a:	085b      	lsrs	r3, r3, #1
 8013a2c:	6a3a      	ldr	r2, [r7, #32]
 8013a2e:	429a      	cmp	r2, r3
 8013a30:	d3ec      	bcc.n	8013a0c <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x298>
		}
		for ( ; i < mWaveLength; ++i)
 8013a32:	e00b      	b.n	8013a4c <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2d8>
		{
			mWavetable[3][i] = -1.0f;
 8013a34:	4b0a      	ldr	r3, [pc, #40]	@ (8013a60 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2ec>)
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	330c      	adds	r3, #12
 8013a3a:	681a      	ldr	r2, [r3, #0]
 8013a3c:	6a3b      	ldr	r3, [r7, #32]
 8013a3e:	009b      	lsls	r3, r3, #2
 8013a40:	4413      	add	r3, r2
 8013a42:	4a08      	ldr	r2, [pc, #32]	@ (8013a64 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2f0>)
 8013a44:	601a      	str	r2, [r3, #0]
		for ( ; i < mWaveLength; ++i)
 8013a46:	6a3b      	ldr	r3, [r7, #32]
 8013a48:	3301      	adds	r3, #1
 8013a4a:	623b      	str	r3, [r7, #32]
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	68db      	ldr	r3, [r3, #12]
 8013a50:	6a3a      	ldr	r2, [r7, #32]
 8013a52:	429a      	cmp	r2, r3
 8013a54:	d3ee      	bcc.n	8013a34 <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2c0>
 8013a56:	e000      	b.n	8013a5a <_ZN12CasualNoises13Wavetable_LFO15createWaveTableEv+0x2e6>
			return;
 8013a58:	bf00      	nop
		}

	}
 8013a5a:	3734      	adds	r7, #52	@ 0x34
 8013a5c:	46bd      	mov	sp, r7
 8013a5e:	bd90      	pop	{r4, r7, pc}
 8013a60:	24001220 	.word	0x24001220
 8013a64:	bf800000 	.word	0xbf800000

08013a68 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff>:
	//==============================================================================
	//          CachedWavetable_LFO
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	CachedWavetable_LFO(float sampleRate, float frequency)
 8013a68:	b580      	push	{r7, lr}
 8013a6a:	b08a      	sub	sp, #40	@ 0x28
 8013a6c:	af00      	add	r7, sp, #0
 8013a6e:	60f8      	str	r0, [r7, #12]
 8013a70:	ed87 0a02 	vstr	s0, [r7, #8]
 8013a74:	edc7 0a01 	vstr	s1, [r7, #4]
	: Wavetable_LFO(sampleRate, frequency)
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	edd7 0a01 	vldr	s1, [r7, #4]
 8013a7e:	ed97 0a02 	vldr	s0, [r7, #8]
 8013a82:	4618      	mov	r0, r3
 8013a84:	f7ff fc56 	bl	8013334 <_ZN12CasualNoises13Wavetable_LFOC1Eff>
 8013a88:	4a2b      	ldr	r2, [pc, #172]	@ (8013b38 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0xd0>)
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	601a      	str	r2, [r3, #0]
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	2200      	movs	r2, #0
 8013a92:	635a      	str	r2, [r3, #52]	@ 0x34
	{
		mWavetablePtr = new float[mWaveLength];
 8013a94:	68fb      	ldr	r3, [r7, #12]
 8013a96:	68db      	ldr	r3, [r3, #12]
 8013a98:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8013a9c:	4293      	cmp	r3, r2
 8013a9e:	d203      	bcs.n	8013aa8 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0x40>
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	68db      	ldr	r3, [r3, #12]
 8013aa4:	009b      	lsls	r3, r3, #2
 8013aa6:	e001      	b.n	8013aac <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0x44>
 8013aa8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013aac:	4618      	mov	r0, r3
 8013aae:	f000 fcbc 	bl	801442a <_Znaj>
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	461a      	mov	r2, r3
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	635a      	str	r2, [r3, #52]	@ 0x34
		reset();
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	4618      	mov	r0, r3
 8013abe:	f7ff fddd 	bl	801367c <_ZN12CasualNoises13Wavetable_LFO5resetEv>
		AudioBuffer audioBuffer = AudioBuffer(mWaveLength, 1);
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	68d9      	ldr	r1, [r3, #12]
 8013ac6:	f107 0310 	add.w	r3, r7, #16
 8013aca:	2201      	movs	r2, #1
 8013acc:	4618      	mov	r0, r3
 8013ace:	f7ec ff1f 	bl	8000910 <_ZN12CasualNoises11AudioBufferC1Emm>
		fillAudioBuffer(audioBuffer);
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	f107 0210 	add.w	r2, r7, #16
 8013ad8:	4611      	mov	r1, r2
 8013ada:	4618      	mov	r0, r3
 8013adc:	f7ff fddc 	bl	8013698 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE>
		const float* rptr = audioBuffer.getReadPointer(0);
 8013ae0:	f107 0310 	add.w	r3, r7, #16
 8013ae4:	2100      	movs	r1, #0
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	f7ec fe3e 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8013aec:	6278      	str	r0, [r7, #36]	@ 0x24
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013aee:	2300      	movs	r3, #0
 8013af0:	623b      	str	r3, [r7, #32]
 8013af2:	e00c      	b.n	8013b0e <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0xa6>
		{
			mWavetablePtr[i] = *rptr++;
 8013af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013af6:	1d1a      	adds	r2, r3, #4
 8013af8:	627a      	str	r2, [r7, #36]	@ 0x24
 8013afa:	68fa      	ldr	r2, [r7, #12]
 8013afc:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8013afe:	6a3a      	ldr	r2, [r7, #32]
 8013b00:	0092      	lsls	r2, r2, #2
 8013b02:	440a      	add	r2, r1
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	6013      	str	r3, [r2, #0]
		for (uint32_t i = 0; i < mWaveLength; ++i)
 8013b08:	6a3b      	ldr	r3, [r7, #32]
 8013b0a:	3301      	adds	r3, #1
 8013b0c:	623b      	str	r3, [r7, #32]
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	68db      	ldr	r3, [r3, #12]
 8013b12:	6a3a      	ldr	r2, [r7, #32]
 8013b14:	429a      	cmp	r2, r3
 8013b16:	d3ed      	bcc.n	8013af4 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0x8c>
		}
		setMorphFactor(0.0f);
 8013b18:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8013b3c <_ZN12CasualNoises19CachedWavetable_LFOC1Eff+0xd4>
 8013b1c:	68f8      	ldr	r0, [r7, #12]
 8013b1e:	f000 f80f 	bl	8013b40 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf>
	};
 8013b22:	f107 0310 	add.w	r3, r7, #16
 8013b26:	4618      	mov	r0, r3
 8013b28:	f7ec ff2a 	bl	8000980 <_ZN12CasualNoises11AudioBufferD1Ev>
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	4618      	mov	r0, r3
 8013b30:	3728      	adds	r7, #40	@ 0x28
 8013b32:	46bd      	mov	sp, r7
 8013b34:	bd80      	pop	{r7, pc}
 8013b36:	bf00      	nop
 8013b38:	08017fac 	.word	0x08017fac
 8013b3c:	00000000 	.word	0x00000000

08013b40 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf>:
	// factor:	0.0f -> 1.0f
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	// note: takes around 1.6msec on an 550MHz STM32H723
	virtual void setMorphFactor(float morph) noexcept override
 8013b40:	b580      	push	{r7, lr}
 8013b42:	b08c      	sub	sp, #48	@ 0x30
 8013b44:	af00      	add	r7, sp, #0
 8013b46:	6078      	str	r0, [r7, #4]
 8013b48:	ed87 0a00 	vstr	s0, [r7]
	{

		if (morph != getMorphFactor())
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	4618      	mov	r0, r3
 8013b50:	f7ff fcc8 	bl	80134e4 <_ZNK12CasualNoises13Wavetable_LFO14getMorphFactorEv>
 8013b54:	eeb0 7a40 	vmov.f32	s14, s0
 8013b58:	edd7 7a00 	vldr	s15, [r7]
 8013b5c:	eef4 7a47 	vcmp.f32	s15, s14
 8013b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b64:	bf14      	ite	ne
 8013b66:	2301      	movne	r3, #1
 8013b68:	2300      	moveq	r3, #0
 8013b6a:	b2db      	uxtb	r3, r3
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	d052      	beq.n	8013c16 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xd6>
		{

			// Update wave table morpfh factor
			Wavetable_LFO::setMorphFactor(morph);
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	ed97 0a00 	vldr	s0, [r7]
 8013b76:	4618      	mov	r0, r3
 8013b78:	f7ff fc4e 	bl	8013418 <_ZN12CasualNoises13Wavetable_LFO14setMorphFactorEf>

			// Fill wave table buffer
			float max = -1.0f;
 8013b7c:	4b28      	ldr	r3, [pc, #160]	@ (8013c20 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xe0>)
 8013b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			float min =  1.0f;
 8013b80:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8013b84:	62bb      	str	r3, [r7, #40]	@ 0x28
			AudioBuffer audioBuffer = AudioBuffer(mWaveLength, 1);
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	68d9      	ldr	r1, [r3, #12]
 8013b8a:	f107 030c 	add.w	r3, r7, #12
 8013b8e:	2201      	movs	r2, #1
 8013b90:	4618      	mov	r0, r3
 8013b92:	f7ec febd 	bl	8000910 <_ZN12CasualNoises11AudioBufferC1Emm>
			fillAudioBuffer(audioBuffer);
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	f107 020c 	add.w	r2, r7, #12
 8013b9c:	4611      	mov	r1, r2
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	f7ff fd7a 	bl	8013698 <_ZN12CasualNoises13Wavetable_LFO15fillAudioBufferERNS_11AudioBufferE>
			const float* rptr = audioBuffer.getReadPointer(0);
 8013ba4:	f107 030c 	add.w	r3, r7, #12
 8013ba8:	2100      	movs	r1, #0
 8013baa:	4618      	mov	r0, r3
 8013bac:	f7ec fddc 	bl	8000768 <_ZNK12CasualNoises11AudioBuffer14getReadPointerEi>
 8013bb0:	6278      	str	r0, [r7, #36]	@ 0x24
			for (uint32_t i = 0; i < mWaveLength; ++i)
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	623b      	str	r3, [r7, #32]
 8013bb6:	e024      	b.n	8013c02 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xc2>
			{
				float sample = *rptr++;
 8013bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bba:	1d1a      	adds	r2, r3, #4
 8013bbc:	627a      	str	r2, [r7, #36]	@ 0x24
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	61fb      	str	r3, [r7, #28]
				if (sample > max)
 8013bc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8013bc6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8013bca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013bd2:	dd01      	ble.n	8013bd8 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0x98>
					max = sample;
 8013bd4:	69fb      	ldr	r3, [r7, #28]
 8013bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if (sample < min)
 8013bd8:	ed97 7a07 	vldr	s14, [r7, #28]
 8013bdc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8013be0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013be8:	d501      	bpl.n	8013bee <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0xae>
					min = sample;
 8013bea:	69fb      	ldr	r3, [r7, #28]
 8013bec:	62bb      	str	r3, [r7, #40]	@ 0x28
				mWavetablePtr[i] = sample;
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013bf2:	6a3b      	ldr	r3, [r7, #32]
 8013bf4:	009b      	lsls	r3, r3, #2
 8013bf6:	4413      	add	r3, r2
 8013bf8:	69fa      	ldr	r2, [r7, #28]
 8013bfa:	601a      	str	r2, [r3, #0]
			for (uint32_t i = 0; i < mWaveLength; ++i)
 8013bfc:	6a3b      	ldr	r3, [r7, #32]
 8013bfe:	3301      	adds	r3, #1
 8013c00:	623b      	str	r3, [r7, #32]
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	68db      	ldr	r3, [r3, #12]
 8013c06:	6a3a      	ldr	r2, [r7, #32]
 8013c08:	429a      	cmp	r2, r3
 8013c0a:	d3d5      	bcc.n	8013bb8 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf+0x78>
			}

		}
 8013c0c:	f107 030c 	add.w	r3, r7, #12
 8013c10:	4618      	mov	r0, r3
 8013c12:	f7ec feb5 	bl	8000980 <_ZN12CasualNoises11AudioBufferD1Ev>

	}
 8013c16:	bf00      	nop
 8013c18:	3730      	adds	r7, #48	@ 0x30
 8013c1a:	46bd      	mov	sp, r7
 8013c1c:	bd80      	pop	{r7, pc}
 8013c1e:	bf00      	nop
 8013c20:	bf800000 	.word	0xbf800000

08013c24 <_ZN12CasualNoises19CachedWavetable_LFO10nextSampleEv>:
	//==============================================================================
	//          nextSample
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	float nextSample() noexcept override
 8013c24:	b480      	push	{r7}
 8013c26:	b085      	sub	sp, #20
 8013c28:	af00      	add	r7, sp, #0
 8013c2a:	6078      	str	r0, [r7, #4]
	{

		float nextWaveIndex = mWaveIndex + mStep;
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	ed93 7a01 	vldr	s14, [r3, #4]
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	edd3 7a02 	vldr	s15, [r3, #8]
 8013c38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013c3c:	edc7 7a03 	vstr	s15, [r7, #12]
		if (nextWaveIndex >= mWaveLength)
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	68db      	ldr	r3, [r3, #12]
 8013c44:	ee07 3a90 	vmov	s15, r3
 8013c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013c4c:	ed97 7a03 	vldr	s14, [r7, #12]
 8013c50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c58:	db0b      	blt.n	8013c72 <_ZN12CasualNoises19CachedWavetable_LFO10nextSampleEv+0x4e>
			nextWaveIndex -= mWaveLength;
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	68db      	ldr	r3, [r3, #12]
 8013c5e:	ee07 3a90 	vmov	s15, r3
 8013c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013c66:	ed97 7a03 	vldr	s14, [r7, #12]
 8013c6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013c6e:	edc7 7a03 	vstr	s15, [r7, #12]

		float sample = mWavetablePtr[static_cast<uint32_t>(mWaveIndex)];
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	edd3 7a01 	vldr	s15, [r3, #4]
 8013c7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013c80:	ee17 3a90 	vmov	r3, s15
 8013c84:	009b      	lsls	r3, r3, #2
 8013c86:	4413      	add	r3, r2
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	60bb      	str	r3, [r7, #8]

		mWaveIndex = nextWaveIndex;
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	68fa      	ldr	r2, [r7, #12]
 8013c90:	605a      	str	r2, [r3, #4]

		return sample;
 8013c92:	68bb      	ldr	r3, [r7, #8]
 8013c94:	ee07 3a90 	vmov	s15, r3

	}
 8013c98:	eeb0 0a67 	vmov.f32	s0, s15
 8013c9c:	3714      	adds	r7, #20
 8013c9e:	46bd      	mov	sp, r7
 8013ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ca4:	4770      	bx	lr
	...

08013ca8 <_ZN12CasualNoises11PulsarSynthC1Eff>:
	//==============================================================================
	//          PulsarSynth
	//
	//  CasualNoises    06/12/2024  First implementation
	//==============================================================================
	 PulsarSynth(float sampleRate, float frequency)
 8013ca8:	b580      	push	{r7, lr}
 8013caa:	b086      	sub	sp, #24
 8013cac:	af00      	add	r7, sp, #0
 8013cae:	60f8      	str	r0, [r7, #12]
 8013cb0:	ed87 0a02 	vstr	s0, [r7, #8]
 8013cb4:	edc7 0a01 	vstr	s1, [r7, #4]
	: CachedWavetable_LFO(sampleRate, frequency)
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	edd7 0a01 	vldr	s1, [r7, #4]
 8013cbe:	ed97 0a02 	vldr	s0, [r7, #8]
 8013cc2:	4618      	mov	r0, r3
 8013cc4:	f7ff fed0 	bl	8013a68 <_ZN12CasualNoises19CachedWavetable_LFOC1Eff>
 8013cc8:	4a2a      	ldr	r2, [pc, #168]	@ (8013d74 <_ZN12CasualNoises11PulsarSynthC1Eff+0xcc>)
 8013cca:	68fb      	ldr	r3, [r7, #12]
 8013ccc:	601a      	str	r2, [r3, #0]
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	f04f 0200 	mov.w	r2, #0
 8013cd4:	639a      	str	r2, [r3, #56]	@ 0x38
 8013cd6:	68fb      	ldr	r3, [r7, #12]
 8013cd8:	2200      	movs	r2, #0
 8013cda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	f04f 0200 	mov.w	r2, #0
 8013ce2:	641a      	str	r2, [r3, #64]	@ 0x40
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	f04f 0200 	mov.w	r2, #0
 8013cea:	645a      	str	r2, [r3, #68]	@ 0x44
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	f04f 0200 	mov.w	r2, #0
 8013cf2:	649a      	str	r2, [r3, #72]	@ 0x48
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8013cfa:	64da      	str	r2, [r3, #76]	@ 0x4c
 8013cfc:	68fb      	ldr	r3, [r7, #12]
 8013cfe:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8013d02:	651a      	str	r2, [r3, #80]	@ 0x50
	{

		 // Calculate initial pulsar curve
		 mPulsarCurvePtr = new float[mWaveLength];
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	68db      	ldr	r3, [r3, #12]
 8013d08:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8013d0c:	4293      	cmp	r3, r2
 8013d0e:	d203      	bcs.n	8013d18 <_ZN12CasualNoises11PulsarSynthC1Eff+0x70>
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	68db      	ldr	r3, [r3, #12]
 8013d14:	009b      	lsls	r3, r3, #2
 8013d16:	e001      	b.n	8013d1c <_ZN12CasualNoises11PulsarSynthC1Eff+0x74>
 8013d18:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013d1c:	4618      	mov	r0, r3
 8013d1e:	f000 fb84 	bl	801442a <_Znaj>
 8013d22:	4603      	mov	r3, r0
 8013d24:	461a      	mov	r2, r3
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	63da      	str	r2, [r3, #60]	@ 0x3c
		 for (uint32_t i = 0; i < mWaveLength; ++i)
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	617b      	str	r3, [r7, #20]
 8013d2e:	e00e      	b.n	8013d4e <_ZN12CasualNoises11PulsarSynthC1Eff+0xa6>
			 mPulsarCurvePtr[i] = i;
 8013d30:	68fb      	ldr	r3, [r7, #12]
 8013d32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8013d34:	697b      	ldr	r3, [r7, #20]
 8013d36:	009b      	lsls	r3, r3, #2
 8013d38:	4413      	add	r3, r2
 8013d3a:	697a      	ldr	r2, [r7, #20]
 8013d3c:	ee07 2a90 	vmov	s15, r2
 8013d40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013d44:	edc3 7a00 	vstr	s15, [r3]
		 for (uint32_t i = 0; i < mWaveLength; ++i)
 8013d48:	697b      	ldr	r3, [r7, #20]
 8013d4a:	3301      	adds	r3, #1
 8013d4c:	617b      	str	r3, [r7, #20]
 8013d4e:	68fb      	ldr	r3, [r7, #12]
 8013d50:	68db      	ldr	r3, [r3, #12]
 8013d52:	697a      	ldr	r2, [r7, #20]
 8013d54:	429a      	cmp	r2, r3
 8013d56:	d3eb      	bcc.n	8013d30 <_ZN12CasualNoises11PulsarSynthC1Eff+0x88>

		 // Sync with CachedWavetable_LFO
		 mPulsarStep = mStep;
 8013d58:	68fb      	ldr	r3, [r7, #12]
 8013d5a:	689a      	ldr	r2, [r3, #8]
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	645a      	str	r2, [r3, #68]	@ 0x44

		 // Update pulsar curve
		 setFormant(0.0f);
 8013d60:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8013d78 <_ZN12CasualNoises11PulsarSynthC1Eff+0xd0>
 8013d64:	68f8      	ldr	r0, [r7, #12]
 8013d66:	f000 f8a5 	bl	8013eb4 <_ZN12CasualNoises11PulsarSynth10setFormantEf>

	};
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	4618      	mov	r0, r3
 8013d6e:	3718      	adds	r7, #24
 8013d70:	46bd      	mov	sp, r7
 8013d72:	bd80      	pop	{r7, pc}
 8013d74:	08017f98 	.word	0x08017f98
 8013d78:	00000000 	.word	0x00000000

08013d7c <_ZN12CasualNoises11PulsarSynth10nextSampleEv>:
	//==============================================================================
	//          nextSample
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	float nextSample() noexcept override
 8013d7c:	b580      	push	{r7, lr}
 8013d7e:	b084      	sub	sp, #16
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
	{

		// Calculate next sample
		float sample = 0.0f;
 8013d84:	f04f 0300 	mov.w	r3, #0
 8013d88:	60fb      	str	r3, [r7, #12]
		int32_t idx = static_cast<int32_t>(mPulsarWaveIndex);
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8013d90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013d94:	ee17 3a90 	vmov	r3, s15
 8013d98:	60bb      	str	r3, [r7, #8]
		if (mPulsarCurvePtr[idx] >= 0.0f)
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8013d9e:	68bb      	ldr	r3, [r7, #8]
 8013da0:	009b      	lsls	r3, r3, #2
 8013da2:	4413      	add	r3, r2
 8013da4:	edd3 7a00 	vldr	s15, [r3]
 8013da8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013db0:	db18      	blt.n	8013de4 <_ZN12CasualNoises11PulsarSynth10nextSampleEv+0x68>
		{
			CachedWavetable_LFO::mWaveIndex = mPulsarCurvePtr[idx];
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8013db6:	68bb      	ldr	r3, [r7, #8]
 8013db8:	009b      	lsls	r3, r3, #2
 8013dba:	4413      	add	r3, r2
 8013dbc:	681a      	ldr	r2, [r3, #0]
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	605a      	str	r2, [r3, #4]
			sample = CachedWavetable_LFO::nextSample();
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	4618      	mov	r0, r3
 8013dc6:	f7ff ff2d 	bl	8013c24 <_ZN12CasualNoises19CachedWavetable_LFO10nextSampleEv>
 8013dca:	ed87 0a03 	vstr	s0, [r7, #12]
			sample = fold(sample, mWaveFold);
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8013dd4:	eef0 0a67 	vmov.f32	s1, s15
 8013dd8:	ed97 0a03 	vldr	s0, [r7, #12]
 8013ddc:	f7ec ff2c 	bl	8000c38 <_ZN12CasualNoises4foldEff>
 8013de0:	ed87 0a03 	vstr	s0, [r7, #12]
		}

		// Increase index, on next cycle update morph amount to avoid clicks
		//      also update pulsar curve
		mPulsarWaveIndex += mPulsarStep;
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8013df0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
		if (mPulsarWaveIndex >= mWaveLength)
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	68db      	ldr	r3, [r3, #12]
 8013e04:	ee07 3a90 	vmov	s15, r3
 8013e08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013e0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8013e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e14:	db1d      	blt.n	8013e52 <_ZN12CasualNoises11PulsarSynth10nextSampleEv+0xd6>
		{
			setTimeMarker_1();												// ToDo remove this
 8013e16:	f7ef f89b 	bl	8002f50 <setTimeMarker_1>
			mPulsarWaveIndex -= mWaveLength;
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	68db      	ldr	r3, [r3, #12]
 8013e24:	ee07 3a90 	vmov	s15, r3
 8013e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
			CachedWavetable_LFO::setMorphFactor(mMorph);
 8013e36:	687a      	ldr	r2, [r7, #4]
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8013e3e:	eeb0 0a67 	vmov.f32	s0, s15
 8013e42:	4610      	mov	r0, r2
 8013e44:	f7ff fe7c 	bl	8013b40 <_ZN12CasualNoises19CachedWavetable_LFO14setMorphFactorEf>
			refresh();
 8013e48:	6878      	ldr	r0, [r7, #4]
 8013e4a:	f000 f8e1 	bl	8014010 <_ZN12CasualNoises11PulsarSynth7refreshEv>
			resetTimeMarker_1();											// ToDo remove this
 8013e4e:	f7ef f88b 	bl	8002f68 <resetTimeMarker_1>
		}

		return sample;
 8013e52:	68fb      	ldr	r3, [r7, #12]
 8013e54:	ee07 3a90 	vmov	s15, r3

	}
 8013e58:	eeb0 0a67 	vmov.f32	s0, s15
 8013e5c:	3710      	adds	r7, #16
 8013e5e:	46bd      	mov	sp, r7
 8013e60:	bd80      	pop	{r7, pc}
	...

08013e64 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf>:
	//
	// factor:	0.0f -> 1.0f
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	void setMorphFactor(float morph) noexcept
 8013e64:	b580      	push	{r7, lr}
 8013e66:	b082      	sub	sp, #8
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	6078      	str	r0, [r7, #4]
 8013e6c:	ed87 0a00 	vstr	s0, [r7]
	{
		if (morph != mMorph)
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8013e76:	ed97 7a00 	vldr	s14, [r7]
 8013e7a:	eeb4 7a67 	vcmp.f32	s14, s15
 8013e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e82:	d010      	beq.n	8013ea6 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf+0x42>
		{
			// Only use part of the wave table
			mMorph = cn_map(morph, 0.0f, 1.0f, 0.0f, (float)(1.0f / 8.0f) * 3.0f);
 8013e84:	eeb5 2a08 	vmov.f32	s4, #88	@ 0x3ec00000  0.375
 8013e88:	eddf 1a09 	vldr	s3, [pc, #36]	@ 8013eb0 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf+0x4c>
 8013e8c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013e90:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8013eb0 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf+0x4c>
 8013e94:	ed97 0a00 	vldr	s0, [r7]
 8013e98:	f7ec fe5e 	bl	8000b58 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8013e9c:	eef0 7a40 	vmov.f32	s15, s0
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
		}
	}
 8013ea6:	bf00      	nop
 8013ea8:	3708      	adds	r7, #8
 8013eaa:	46bd      	mov	sp, r7
 8013eac:	bd80      	pop	{r7, pc}
 8013eae:	bf00      	nop
 8013eb0:	00000000 	.word	0x00000000

08013eb4 <_ZN12CasualNoises11PulsarSynth10setFormantEf>:
	//
	// Set formant value, refresh is postponed until start of next wave cycle
	//
	//  CasualNoises    21/07/2025  First implementation
	//==============================================================================
	void setFormant(float formant) noexcept
 8013eb4:	b580      	push	{r7, lr}
 8013eb6:	b082      	sub	sp, #8
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	6078      	str	r0, [r7, #4]
 8013ebc:	ed87 0a00 	vstr	s0, [r7]
	{

		mFormant = cn_limit(formant, 0.0f, 1.0f);
 8013ec0:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013ec4:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8013f2c <_ZN12CasualNoises11PulsarSynth10setFormantEf+0x78>
 8013ec8:	ed97 0a00 	vldr	s0, [r7]
 8013ecc:	f000 fa61 	bl	8014392 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 8013ed0:	eef0 7a40 	vmov.f32	s15, s0
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
		mFormant = cn_map((float)mFormant, 0.0f, 1.0f, (float)mWaveLength, (float)(mWaveLength / 8.0f));
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	68db      	ldr	r3, [r3, #12]
 8013ee4:	ee07 3a90 	vmov	s15, r3
 8013ee8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	68db      	ldr	r3, [r3, #12]
 8013ef0:	ee07 3a90 	vmov	s15, r3
 8013ef4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013ef8:	eef2 5a00 	vmov.f32	s11, #32	@ 0x41000000  8.0
 8013efc:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 8013f00:	eeb0 2a46 	vmov.f32	s4, s12
 8013f04:	eef0 1a66 	vmov.f32	s3, s13
 8013f08:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013f0c:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8013f2c <_ZN12CasualNoises11PulsarSynth10setFormantEf+0x78>
 8013f10:	eeb0 0a47 	vmov.f32	s0, s14
 8013f14:	f7ec fe20 	bl	8000b58 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8013f18:	eef0 7a40 	vmov.f32	s15, s0
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	}
 8013f22:	bf00      	nop
 8013f24:	3708      	adds	r7, #8
 8013f26:	46bd      	mov	sp, r7
 8013f28:	bd80      	pop	{r7, pc}
 8013f2a:	bf00      	nop
 8013f2c:	00000000 	.word	0x00000000

08013f30 <_ZN12CasualNoises11PulsarSynth10setClusterEf>:
	//
	// Set cluster value, refresh is postponed until start of next wave cycle
	//
	//  CasualNoises    22/07/2025  First implementation
	//==============================================================================
	void setCluster(float cluster) noexcept
 8013f30:	b580      	push	{r7, lr}
 8013f32:	b082      	sub	sp, #8
 8013f34:	af00      	add	r7, sp, #0
 8013f36:	6078      	str	r0, [r7, #4]
 8013f38:	ed87 0a00 	vstr	s0, [r7]
	{

		mCluster = cn_limit(cluster, 0.0f, 1.0f);
 8013f3c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013f40:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8013f88 <_ZN12CasualNoises11PulsarSynth10setClusterEf+0x58>
 8013f44:	ed97 0a00 	vldr	s0, [r7]
 8013f48:	f000 fa23 	bl	8014392 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 8013f4c:	eef0 7a40 	vmov.f32	s15, s0
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
		mCluster = cn_map((float)mCluster, 0.0f, 1.0f, 1.0f, 5.0f);
 8013f56:	687b      	ldr	r3, [r7, #4]
 8013f58:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8013f5c:	eeb1 2a04 	vmov.f32	s4, #20	@ 0x40a00000  5.0
 8013f60:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 8013f64:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013f68:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8013f88 <_ZN12CasualNoises11PulsarSynth10setClusterEf+0x58>
 8013f6c:	eeb0 0a67 	vmov.f32	s0, s15
 8013f70:	f7ec fdf2 	bl	8000b58 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8013f74:	eef0 7a40 	vmov.f32	s15, s0
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	}
 8013f7e:	bf00      	nop
 8013f80:	3708      	adds	r7, #8
 8013f82:	46bd      	mov	sp, r7
 8013f84:	bd80      	pop	{r7, pc}
 8013f86:	bf00      	nop
 8013f88:	00000000 	.word	0x00000000

08013f8c <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf>:
	//
	// Set wave folder value
	//
	//  CasualNoises    22/07/2025  First implementation
	//==============================================================================
	void setWaveFolder(float fold) noexcept
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b082      	sub	sp, #8
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	6078      	str	r0, [r7, #4]
 8013f94:	ed87 0a00 	vstr	s0, [r7]
	{
		mWaveFold = cn_limit(fold, 0.0f, 1.0f);
 8013f98:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013f9c:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8013fe4 <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf+0x58>
 8013fa0:	ed97 0a00 	vldr	s0, [r7]
 8013fa4:	f000 f9f5 	bl	8014392 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>
 8013fa8:	eef0 7a40 	vmov.f32	s15, s0
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
		mWaveFold = cn_map((float)mWaveFold, 0.0f, 1.0f, 1.0f, 10.0f);
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8013fb8:	eeb2 2a04 	vmov.f32	s4, #36	@ 0x41200000  10.0
 8013fbc:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 8013fc0:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8013fc4:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8013fe4 <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf+0x58>
 8013fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8013fcc:	f7ec fdc4 	bl	8000b58 <_ZN12CasualNoises6cn_mapIfEET_S1_S1_S1_S1_S1_>
 8013fd0:	eef0 7a40 	vmov.f32	s15, s0
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	}
 8013fda:	bf00      	nop
 8013fdc:	3708      	adds	r7, #8
 8013fde:	46bd      	mov	sp, r7
 8013fe0:	bd80      	pop	{r7, pc}
 8013fe2:	bf00      	nop
 8013fe4:	00000000 	.word	0x00000000

08013fe8 <_ZN12CasualNoises11PulsarSynth12setFrequencyEf>:
	//==============================================================================
	//          setFrequency
	//
	//  CasualNoises    28/07/2025  First implementation
	//==============================================================================
	virtual void setFrequency(float frequency) noexcept
 8013fe8:	b580      	push	{r7, lr}
 8013fea:	b082      	sub	sp, #8
 8013fec:	af00      	add	r7, sp, #0
 8013fee:	6078      	str	r0, [r7, #4]
 8013ff0:	ed87 0a00 	vstr	s0, [r7]
	{
		CachedWavetable_LFO::setFrequency(frequency);
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	ed97 0a00 	vldr	s0, [r7]
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	f7ff f9ea 	bl	80133d4 <_ZN12CasualNoises13Wavetable_LFO12setFrequencyEf>
		mPulsarStep = mStep;
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	689a      	ldr	r2, [r3, #8]
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	645a      	str	r2, [r3, #68]	@ 0x44
	}
 8014008:	bf00      	nop
 801400a:	3708      	adds	r7, #8
 801400c:	46bd      	mov	sp, r7
 801400e:	bd80      	pop	{r7, pc}

08014010 <_ZN12CasualNoises11PulsarSynth7refreshEv>:
	//
	// Update pulsar curve
	//
	//  CasualNoises    22/07/2025  First implementation
	//==============================================================================
	void refresh() noexcept
 8014010:	b480      	push	{r7}
 8014012:	b087      	sub	sp, #28
 8014014:	af00      	add	r7, sp, #0
 8014016:	6078      	str	r0, [r7, #4]
	{

		uint32_t i = 0;
 8014018:	2300      	movs	r3, #0
 801401a:	617b      	str	r3, [r7, #20]
		float fw = mFormant;
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014020:	60fb      	str	r3, [r7, #12]
		float cw = fw / mCluster;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8014028:	edd7 6a03 	vldr	s13, [r7, #12]
 801402c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014030:	edc7 7a02 	vstr	s15, [r7, #8]
		for (; i < fw; )
 8014034:	e034      	b.n	80140a0 <_ZN12CasualNoises11PulsarSynth7refreshEv+0x90>
		{
			for  (uint32_t j = 0; (j < cw) && (i < fw); ++j, ++i)
 8014036:	2300      	movs	r3, #0
 8014038:	613b      	str	r3, [r7, #16]
 801403a:	e019      	b.n	8014070 <_ZN12CasualNoises11PulsarSynth7refreshEv+0x60>
			{
				mPulsarCurvePtr[i] = (j * mWaveLength) / cw;
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	68db      	ldr	r3, [r3, #12]
 8014040:	693a      	ldr	r2, [r7, #16]
 8014042:	fb02 f303 	mul.w	r3, r2, r3
 8014046:	ee07 3a90 	vmov	s15, r3
 801404a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014052:	697b      	ldr	r3, [r7, #20]
 8014054:	009b      	lsls	r3, r3, #2
 8014056:	4413      	add	r3, r2
 8014058:	ed97 7a02 	vldr	s14, [r7, #8]
 801405c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014060:	edc3 7a00 	vstr	s15, [r3]
			for  (uint32_t j = 0; (j < cw) && (i < fw); ++j, ++i)
 8014064:	693b      	ldr	r3, [r7, #16]
 8014066:	3301      	adds	r3, #1
 8014068:	613b      	str	r3, [r7, #16]
 801406a:	697b      	ldr	r3, [r7, #20]
 801406c:	3301      	adds	r3, #1
 801406e:	617b      	str	r3, [r7, #20]
 8014070:	693b      	ldr	r3, [r7, #16]
 8014072:	ee07 3a90 	vmov	s15, r3
 8014076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801407a:	ed97 7a02 	vldr	s14, [r7, #8]
 801407e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8014082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014086:	dd0b      	ble.n	80140a0 <_ZN12CasualNoises11PulsarSynth7refreshEv+0x90>
 8014088:	697b      	ldr	r3, [r7, #20]
 801408a:	ee07 3a90 	vmov	s15, r3
 801408e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014092:	ed97 7a03 	vldr	s14, [r7, #12]
 8014096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801409a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801409e:	dccd      	bgt.n	801403c <_ZN12CasualNoises11PulsarSynth7refreshEv+0x2c>
		for (; i < fw; )
 80140a0:	697b      	ldr	r3, [r7, #20]
 80140a2:	ee07 3a90 	vmov	s15, r3
 80140a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80140aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80140ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80140b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140b6:	dcbe      	bgt.n	8014036 <_ZN12CasualNoises11PulsarSynth7refreshEv+0x26>
			}
		}
		for (; i < mWaveLength; ++i)
 80140b8:	e009      	b.n	80140ce <_ZN12CasualNoises11PulsarSynth7refreshEv+0xbe>
			mPulsarCurvePtr[i] = -1.0f;
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80140be:	697b      	ldr	r3, [r7, #20]
 80140c0:	009b      	lsls	r3, r3, #2
 80140c2:	4413      	add	r3, r2
 80140c4:	4a08      	ldr	r2, [pc, #32]	@ (80140e8 <_ZN12CasualNoises11PulsarSynth7refreshEv+0xd8>)
 80140c6:	601a      	str	r2, [r3, #0]
		for (; i < mWaveLength; ++i)
 80140c8:	697b      	ldr	r3, [r7, #20]
 80140ca:	3301      	adds	r3, #1
 80140cc:	617b      	str	r3, [r7, #20]
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	68db      	ldr	r3, [r3, #12]
 80140d2:	697a      	ldr	r2, [r7, #20]
 80140d4:	429a      	cmp	r2, r3
 80140d6:	d3f0      	bcc.n	80140ba <_ZN12CasualNoises11PulsarSynth7refreshEv+0xaa>

	}
 80140d8:	bf00      	nop
 80140da:	bf00      	nop
 80140dc:	371c      	adds	r7, #28
 80140de:	46bd      	mov	sp, r7
 80140e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140e4:	4770      	bx	lr
 80140e6:	bf00      	nop
 80140e8:	bf800000 	.word	0xbf800000

080140ec <_ZN12CasualNoises17PulsarSynthEngine13prepareToPlayEfmPv>:
//==============================================================================
void PulsarSynthEngine::prepareToPlay (
		float sampleRate,
		uint32_t maximumExpectedSamplesPerBlock,
		void* inSynthParams)
{
 80140ec:	b590      	push	{r4, r7, lr}
 80140ee:	b087      	sub	sp, #28
 80140f0:	af00      	add	r7, sp, #0
 80140f2:	60f8      	str	r0, [r7, #12]
 80140f4:	ed87 0a02 	vstr	s0, [r7, #8]
 80140f8:	6079      	str	r1, [r7, #4]
 80140fa:	603a      	str	r2, [r7, #0]

	// store settings
	mSampleRate 					    = sampleRate;
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	68ba      	ldr	r2, [r7, #8]
 8014100:	605a      	str	r2, [r3, #4]
	mMaximumExpectedSamplesPerBlock     = maximumExpectedSamplesPerBlock;
 8014102:	68fb      	ldr	r3, [r7, #12]
 8014104:	687a      	ldr	r2, [r7, #4]
 8014106:	609a      	str	r2, [r3, #8]
	sSynthesiserParams*	synthParamsPtr	= (sSynthesiserParams*)inSynthParams;
 8014108:	683b      	ldr	r3, [r7, #0]
 801410a:	617b      	str	r3, [r7, #20]
	float frequency						= synthParamsPtr->frequency;
 801410c:	697b      	ldr	r3, [r7, #20]
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	613b      	str	r3, [r7, #16]

	mPulsarSynthPtr	  = new PulsarSynth(mSampleRate, frequency);
 8014112:	2054      	movs	r0, #84	@ 0x54
 8014114:	f000 f978 	bl	8014408 <_Znwj>
 8014118:	4603      	mov	r3, r0
 801411a:	461c      	mov	r4, r3
 801411c:	68fb      	ldr	r3, [r7, #12]
 801411e:	edd3 7a01 	vldr	s15, [r3, #4]
 8014122:	edd7 0a04 	vldr	s1, [r7, #16]
 8014126:	eeb0 0a67 	vmov.f32	s0, s15
 801412a:	4620      	mov	r0, r4
 801412c:	f7ff fdbc 	bl	8013ca8 <_ZN12CasualNoises11PulsarSynthC1Eff>
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	60dc      	str	r4, [r3, #12]
	mWavetable_LFOPtr = new Wavetable_LFO(mSampleRate, frequency);
 8014134:	2034      	movs	r0, #52	@ 0x34
 8014136:	f000 f967 	bl	8014408 <_Znwj>
 801413a:	4603      	mov	r3, r0
 801413c:	461c      	mov	r4, r3
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	edd3 7a01 	vldr	s15, [r3, #4]
 8014144:	edd7 0a04 	vldr	s1, [r7, #16]
 8014148:	eeb0 0a67 	vmov.f32	s0, s15
 801414c:	4620      	mov	r0, r4
 801414e:	f7ff f8f1 	bl	8013334 <_ZN12CasualNoises13Wavetable_LFOC1Eff>
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	611c      	str	r4, [r3, #16]
	mPulsarSynthPtr->setMorphFactor(0.0f / 100.0f);								// ToDo remove default settings
	mPulsarSynthPtr->setFormant(42.0f / 100.0f);
	mPulsarSynthPtr->setCluster(11.0f / 100.0f);
	mPulsarSynthPtr->setWaveFolder(4 / 100.0f);
*/
}
 8014156:	bf00      	nop
 8014158:	371c      	adds	r7, #28
 801415a:	46bd      	mov	sp, r7
 801415c:	bd90      	pop	{r4, r7, pc}

0801415e <_ZN12CasualNoises17PulsarSynthEngine16releaseResourcesEv>:
// This method is called after the last call to processBlock()
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::releaseResources()
{
 801415e:	b580      	push	{r7, lr}
 8014160:	b082      	sub	sp, #8
 8014162:	af00      	add	r7, sp, #0
 8014164:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);			// Not implemented yet
 8014166:	2003      	movs	r0, #3
 8014168:	f7ff f89a 	bl	80132a0 <_ZL14CN_ReportFault11eErrorCodes>
}
 801416c:	bf00      	nop
 801416e:	3708      	adds	r7, #8
 8014170:	46bd      	mov	sp, r7
 8014172:	bd80      	pop	{r7, pc}

08014174 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh>:
// Process incoming NerveNet data
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::processNerveNetData(uint32_t threadNo, uint32_t size, uint8_t* ptr)
{
 8014174:	b580      	push	{r7, lr}
 8014176:	b092      	sub	sp, #72	@ 0x48
 8014178:	af00      	add	r7, sp, #0
 801417a:	60f8      	str	r0, [r7, #12]
 801417c:	60b9      	str	r1, [r7, #8]
 801417e:	607a      	str	r2, [r7, #4]
 8014180:	603b      	str	r3, [r7, #0]
	CasualNoises::NerveNetSlaveThread* threadPtr = gNerveNetSlaveThreadPtr[threadNo];
 8014182:	4a4c      	ldr	r2, [pc, #304]	@ (80142b4 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x140>)
 8014184:	68bb      	ldr	r3, [r7, #8]
 8014186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801418a:	647b      	str	r3, [r7, #68]	@ 0x44

	// Handle all event
	tNerveNetMessageHeader* headerPtr	  = (tNerveNetMessageHeader*)ptr;
 801418c:	683b      	ldr	r3, [r7, #0]
 801418e:	643b      	str	r3, [r7, #64]	@ 0x40
	eSynthEngineMessageType messageType   = (eSynthEngineMessageType)headerPtr->messageTag;
 8014190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t				messageLength = headerPtr->messageLength;
 8014196:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014198:	685b      	ldr	r3, [r3, #4]
 801419a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (messageLength != size)
 801419c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	429a      	cmp	r2, r3
 80141a2:	d002      	beq.n	80141aa <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x36>
		CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80141a4:	2004      	movs	r0, #4
 80141a6:	f7ff f87b 	bl	80132a0 <_ZL14CN_ReportFault11eErrorCodes>

	switch (messageType)
 80141aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141ac:	2b05      	cmp	r3, #5
 80141ae:	d029      	beq.n	8014204 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x90>
 80141b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141b2:	2b05      	cmp	r3, #5
 80141b4:	dc76      	bgt.n	80142a4 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x130>
 80141b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141b8:	2b02      	cmp	r3, #2
 80141ba:	d003      	beq.n	80141c4 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x50>
 80141bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141be:	2b04      	cmp	r3, #4
 80141c0:	d013      	beq.n	80141ea <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x76>
 80141c2:	e06f      	b.n	80142a4 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x130>
	{
	case eSynthEngineMessageType::requestSetupInfo:		// Set-up info request
	{
		tSetupInfoReplyMessageData reply;
		reply.header.messageTag = (uint32_t)eSynthEngineMessageType::setupInfoReply;
 80141c4:	2303      	movs	r3, #3
 80141c6:	613b      	str	r3, [r7, #16]
		reply.header.messageLength = sizeof(tSetupInfoReplyMessageData);
 80141c8:	2318      	movs	r3, #24
 80141ca:	617b      	str	r3, [r7, #20]
		sprintf(reply.setupName, "Pulsar");
 80141cc:	f107 0310 	add.w	r3, r7, #16
 80141d0:	3308      	adds	r3, #8
 80141d2:	4939      	ldr	r1, [pc, #228]	@ (80142b8 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x144>)
 80141d4:	4618      	mov	r0, r3
 80141d6:	f001 fad3 	bl	8015780 <siprintf>
		threadPtr->sendMessage((void*)&reply, sizeof(tSetupInfoReplyMessageData));
 80141da:	f107 0310 	add.w	r3, r7, #16
 80141de:	2218      	movs	r2, #24
 80141e0:	4619      	mov	r1, r3
 80141e2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80141e4:	f7ed fdbc 	bl	8001d60 <_ZN12CasualNoises19NerveNetSlaveThread11sendMessageEPKvm>
	}
		break;
 80141e8:	e060      	b.n	80142ac <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x138>
	case eSynthEngineMessageType::setFrequency:			// Set oscillator frequency
	{
		tSetFrequencyMessage* messagePtr = (tSetFrequencyMessage*)ptr;
 80141ea:	683b      	ldr	r3, [r7, #0]
 80141ec:	62bb      	str	r3, [r7, #40]	@ 0x28
		mPulsarSynthPtr->setFrequency(messagePtr->frequency);
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	68da      	ldr	r2, [r3, #12]
 80141f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141f4:	edd3 7a00 	vldr	s15, [r3]
 80141f8:	eeb0 0a67 	vmov.f32	s0, s15
 80141fc:	4610      	mov	r0, r2
 80141fe:	f7ff fef3 	bl	8013fe8 <_ZN12CasualNoises11PulsarSynth12setFrequencyEf>
	}
		break;
 8014202:	e053      	b.n	80142ac <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x138>
	case eSynthEngineMessageType::potentiometerValue:	// Update potentiometer values
	{
		tPotValueMessage* messagePtr = (tPotValueMessage*)ptr;
 8014204:	683b      	ldr	r3, [r7, #0]
 8014206:	637b      	str	r3, [r7, #52]	@ 0x34
		uint32_t potId = messagePtr->potId;
 8014208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	633b      	str	r3, [r7, #48]	@ 0x30
		float potValue = messagePtr->potValue;
 801420e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014210:	685b      	ldr	r3, [r3, #4]
 8014212:	62fb      	str	r3, [r7, #44]	@ 0x2c
																		//	ToDo put code back in
		switch (potId)
 8014214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014216:	2b03      	cmp	r3, #3
 8014218:	d842      	bhi.n	80142a0 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12c>
 801421a:	a201      	add	r2, pc, #4	@ (adr r2, 8014220 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0xac>)
 801421c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014220:	08014231 	.word	0x08014231
 8014224:	08014285 	.word	0x08014285
 8014228:	0801424d 	.word	0x0801424d
 801422c:	08014269 	.word	0x08014269
		{
		case 0:
			mPulsarSynthPtr->setMorphFactor(potValue / 100.0f);
 8014230:	68fb      	ldr	r3, [r7, #12]
 8014232:	68db      	ldr	r3, [r3, #12]
 8014234:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8014238:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80142bc <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 801423c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8014240:	eeb0 0a47 	vmov.f32	s0, s14
 8014244:	4618      	mov	r0, r3
 8014246:	f7ff fe0d 	bl	8013e64 <_ZN12CasualNoises11PulsarSynth14setMorphFactorEf>
			break;
 801424a:	e02a      	b.n	80142a2 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		case 2:
			mPulsarSynthPtr->setFormant(potValue / 100.0f);
 801424c:	68fb      	ldr	r3, [r7, #12]
 801424e:	68db      	ldr	r3, [r3, #12]
 8014250:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8014254:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80142bc <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 8014258:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801425c:	eeb0 0a47 	vmov.f32	s0, s14
 8014260:	4618      	mov	r0, r3
 8014262:	f7ff fe27 	bl	8013eb4 <_ZN12CasualNoises11PulsarSynth10setFormantEf>
			break;
 8014266:	e01c      	b.n	80142a2 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		case 3:
			mPulsarSynthPtr->setCluster(potValue / 100.0f);
 8014268:	68fb      	ldr	r3, [r7, #12]
 801426a:	68db      	ldr	r3, [r3, #12]
 801426c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8014270:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80142bc <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 8014274:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8014278:	eeb0 0a47 	vmov.f32	s0, s14
 801427c:	4618      	mov	r0, r3
 801427e:	f7ff fe57 	bl	8013f30 <_ZN12CasualNoises11PulsarSynth10setClusterEf>
			break;
 8014282:	e00e      	b.n	80142a2 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		case 1:
			mPulsarSynthPtr->setWaveFolder(potValue / 100.0f);
 8014284:	68fb      	ldr	r3, [r7, #12]
 8014286:	68db      	ldr	r3, [r3, #12]
 8014288:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 801428c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80142bc <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x148>
 8014290:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8014294:	eeb0 0a47 	vmov.f32	s0, s14
 8014298:	4618      	mov	r0, r3
 801429a:	f7ff fe77 	bl	8013f8c <_ZN12CasualNoises11PulsarSynth13setWaveFolderEf>
			break;
 801429e:	e000      	b.n	80142a2 <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x12e>
		default:
			break;
 80142a0:	bf00      	nop
		}

	}
		break;
 80142a2:	e003      	b.n	80142ac <_ZN12CasualNoises17PulsarSynthEngine19processNerveNetDataEmmPh+0x138>
	default:
		CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80142a4:	2004      	movs	r0, #4
 80142a6:	f7fe fffb 	bl	80132a0 <_ZL14CN_ReportFault11eErrorCodes>
	}

}
 80142aa:	bf00      	nop
 80142ac:	bf00      	nop
 80142ae:	3748      	adds	r7, #72	@ 0x48
 80142b0:	46bd      	mov	sp, r7
 80142b2:	bd80      	pop	{r7, pc}
 80142b4:	24001210 	.word	0x24001210
 80142b8:	08017b9c 	.word	0x08017b9c
 80142bc:	42c80000 	.word	0x42c80000

080142c0 <_ZN12CasualNoises17PulsarSynthEngine12processBlockERNS_11AudioBufferES2_>:
// This method is called each time a new audio block needs to be processed
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::processBlock (AudioBuffer& buffer, AudioBuffer& NN_buffer)
{
 80142c0:	b580      	push	{r7, lr}
 80142c2:	b08c      	sub	sp, #48	@ 0x30
 80142c4:	af00      	add	r7, sp, #0
 80142c6:	60f8      	str	r0, [r7, #12]
 80142c8:	60b9      	str	r1, [r7, #8]
 80142ca:	607a      	str	r2, [r7, #4]

	float* lwptr = NN_buffer.getWritePointer(0);
 80142cc:	2100      	movs	r1, #0
 80142ce:	6878      	ldr	r0, [r7, #4]
 80142d0:	f7ec fa5a 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80142d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
	float* rwptr = NN_buffer.getWritePointer(1);
 80142d6:	2101      	movs	r1, #1
 80142d8:	6878      	ldr	r0, [r7, #4]
 80142da:	f7ec fa55 	bl	8000788 <_ZNK12CasualNoises11AudioBuffer15getWritePointerEi>
 80142de:	62b8      	str	r0, [r7, #40]	@ 0x28

	uint32_t noSamples = NN_buffer.getNumSamples();
 80142e0:	6878      	ldr	r0, [r7, #4]
 80142e2:	f7ec fa29 	bl	8000738 <_ZNK12CasualNoises11AudioBuffer13getNumSamplesEv>
 80142e6:	6238      	str	r0, [r7, #32]

	for (uint32_t i = 0; i < noSamples; ++i)
 80142e8:	2300      	movs	r3, #0
 80142ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80142ec:	e02d      	b.n	801434a <_ZN12CasualNoises17PulsarSynthEngine12processBlockERNS_11AudioBufferES2_+0x8a>
	{
		float gain = 1.0f;
 80142ee:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80142f2:	61fb      	str	r3, [r7, #28]
		float sample_1 = mPulsarSynthPtr->nextSample() * gain;
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	68db      	ldr	r3, [r3, #12]
 80142f8:	4618      	mov	r0, r3
 80142fa:	f7ff fd3f 	bl	8013d7c <_ZN12CasualNoises11PulsarSynth10nextSampleEv>
 80142fe:	eeb0 7a40 	vmov.f32	s14, s0
 8014302:	edd7 7a07 	vldr	s15, [r7, #28]
 8014306:	ee67 7a87 	vmul.f32	s15, s15, s14
 801430a:	edc7 7a06 	vstr	s15, [r7, #24]
		*lwptr++ = sample_1;
 801430e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014310:	1d1a      	adds	r2, r3, #4
 8014312:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014314:	69ba      	ldr	r2, [r7, #24]
 8014316:	601a      	str	r2, [r3, #0]
		float sample_2 = mWavetable_LFOPtr->nextSample() * gain;
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	691a      	ldr	r2, [r3, #16]
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	691b      	ldr	r3, [r3, #16]
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	3308      	adds	r3, #8
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	4610      	mov	r0, r2
 8014328:	4798      	blx	r3
 801432a:	eeb0 7a40 	vmov.f32	s14, s0
 801432e:	edd7 7a07 	vldr	s15, [r7, #28]
 8014332:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014336:	edc7 7a05 	vstr	s15, [r7, #20]
		*rwptr++ = sample_2;
 801433a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801433c:	1d1a      	adds	r2, r3, #4
 801433e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8014340:	697a      	ldr	r2, [r7, #20]
 8014342:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < noSamples; ++i)
 8014344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014346:	3301      	adds	r3, #1
 8014348:	627b      	str	r3, [r7, #36]	@ 0x24
 801434a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801434c:	6a3b      	ldr	r3, [r7, #32]
 801434e:	429a      	cmp	r2, r3
 8014350:	d3cd      	bcc.n	80142ee <_ZN12CasualNoises17PulsarSynthEngine12processBlockERNS_11AudioBufferES2_+0x2e>
	}

}
 8014352:	bf00      	nop
 8014354:	bf00      	nop
 8014356:	3730      	adds	r7, #48	@ 0x30
 8014358:	46bd      	mov	sp, r7
 801435a:	bd80      	pop	{r7, pc}

0801435c <_ZN12CasualNoises17PulsarSynthEngine12setFrequencyEf>:
// Set freuency of all parts
//
//  CasualNoises    28/07/2025  First implementation
//==============================================================================
void PulsarSynthEngine::setFrequency(float frequency)
{
 801435c:	b580      	push	{r7, lr}
 801435e:	b082      	sub	sp, #8
 8014360:	af00      	add	r7, sp, #0
 8014362:	6078      	str	r0, [r7, #4]
 8014364:	ed87 0a00 	vstr	s0, [r7]
	mPulsarSynthPtr->setFrequency(frequency);
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	68db      	ldr	r3, [r3, #12]
 801436c:	ed97 0a00 	vldr	s0, [r7]
 8014370:	4618      	mov	r0, r3
 8014372:	f7ff fe39 	bl	8013fe8 <_ZN12CasualNoises11PulsarSynth12setFrequencyEf>
	mWavetable_LFOPtr->setFrequency(frequency);
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	691a      	ldr	r2, [r3, #16]
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	691b      	ldr	r3, [r3, #16]
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	ed97 0a00 	vldr	s0, [r7]
 8014386:	4610      	mov	r0, r2
 8014388:	4798      	blx	r3
}
 801438a:	bf00      	nop
 801438c:	3708      	adds	r7, #8
 801438e:	46bd      	mov	sp, r7
 8014390:	bd80      	pop	{r7, pc}

08014392 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_>:

/** Limits a value to a given range. */
template <typename Type>
Type cn_limit (Type sourceValue, Type rangeMin, Type rangeMax)
 8014392:	b480      	push	{r7}
 8014394:	b085      	sub	sp, #20
 8014396:	af00      	add	r7, sp, #0
 8014398:	ed87 0a03 	vstr	s0, [r7, #12]
 801439c:	edc7 0a02 	vstr	s1, [r7, #8]
 80143a0:	ed87 1a01 	vstr	s2, [r7, #4]
{
	if (sourceValue < rangeMin)
 80143a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80143a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80143ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80143b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143b4:	d502      	bpl.n	80143bc <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_+0x2a>
		sourceValue = rangeMin;
 80143b6:	68bb      	ldr	r3, [r7, #8]
 80143b8:	60fb      	str	r3, [r7, #12]
 80143ba:	e00a      	b.n	80143d2 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_+0x40>
	else if (sourceValue > rangeMax)
 80143bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80143c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80143c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80143c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143cc:	dd01      	ble.n	80143d2 <_ZN12CasualNoises8cn_limitIfEET_S1_S1_S1_+0x40>
		sourceValue = rangeMax;
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	60fb      	str	r3, [r7, #12]
	return sourceValue;
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	ee07 3a90 	vmov	s15, r3
}
 80143d8:	eeb0 0a67 	vmov.f32	s0, s15
 80143dc:	3714      	adds	r7, #20
 80143de:	46bd      	mov	sp, r7
 80143e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143e4:	4770      	bx	lr

080143e6 <_ZdlPvj>:
 80143e6:	f000 b822 	b.w	801442e <_ZdlPv>

080143ea <__cxa_guard_acquire>:
 80143ea:	6802      	ldr	r2, [r0, #0]
 80143ec:	07d2      	lsls	r2, r2, #31
 80143ee:	4603      	mov	r3, r0
 80143f0:	d405      	bmi.n	80143fe <__cxa_guard_acquire+0x14>
 80143f2:	7842      	ldrb	r2, [r0, #1]
 80143f4:	b102      	cbz	r2, 80143f8 <__cxa_guard_acquire+0xe>
 80143f6:	deff      	udf	#255	@ 0xff
 80143f8:	2001      	movs	r0, #1
 80143fa:	7058      	strb	r0, [r3, #1]
 80143fc:	4770      	bx	lr
 80143fe:	2000      	movs	r0, #0
 8014400:	4770      	bx	lr

08014402 <__cxa_guard_release>:
 8014402:	2301      	movs	r3, #1
 8014404:	6003      	str	r3, [r0, #0]
 8014406:	4770      	bx	lr

08014408 <_Znwj>:
 8014408:	2801      	cmp	r0, #1
 801440a:	bf38      	it	cc
 801440c:	2001      	movcc	r0, #1
 801440e:	b510      	push	{r4, lr}
 8014410:	4604      	mov	r4, r0
 8014412:	4620      	mov	r0, r4
 8014414:	f000 ff6a 	bl	80152ec <malloc>
 8014418:	b100      	cbz	r0, 801441c <_Znwj+0x14>
 801441a:	bd10      	pop	{r4, pc}
 801441c:	f000 f80a 	bl	8014434 <_ZSt15get_new_handlerv>
 8014420:	b908      	cbnz	r0, 8014426 <_Znwj+0x1e>
 8014422:	f000 fc8d 	bl	8014d40 <abort>
 8014426:	4780      	blx	r0
 8014428:	e7f3      	b.n	8014412 <_Znwj+0xa>

0801442a <_Znaj>:
 801442a:	f7ff bfed 	b.w	8014408 <_Znwj>

0801442e <_ZdlPv>:
 801442e:	f000 bf65 	b.w	80152fc <free>
	...

08014434 <_ZSt15get_new_handlerv>:
 8014434:	4b02      	ldr	r3, [pc, #8]	@ (8014440 <_ZSt15get_new_handlerv+0xc>)
 8014436:	6818      	ldr	r0, [r3, #0]
 8014438:	f3bf 8f5b 	dmb	ish
 801443c:	4770      	bx	lr
 801443e:	bf00      	nop
 8014440:	2400ab98 	.word	0x2400ab98

08014444 <fmodf>:
 8014444:	b508      	push	{r3, lr}
 8014446:	ed2d 8b02 	vpush	{d8}
 801444a:	eef0 8a40 	vmov.f32	s17, s0
 801444e:	eeb0 8a60 	vmov.f32	s16, s1
 8014452:	f000 fb7d 	bl	8014b50 <__ieee754_fmodf>
 8014456:	eef4 8a48 	vcmp.f32	s17, s16
 801445a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801445e:	d60c      	bvs.n	801447a <fmodf+0x36>
 8014460:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8014480 <fmodf+0x3c>
 8014464:	eeb4 8a68 	vcmp.f32	s16, s17
 8014468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801446c:	d105      	bne.n	801447a <fmodf+0x36>
 801446e:	f001 faf3 	bl	8015a58 <__errno>
 8014472:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8014476:	2321      	movs	r3, #33	@ 0x21
 8014478:	6003      	str	r3, [r0, #0]
 801447a:	ecbd 8b02 	vpop	{d8}
 801447e:	bd08      	pop	{r3, pc}
 8014480:	00000000 	.word	0x00000000

08014484 <sinf_poly>:
 8014484:	07cb      	lsls	r3, r1, #31
 8014486:	d412      	bmi.n	80144ae <sinf_poly+0x2a>
 8014488:	ee21 5b00 	vmul.f64	d5, d1, d0
 801448c:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8014490:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8014494:	eea6 7b01 	vfma.f64	d7, d6, d1
 8014498:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 801449c:	ee21 1b05 	vmul.f64	d1, d1, d5
 80144a0:	eea6 0b05 	vfma.f64	d0, d6, d5
 80144a4:	eea7 0b01 	vfma.f64	d0, d7, d1
 80144a8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80144ac:	4770      	bx	lr
 80144ae:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 80144b2:	ee21 5b01 	vmul.f64	d5, d1, d1
 80144b6:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 80144ba:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 80144be:	eea1 7b06 	vfma.f64	d7, d1, d6
 80144c2:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 80144c6:	eea1 0b06 	vfma.f64	d0, d1, d6
 80144ca:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 80144ce:	ee21 1b05 	vmul.f64	d1, d1, d5
 80144d2:	eea5 0b06 	vfma.f64	d0, d5, d6
 80144d6:	e7e5      	b.n	80144a4 <sinf_poly+0x20>

080144d8 <sinf>:
 80144d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80144da:	ee10 4a10 	vmov	r4, s0
 80144de:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80144e2:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 80144e6:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 80144ea:	eef0 7a40 	vmov.f32	s15, s0
 80144ee:	d218      	bcs.n	8014522 <sinf+0x4a>
 80144f0:	ee26 1b06 	vmul.f64	d1, d6, d6
 80144f4:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 80144f8:	d20a      	bcs.n	8014510 <sinf+0x38>
 80144fa:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80144fe:	d103      	bne.n	8014508 <sinf+0x30>
 8014500:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8014504:	ed8d 1a01 	vstr	s2, [sp, #4]
 8014508:	eeb0 0a67 	vmov.f32	s0, s15
 801450c:	b003      	add	sp, #12
 801450e:	bd30      	pop	{r4, r5, pc}
 8014510:	483b      	ldr	r0, [pc, #236]	@ (8014600 <sinf+0x128>)
 8014512:	eeb0 0b46 	vmov.f64	d0, d6
 8014516:	2100      	movs	r1, #0
 8014518:	b003      	add	sp, #12
 801451a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801451e:	f7ff bfb1 	b.w	8014484 <sinf_poly>
 8014522:	f240 422e 	movw	r2, #1070	@ 0x42e
 8014526:	4293      	cmp	r3, r2
 8014528:	d824      	bhi.n	8014574 <sinf+0x9c>
 801452a:	4b35      	ldr	r3, [pc, #212]	@ (8014600 <sinf+0x128>)
 801452c:	ed93 7b08 	vldr	d7, [r3, #32]
 8014530:	ee26 7b07 	vmul.f64	d7, d6, d7
 8014534:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8014538:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801453c:	ee17 1a90 	vmov	r1, s15
 8014540:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8014544:	1609      	asrs	r1, r1, #24
 8014546:	ee07 1a90 	vmov	s15, r1
 801454a:	f001 0203 	and.w	r2, r1, #3
 801454e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8014552:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8014556:	ed92 0b00 	vldr	d0, [r2]
 801455a:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 801455e:	f011 0f02 	tst.w	r1, #2
 8014562:	eea5 6b47 	vfms.f64	d6, d5, d7
 8014566:	bf08      	it	eq
 8014568:	4618      	moveq	r0, r3
 801456a:	ee26 1b06 	vmul.f64	d1, d6, d6
 801456e:	ee20 0b06 	vmul.f64	d0, d0, d6
 8014572:	e7d1      	b.n	8014518 <sinf+0x40>
 8014574:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8014578:	d237      	bcs.n	80145ea <sinf+0x112>
 801457a:	4922      	ldr	r1, [pc, #136]	@ (8014604 <sinf+0x12c>)
 801457c:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8014580:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8014584:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8014588:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 801458c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8014590:	6a10      	ldr	r0, [r2, #32]
 8014592:	6912      	ldr	r2, [r2, #16]
 8014594:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8014598:	40ab      	lsls	r3, r5
 801459a:	fba0 5003 	umull	r5, r0, r0, r3
 801459e:	4359      	muls	r1, r3
 80145a0:	fbe3 0102 	umlal	r0, r1, r3, r2
 80145a4:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80145a8:	0f9d      	lsrs	r5, r3, #30
 80145aa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80145ae:	1ac9      	subs	r1, r1, r3
 80145b0:	f7ec f894 	bl	80006dc <__aeabi_l2d>
 80145b4:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 80145b8:	4b11      	ldr	r3, [pc, #68]	@ (8014600 <sinf+0x128>)
 80145ba:	f004 0203 	and.w	r2, r4, #3
 80145be:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80145c2:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 80145f8 <sinf+0x120>
 80145c6:	ed92 0b00 	vldr	d0, [r2]
 80145ca:	ec41 0b17 	vmov	d7, r0, r1
 80145ce:	f014 0f02 	tst.w	r4, #2
 80145d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80145d6:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80145da:	4629      	mov	r1, r5
 80145dc:	bf08      	it	eq
 80145de:	4618      	moveq	r0, r3
 80145e0:	ee27 1b07 	vmul.f64	d1, d7, d7
 80145e4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80145e8:	e796      	b.n	8014518 <sinf+0x40>
 80145ea:	b003      	add	sp, #12
 80145ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80145f0:	f000 b818 	b.w	8014624 <__math_invalidf>
 80145f4:	f3af 8000 	nop.w
 80145f8:	54442d18 	.word	0x54442d18
 80145fc:	3c1921fb 	.word	0x3c1921fb
 8014600:	08018048 	.word	0x08018048
 8014604:	08017fe4 	.word	0x08017fe4

08014608 <with_errnof>:
 8014608:	b510      	push	{r4, lr}
 801460a:	ed2d 8b02 	vpush	{d8}
 801460e:	eeb0 8a40 	vmov.f32	s16, s0
 8014612:	4604      	mov	r4, r0
 8014614:	f001 fa20 	bl	8015a58 <__errno>
 8014618:	eeb0 0a48 	vmov.f32	s0, s16
 801461c:	ecbd 8b02 	vpop	{d8}
 8014620:	6004      	str	r4, [r0, #0]
 8014622:	bd10      	pop	{r4, pc}

08014624 <__math_invalidf>:
 8014624:	eef0 7a40 	vmov.f32	s15, s0
 8014628:	ee30 7a40 	vsub.f32	s14, s0, s0
 801462c:	eef4 7a67 	vcmp.f32	s15, s15
 8014630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014634:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8014638:	d602      	bvs.n	8014640 <__math_invalidf+0x1c>
 801463a:	2021      	movs	r0, #33	@ 0x21
 801463c:	f7ff bfe4 	b.w	8014608 <with_errnof>
 8014640:	4770      	bx	lr

08014642 <checkint>:
 8014642:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014646:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 801464a:	429a      	cmp	r2, r3
 801464c:	b570      	push	{r4, r5, r6, lr}
 801464e:	dd2a      	ble.n	80146a6 <checkint+0x64>
 8014650:	f240 4333 	movw	r3, #1075	@ 0x433
 8014654:	429a      	cmp	r2, r3
 8014656:	dc24      	bgt.n	80146a2 <checkint+0x60>
 8014658:	1a9b      	subs	r3, r3, r2
 801465a:	f1a3 0620 	sub.w	r6, r3, #32
 801465e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014662:	fa02 f403 	lsl.w	r4, r2, r3
 8014666:	fa02 f606 	lsl.w	r6, r2, r6
 801466a:	f1c3 0520 	rsb	r5, r3, #32
 801466e:	fa22 f505 	lsr.w	r5, r2, r5
 8014672:	4334      	orrs	r4, r6
 8014674:	432c      	orrs	r4, r5
 8014676:	409a      	lsls	r2, r3
 8014678:	ea20 0202 	bic.w	r2, r0, r2
 801467c:	ea21 0404 	bic.w	r4, r1, r4
 8014680:	4322      	orrs	r2, r4
 8014682:	f1a3 0420 	sub.w	r4, r3, #32
 8014686:	f1c3 0220 	rsb	r2, r3, #32
 801468a:	d10c      	bne.n	80146a6 <checkint+0x64>
 801468c:	40d8      	lsrs	r0, r3
 801468e:	fa01 f302 	lsl.w	r3, r1, r2
 8014692:	4318      	orrs	r0, r3
 8014694:	40e1      	lsrs	r1, r4
 8014696:	4308      	orrs	r0, r1
 8014698:	f000 0001 	and.w	r0, r0, #1
 801469c:	f1d0 0002 	rsbs	r0, r0, #2
 80146a0:	bd70      	pop	{r4, r5, r6, pc}
 80146a2:	2002      	movs	r0, #2
 80146a4:	e7fc      	b.n	80146a0 <checkint+0x5e>
 80146a6:	2000      	movs	r0, #0
 80146a8:	e7fa      	b.n	80146a0 <checkint+0x5e>
 80146aa:	0000      	movs	r0, r0
 80146ac:	0000      	movs	r0, r0
	...

080146b0 <pow>:
 80146b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146b4:	ee10 4a90 	vmov	r4, s1
 80146b8:	ed2d 8b0a 	vpush	{d8-d12}
 80146bc:	ea4f 5814 	mov.w	r8, r4, lsr #20
 80146c0:	ee11 aa90 	vmov	sl, s3
 80146c4:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 80146c8:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 80146cc:	429a      	cmp	r2, r3
 80146ce:	ee10 5a10 	vmov	r5, s0
 80146d2:	ee11 0a10 	vmov	r0, s2
 80146d6:	b087      	sub	sp, #28
 80146d8:	46c4      	mov	ip, r8
 80146da:	ea4f 561a 	mov.w	r6, sl, lsr #20
 80146de:	d806      	bhi.n	80146ee <pow+0x3e>
 80146e0:	f3c6 030a 	ubfx	r3, r6, #0, #11
 80146e4:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 80146e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80146ea:	f240 8157 	bls.w	801499c <pow+0x2ec>
 80146ee:	1802      	adds	r2, r0, r0
 80146f0:	eb4a 010a 	adc.w	r1, sl, sl
 80146f4:	f06f 0b01 	mvn.w	fp, #1
 80146f8:	1e57      	subs	r7, r2, #1
 80146fa:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 80146fe:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 8014702:	45bb      	cmp	fp, r7
 8014704:	eb7e 0303 	sbcs.w	r3, lr, r3
 8014708:	d242      	bcs.n	8014790 <pow+0xe0>
 801470a:	ea52 0301 	orrs.w	r3, r2, r1
 801470e:	f04f 0300 	mov.w	r3, #0
 8014712:	d10c      	bne.n	801472e <pow+0x7e>
 8014714:	196d      	adds	r5, r5, r5
 8014716:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 801471a:	4164      	adcs	r4, r4
 801471c:	42ab      	cmp	r3, r5
 801471e:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014722:	41a3      	sbcs	r3, r4
 8014724:	f0c0 808f 	bcc.w	8014846 <pow+0x196>
 8014728:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801472c:	e02b      	b.n	8014786 <pow+0xd6>
 801472e:	4ed4      	ldr	r6, [pc, #848]	@ (8014a80 <pow+0x3d0>)
 8014730:	42b4      	cmp	r4, r6
 8014732:	bf08      	it	eq
 8014734:	429d      	cmpeq	r5, r3
 8014736:	d109      	bne.n	801474c <pow+0x9c>
 8014738:	1800      	adds	r0, r0, r0
 801473a:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 801473e:	eb4a 0a0a 	adc.w	sl, sl, sl
 8014742:	4283      	cmp	r3, r0
 8014744:	4bcf      	ldr	r3, [pc, #828]	@ (8014a84 <pow+0x3d4>)
 8014746:	eb73 030a 	sbcs.w	r3, r3, sl
 801474a:	e7eb      	b.n	8014724 <pow+0x74>
 801474c:	196d      	adds	r5, r5, r5
 801474e:	48ce      	ldr	r0, [pc, #824]	@ (8014a88 <pow+0x3d8>)
 8014750:	4164      	adcs	r4, r4
 8014752:	42ab      	cmp	r3, r5
 8014754:	eb70 0604 	sbcs.w	r6, r0, r4
 8014758:	d375      	bcc.n	8014846 <pow+0x196>
 801475a:	4281      	cmp	r1, r0
 801475c:	bf08      	it	eq
 801475e:	429a      	cmpeq	r2, r3
 8014760:	d171      	bne.n	8014846 <pow+0x196>
 8014762:	4aca      	ldr	r2, [pc, #808]	@ (8014a8c <pow+0x3dc>)
 8014764:	4294      	cmp	r4, r2
 8014766:	bf08      	it	eq
 8014768:	429d      	cmpeq	r5, r3
 801476a:	d0dd      	beq.n	8014728 <pow+0x78>
 801476c:	4294      	cmp	r4, r2
 801476e:	ea6f 0a0a 	mvn.w	sl, sl
 8014772:	bf34      	ite	cc
 8014774:	2400      	movcc	r4, #0
 8014776:	2401      	movcs	r4, #1
 8014778:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 801477c:	4554      	cmp	r4, sl
 801477e:	f040 81dc 	bne.w	8014b3a <pow+0x48a>
 8014782:	ee21 0b01 	vmul.f64	d0, d1, d1
 8014786:	b007      	add	sp, #28
 8014788:	ecbd 8b0a 	vpop	{d8-d12}
 801478c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014790:	196f      	adds	r7, r5, r5
 8014792:	eb44 0904 	adc.w	r9, r4, r4
 8014796:	1e7a      	subs	r2, r7, #1
 8014798:	f169 0300 	sbc.w	r3, r9, #0
 801479c:	4593      	cmp	fp, r2
 801479e:	eb7e 0303 	sbcs.w	r3, lr, r3
 80147a2:	d225      	bcs.n	80147f0 <pow+0x140>
 80147a4:	ee20 0b00 	vmul.f64	d0, d0, d0
 80147a8:	2c00      	cmp	r4, #0
 80147aa:	da13      	bge.n	80147d4 <pow+0x124>
 80147ac:	4651      	mov	r1, sl
 80147ae:	f7ff ff48 	bl	8014642 <checkint>
 80147b2:	2801      	cmp	r0, #1
 80147b4:	d10e      	bne.n	80147d4 <pow+0x124>
 80147b6:	eeb1 0b40 	vneg.f64	d0, d0
 80147ba:	ea57 0909 	orrs.w	r9, r7, r9
 80147be:	d10b      	bne.n	80147d8 <pow+0x128>
 80147c0:	f1ba 0f00 	cmp.w	sl, #0
 80147c4:	dadf      	bge.n	8014786 <pow+0xd6>
 80147c6:	b007      	add	sp, #28
 80147c8:	ecbd 8b0a 	vpop	{d8-d12}
 80147cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147d0:	f000 ba72 	b.w	8014cb8 <__math_divzero>
 80147d4:	2000      	movs	r0, #0
 80147d6:	e7f0      	b.n	80147ba <pow+0x10a>
 80147d8:	f1ba 0f00 	cmp.w	sl, #0
 80147dc:	dad3      	bge.n	8014786 <pow+0xd6>
 80147de:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80147e2:	ee86 7b00 	vdiv.f64	d7, d6, d0
 80147e6:	ed8d 7b00 	vstr	d7, [sp]
 80147ea:	ed9d 0b00 	vldr	d0, [sp]
 80147ee:	e7ca      	b.n	8014786 <pow+0xd6>
 80147f0:	2c00      	cmp	r4, #0
 80147f2:	da2b      	bge.n	801484c <pow+0x19c>
 80147f4:	4651      	mov	r1, sl
 80147f6:	f7ff ff24 	bl	8014642 <checkint>
 80147fa:	b930      	cbnz	r0, 801480a <pow+0x15a>
 80147fc:	b007      	add	sp, #28
 80147fe:	ecbd 8b0a 	vpop	{d8-d12}
 8014802:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014806:	f000 ba6f 	b.w	8014ce8 <__math_invalid>
 801480a:	1e41      	subs	r1, r0, #1
 801480c:	4248      	negs	r0, r1
 801480e:	4148      	adcs	r0, r1
 8014810:	0480      	lsls	r0, r0, #18
 8014812:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8014816:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 801481a:	f3c6 020a 	ubfx	r2, r6, #0, #11
 801481e:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 8014822:	2b7f      	cmp	r3, #127	@ 0x7f
 8014824:	d92d      	bls.n	8014882 <pow+0x1d2>
 8014826:	4b96      	ldr	r3, [pc, #600]	@ (8014a80 <pow+0x3d0>)
 8014828:	2000      	movs	r0, #0
 801482a:	429c      	cmp	r4, r3
 801482c:	bf08      	it	eq
 801482e:	4285      	cmpeq	r5, r0
 8014830:	f43f af7a 	beq.w	8014728 <pow+0x78>
 8014834:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8014838:	428a      	cmp	r2, r1
 801483a:	d80c      	bhi.n	8014856 <pow+0x1a6>
 801483c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8014840:	42a8      	cmp	r0, r5
 8014842:	41a3      	sbcs	r3, r4
 8014844:	d204      	bcs.n	8014850 <pow+0x1a0>
 8014846:	ee31 0b00 	vadd.f64	d0, d1, d0
 801484a:	e79c      	b.n	8014786 <pow+0xd6>
 801484c:	2000      	movs	r0, #0
 801484e:	e7e4      	b.n	801481a <pow+0x16a>
 8014850:	ee30 0b41 	vsub.f64	d0, d0, d1
 8014854:	e797      	b.n	8014786 <pow+0xd6>
 8014856:	2d01      	cmp	r5, #1
 8014858:	eb74 0303 	sbcs.w	r3, r4, r3
 801485c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8014860:	bf34      	ite	cc
 8014862:	2301      	movcc	r3, #1
 8014864:	2300      	movcs	r3, #0
 8014866:	4296      	cmp	r6, r2
 8014868:	bf8c      	ite	hi
 801486a:	2600      	movhi	r6, #0
 801486c:	2601      	movls	r6, #1
 801486e:	42b3      	cmp	r3, r6
 8014870:	f000 809c 	beq.w	80149ac <pow+0x2fc>
 8014874:	b007      	add	sp, #28
 8014876:	ecbd 8b0a 	vpop	{d8-d12}
 801487a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801487e:	f000 ba13 	b.w	8014ca8 <__math_oflow>
 8014882:	f1bc 0f00 	cmp.w	ip, #0
 8014886:	d10a      	bne.n	801489e <pow+0x1ee>
 8014888:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 8014a70 <pow+0x3c0>
 801488c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8014890:	ec53 2b17 	vmov	r2, r3, d7
 8014894:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 8014898:	4615      	mov	r5, r2
 801489a:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 801489e:	4a7c      	ldr	r2, [pc, #496]	@ (8014a90 <pow+0x3e0>)
 80148a0:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80148a4:	4422      	add	r2, r4
 80148a6:	1513      	asrs	r3, r2, #20
 80148a8:	ee03 3a10 	vmov	s6, r3
 80148ac:	4b79      	ldr	r3, [pc, #484]	@ (8014a94 <pow+0x3e4>)
 80148ae:	f3c2 3146 	ubfx	r1, r2, #13, #7
 80148b2:	f36f 0213 	bfc	r2, #0, #20
 80148b6:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 80148ba:	1aa7      	subs	r7, r4, r2
 80148bc:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 80148c0:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 80148c4:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 80148c8:	1e2e      	subs	r6, r5, #0
 80148ca:	ec47 6b14 	vmov	d4, r6, r7
 80148ce:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 80148d2:	eea4 6b05 	vfma.f64	d6, d4, d5
 80148d6:	ed93 5b00 	vldr	d5, [r3]
 80148da:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 80148de:	eea3 2b05 	vfma.f64	d2, d3, d5
 80148e2:	ed93 5b02 	vldr	d5, [r3, #8]
 80148e6:	ee36 4b02 	vadd.f64	d4, d6, d2
 80148ea:	ee32 2b44 	vsub.f64	d2, d2, d4
 80148ee:	eea3 7b05 	vfma.f64	d7, d3, d5
 80148f2:	ed93 5b04 	vldr	d5, [r3, #16]
 80148f6:	ee32 2b06 	vadd.f64	d2, d2, d6
 80148fa:	ee37 7b02 	vadd.f64	d7, d7, d2
 80148fe:	ee26 5b05 	vmul.f64	d5, d6, d5
 8014902:	ee26 0b05 	vmul.f64	d0, d6, d5
 8014906:	ee34 8b00 	vadd.f64	d8, d4, d0
 801490a:	eeb0 9b40 	vmov.f64	d9, d0
 801490e:	ee34 4b48 	vsub.f64	d4, d4, d8
 8014912:	ee96 9b05 	vfnms.f64	d9, d6, d5
 8014916:	ee34 ab00 	vadd.f64	d10, d4, d0
 801491a:	ed93 5b06 	vldr	d5, [r3, #24]
 801491e:	ee26 bb00 	vmul.f64	d11, d6, d0
 8014922:	ee37 7b09 	vadd.f64	d7, d7, d9
 8014926:	ed93 4b08 	vldr	d4, [r3, #32]
 801492a:	ee37 7b0a 	vadd.f64	d7, d7, d10
 801492e:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 8014932:	eea6 5b04 	vfma.f64	d5, d6, d4
 8014936:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 801493a:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 801493e:	eea6 4b03 	vfma.f64	d4, d6, d3
 8014942:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 8014946:	eea6 3b0c 	vfma.f64	d3, d6, d12
 801494a:	eea0 4b03 	vfma.f64	d4, d0, d3
 801494e:	eea0 5b04 	vfma.f64	d5, d0, d4
 8014952:	eeab 7b05 	vfma.f64	d7, d11, d5
 8014956:	ee38 4b07 	vadd.f64	d4, d8, d7
 801495a:	ee21 6b04 	vmul.f64	d6, d1, d4
 801495e:	ee16 3a90 	vmov	r3, s13
 8014962:	eeb0 5b46 	vmov.f64	d5, d6
 8014966:	f3c3 560a 	ubfx	r6, r3, #20, #11
 801496a:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 801496e:	18b2      	adds	r2, r6, r2
 8014970:	2a3e      	cmp	r2, #62	@ 0x3e
 8014972:	ee91 5b04 	vfnms.f64	d5, d1, d4
 8014976:	ee38 8b44 	vsub.f64	d8, d8, d4
 801497a:	ee38 8b07 	vadd.f64	d8, d8, d7
 801497e:	eea1 5b08 	vfma.f64	d5, d1, d8
 8014982:	d91b      	bls.n	80149bc <pow+0x30c>
 8014984:	2a00      	cmp	r2, #0
 8014986:	da0b      	bge.n	80149a0 <pow+0x2f0>
 8014988:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801498c:	ee36 0b00 	vadd.f64	d0, d6, d0
 8014990:	2800      	cmp	r0, #0
 8014992:	f43f aef8 	beq.w	8014786 <pow+0xd6>
 8014996:	eeb1 0b40 	vneg.f64	d0, d0
 801499a:	e6f4      	b.n	8014786 <pow+0xd6>
 801499c:	2000      	movs	r0, #0
 801499e:	e77e      	b.n	801489e <pow+0x1ee>
 80149a0:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 80149a4:	d909      	bls.n	80149ba <pow+0x30a>
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	f6bf af64 	bge.w	8014874 <pow+0x1c4>
 80149ac:	b007      	add	sp, #28
 80149ae:	ecbd 8b0a 	vpop	{d8-d12}
 80149b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149b6:	f000 b96f 	b.w	8014c98 <__math_uflow>
 80149ba:	2600      	movs	r6, #0
 80149bc:	4936      	ldr	r1, [pc, #216]	@ (8014a98 <pow+0x3e8>)
 80149be:	ed91 4b02 	vldr	d4, [r1, #8]
 80149c2:	ed91 3b00 	vldr	d3, [r1]
 80149c6:	eeb0 7b44 	vmov.f64	d7, d4
 80149ca:	eea6 7b03 	vfma.f64	d7, d6, d3
 80149ce:	ee17 5a10 	vmov	r5, s14
 80149d2:	ee37 7b44 	vsub.f64	d7, d7, d4
 80149d6:	ed91 4b04 	vldr	d4, [r1, #16]
 80149da:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 80149de:	eea7 6b04 	vfma.f64	d6, d7, d4
 80149e2:	ed91 4b06 	vldr	d4, [r1, #24]
 80149e6:	18dc      	adds	r4, r3, r3
 80149e8:	f104 030f 	add.w	r3, r4, #15
 80149ec:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80149f0:	eea7 6b04 	vfma.f64	d6, d7, d4
 80149f4:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 80149f8:	ee35 5b06 	vadd.f64	d5, d5, d6
 80149fc:	ee25 6b05 	vmul.f64	d6, d5, d5
 8014a00:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 8014a04:	ed91 4b08 	vldr	d4, [r1, #32]
 8014a08:	ee35 7b07 	vadd.f64	d7, d5, d7
 8014a0c:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8014a10:	eea5 4b03 	vfma.f64	d4, d5, d3
 8014a14:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8014a18:	eea6 7b04 	vfma.f64	d7, d6, d4
 8014a1c:	ee26 6b06 	vmul.f64	d6, d6, d6
 8014a20:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 8014a24:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8014a28:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8014a2c:	eea5 4b03 	vfma.f64	d4, d5, d3
 8014a30:	1940      	adds	r0, r0, r5
 8014a32:	2700      	movs	r7, #0
 8014a34:	eb17 020c 	adds.w	r2, r7, ip
 8014a38:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 8014a3c:	eea6 7b04 	vfma.f64	d7, d6, d4
 8014a40:	2e00      	cmp	r6, #0
 8014a42:	d175      	bne.n	8014b30 <pow+0x480>
 8014a44:	42bd      	cmp	r5, r7
 8014a46:	db29      	blt.n	8014a9c <pow+0x3ec>
 8014a48:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 8014a4c:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 8014a50:	4610      	mov	r0, r2
 8014a52:	ec41 0b10 	vmov	d0, r0, r1
 8014a56:	eea7 0b00 	vfma.f64	d0, d7, d0
 8014a5a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8014a78 <pow+0x3c8>
 8014a5e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014a62:	b007      	add	sp, #28
 8014a64:	ecbd 8b0a 	vpop	{d8-d12}
 8014a68:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a6c:	f000 b954 	b.w	8014d18 <__math_check_oflow>
 8014a70:	00000000 	.word	0x00000000
 8014a74:	43300000 	.word	0x43300000
 8014a78:	00000000 	.word	0x00000000
 8014a7c:	7f000000 	.word	0x7f000000
 8014a80:	3ff00000 	.word	0x3ff00000
 8014a84:	fff00000 	.word	0xfff00000
 8014a88:	ffe00000 	.word	0xffe00000
 8014a8c:	7fe00000 	.word	0x7fe00000
 8014a90:	c0196aab 	.word	0xc0196aab
 8014a94:	08018128 	.word	0x08018128
 8014a98:	08019178 	.word	0x08019178
 8014a9c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8014aa0:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8014aa4:	4610      	mov	r0, r2
 8014aa6:	ec41 0b15 	vmov	d5, r0, r1
 8014aaa:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 8014aae:	ee27 6b05 	vmul.f64	d6, d7, d5
 8014ab2:	ee35 7b06 	vadd.f64	d7, d5, d6
 8014ab6:	eeb0 4bc7 	vabs.f64	d4, d7
 8014aba:	eeb4 4bc3 	vcmpe.f64	d4, d3
 8014abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ac2:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8014b40 <pow+0x490>
 8014ac6:	d52a      	bpl.n	8014b1e <pow+0x46e>
 8014ac8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8014acc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ad4:	ee35 5b06 	vadd.f64	d5, d5, d6
 8014ad8:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 8014adc:	bf58      	it	pl
 8014ade:	eeb0 4b43 	vmovpl.f64	d4, d3
 8014ae2:	ee37 3b04 	vadd.f64	d3, d7, d4
 8014ae6:	ee34 6b43 	vsub.f64	d6, d4, d3
 8014aea:	ee36 6b07 	vadd.f64	d6, d6, d7
 8014aee:	ee36 6b05 	vadd.f64	d6, d6, d5
 8014af2:	ee36 6b03 	vadd.f64	d6, d6, d3
 8014af6:	ee36 7b44 	vsub.f64	d7, d6, d4
 8014afa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b02:	d104      	bne.n	8014b0e <pow+0x45e>
 8014b04:	4632      	mov	r2, r6
 8014b06:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8014b0a:	ec43 2b17 	vmov	d7, r2, r3
 8014b0e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014b12:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014b16:	ee26 6b00 	vmul.f64	d6, d6, d0
 8014b1a:	ed8d 6b04 	vstr	d6, [sp, #16]
 8014b1e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8014b22:	b007      	add	sp, #28
 8014b24:	ecbd 8b0a 	vpop	{d8-d12}
 8014b28:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b2c:	f000 b8eb 	b.w	8014d06 <__math_check_uflow>
 8014b30:	ec43 2b10 	vmov	d0, r2, r3
 8014b34:	eea7 0b00 	vfma.f64	d0, d7, d0
 8014b38:	e625      	b.n	8014786 <pow+0xd6>
 8014b3a:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 8014b48 <pow+0x498>
 8014b3e:	e622      	b.n	8014786 <pow+0xd6>
 8014b40:	00000000 	.word	0x00000000
 8014b44:	00100000 	.word	0x00100000
	...

08014b50 <__ieee754_fmodf>:
 8014b50:	b570      	push	{r4, r5, r6, lr}
 8014b52:	ee10 6a90 	vmov	r6, s1
 8014b56:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8014b5a:	1e5a      	subs	r2, r3, #1
 8014b5c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8014b60:	d206      	bcs.n	8014b70 <__ieee754_fmodf+0x20>
 8014b62:	ee10 4a10 	vmov	r4, s0
 8014b66:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8014b6a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014b6e:	d304      	bcc.n	8014b7a <__ieee754_fmodf+0x2a>
 8014b70:	ee60 0a20 	vmul.f32	s1, s0, s1
 8014b74:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8014b78:	bd70      	pop	{r4, r5, r6, pc}
 8014b7a:	4299      	cmp	r1, r3
 8014b7c:	dbfc      	blt.n	8014b78 <__ieee754_fmodf+0x28>
 8014b7e:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8014b82:	d105      	bne.n	8014b90 <__ieee754_fmodf+0x40>
 8014b84:	4b32      	ldr	r3, [pc, #200]	@ (8014c50 <__ieee754_fmodf+0x100>)
 8014b86:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8014b8a:	ed93 0a00 	vldr	s0, [r3]
 8014b8e:	e7f3      	b.n	8014b78 <__ieee754_fmodf+0x28>
 8014b90:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8014b94:	d146      	bne.n	8014c24 <__ieee754_fmodf+0xd4>
 8014b96:	020a      	lsls	r2, r1, #8
 8014b98:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8014b9c:	2a00      	cmp	r2, #0
 8014b9e:	dc3e      	bgt.n	8014c1e <__ieee754_fmodf+0xce>
 8014ba0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8014ba4:	bf01      	itttt	eq
 8014ba6:	021a      	lsleq	r2, r3, #8
 8014ba8:	fab2 f282 	clzeq	r2, r2
 8014bac:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8014bb0:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8014bb4:	bf16      	itet	ne
 8014bb6:	15da      	asrne	r2, r3, #23
 8014bb8:	3282      	addeq	r2, #130	@ 0x82
 8014bba:	3a7f      	subne	r2, #127	@ 0x7f
 8014bbc:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8014bc0:	bfbb      	ittet	lt
 8014bc2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8014bc6:	1a24      	sublt	r4, r4, r0
 8014bc8:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8014bcc:	40a1      	lsllt	r1, r4
 8014bce:	bfa8      	it	ge
 8014bd0:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8014bd4:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8014bd8:	bfb5      	itete	lt
 8014bda:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8014bde:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8014be2:	1aa4      	sublt	r4, r4, r2
 8014be4:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8014be8:	bfb8      	it	lt
 8014bea:	fa03 f404 	lsllt.w	r4, r3, r4
 8014bee:	1a80      	subs	r0, r0, r2
 8014bf0:	1b0b      	subs	r3, r1, r4
 8014bf2:	b9d0      	cbnz	r0, 8014c2a <__ieee754_fmodf+0xda>
 8014bf4:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8014bf8:	bf28      	it	cs
 8014bfa:	460b      	movcs	r3, r1
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d0c1      	beq.n	8014b84 <__ieee754_fmodf+0x34>
 8014c00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014c04:	db19      	blt.n	8014c3a <__ieee754_fmodf+0xea>
 8014c06:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8014c0a:	db19      	blt.n	8014c40 <__ieee754_fmodf+0xf0>
 8014c0c:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8014c10:	327f      	adds	r2, #127	@ 0x7f
 8014c12:	432b      	orrs	r3, r5
 8014c14:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014c18:	ee00 3a10 	vmov	s0, r3
 8014c1c:	e7ac      	b.n	8014b78 <__ieee754_fmodf+0x28>
 8014c1e:	3801      	subs	r0, #1
 8014c20:	0052      	lsls	r2, r2, #1
 8014c22:	e7bb      	b.n	8014b9c <__ieee754_fmodf+0x4c>
 8014c24:	15c8      	asrs	r0, r1, #23
 8014c26:	387f      	subs	r0, #127	@ 0x7f
 8014c28:	e7ba      	b.n	8014ba0 <__ieee754_fmodf+0x50>
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	da02      	bge.n	8014c34 <__ieee754_fmodf+0xe4>
 8014c2e:	0049      	lsls	r1, r1, #1
 8014c30:	3801      	subs	r0, #1
 8014c32:	e7dd      	b.n	8014bf0 <__ieee754_fmodf+0xa0>
 8014c34:	d0a6      	beq.n	8014b84 <__ieee754_fmodf+0x34>
 8014c36:	0059      	lsls	r1, r3, #1
 8014c38:	e7fa      	b.n	8014c30 <__ieee754_fmodf+0xe0>
 8014c3a:	005b      	lsls	r3, r3, #1
 8014c3c:	3a01      	subs	r2, #1
 8014c3e:	e7df      	b.n	8014c00 <__ieee754_fmodf+0xb0>
 8014c40:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8014c44:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8014c48:	3282      	adds	r2, #130	@ 0x82
 8014c4a:	4113      	asrs	r3, r2
 8014c4c:	432b      	orrs	r3, r5
 8014c4e:	e7e3      	b.n	8014c18 <__ieee754_fmodf+0xc8>
 8014c50:	08019170 	.word	0x08019170

08014c54 <with_errno>:
 8014c54:	b510      	push	{r4, lr}
 8014c56:	ed2d 8b02 	vpush	{d8}
 8014c5a:	eeb0 8b40 	vmov.f64	d8, d0
 8014c5e:	4604      	mov	r4, r0
 8014c60:	f000 fefa 	bl	8015a58 <__errno>
 8014c64:	eeb0 0b48 	vmov.f64	d0, d8
 8014c68:	ecbd 8b02 	vpop	{d8}
 8014c6c:	6004      	str	r4, [r0, #0]
 8014c6e:	bd10      	pop	{r4, pc}

08014c70 <xflow>:
 8014c70:	b082      	sub	sp, #8
 8014c72:	b158      	cbz	r0, 8014c8c <xflow+0x1c>
 8014c74:	eeb1 7b40 	vneg.f64	d7, d0
 8014c78:	ed8d 7b00 	vstr	d7, [sp]
 8014c7c:	ed9d 7b00 	vldr	d7, [sp]
 8014c80:	2022      	movs	r0, #34	@ 0x22
 8014c82:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014c86:	b002      	add	sp, #8
 8014c88:	f7ff bfe4 	b.w	8014c54 <with_errno>
 8014c8c:	eeb0 7b40 	vmov.f64	d7, d0
 8014c90:	e7f2      	b.n	8014c78 <xflow+0x8>
 8014c92:	0000      	movs	r0, r0
 8014c94:	0000      	movs	r0, r0
	...

08014c98 <__math_uflow>:
 8014c98:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014ca0 <__math_uflow+0x8>
 8014c9c:	f7ff bfe8 	b.w	8014c70 <xflow>
 8014ca0:	00000000 	.word	0x00000000
 8014ca4:	10000000 	.word	0x10000000

08014ca8 <__math_oflow>:
 8014ca8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8014cb0 <__math_oflow+0x8>
 8014cac:	f7ff bfe0 	b.w	8014c70 <xflow>
 8014cb0:	00000000 	.word	0x00000000
 8014cb4:	70000000 	.word	0x70000000

08014cb8 <__math_divzero>:
 8014cb8:	b082      	sub	sp, #8
 8014cba:	2800      	cmp	r0, #0
 8014cbc:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8014cc0:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8014cc4:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8014cc8:	ed8d 7b00 	vstr	d7, [sp]
 8014ccc:	ed9d 0b00 	vldr	d0, [sp]
 8014cd0:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8014ce0 <__math_divzero+0x28>
 8014cd4:	2022      	movs	r0, #34	@ 0x22
 8014cd6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8014cda:	b002      	add	sp, #8
 8014cdc:	f7ff bfba 	b.w	8014c54 <with_errno>
	...

08014ce8 <__math_invalid>:
 8014ce8:	eeb0 7b40 	vmov.f64	d7, d0
 8014cec:	eeb4 7b47 	vcmp.f64	d7, d7
 8014cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cf4:	ee30 6b40 	vsub.f64	d6, d0, d0
 8014cf8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8014cfc:	d602      	bvs.n	8014d04 <__math_invalid+0x1c>
 8014cfe:	2021      	movs	r0, #33	@ 0x21
 8014d00:	f7ff bfa8 	b.w	8014c54 <with_errno>
 8014d04:	4770      	bx	lr

08014d06 <__math_check_uflow>:
 8014d06:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d0e:	d102      	bne.n	8014d16 <__math_check_uflow+0x10>
 8014d10:	2022      	movs	r0, #34	@ 0x22
 8014d12:	f7ff bf9f 	b.w	8014c54 <with_errno>
 8014d16:	4770      	bx	lr

08014d18 <__math_check_oflow>:
 8014d18:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8014d38 <__math_check_oflow+0x20>
 8014d1c:	eeb0 7bc0 	vabs.f64	d7, d0
 8014d20:	eeb4 7b46 	vcmp.f64	d7, d6
 8014d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d28:	dd02      	ble.n	8014d30 <__math_check_oflow+0x18>
 8014d2a:	2022      	movs	r0, #34	@ 0x22
 8014d2c:	f7ff bf92 	b.w	8014c54 <with_errno>
 8014d30:	4770      	bx	lr
 8014d32:	bf00      	nop
 8014d34:	f3af 8000 	nop.w
 8014d38:	ffffffff 	.word	0xffffffff
 8014d3c:	7fefffff 	.word	0x7fefffff

08014d40 <abort>:
 8014d40:	b508      	push	{r3, lr}
 8014d42:	2006      	movs	r0, #6
 8014d44:	f000 fe5c 	bl	8015a00 <raise>
 8014d48:	2001      	movs	r0, #1
 8014d4a:	f7ef fe37 	bl	80049bc <_exit>
	...

08014d50 <__assert_func>:
 8014d50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014d52:	4614      	mov	r4, r2
 8014d54:	461a      	mov	r2, r3
 8014d56:	4b09      	ldr	r3, [pc, #36]	@ (8014d7c <__assert_func+0x2c>)
 8014d58:	681b      	ldr	r3, [r3, #0]
 8014d5a:	4605      	mov	r5, r0
 8014d5c:	68d8      	ldr	r0, [r3, #12]
 8014d5e:	b14c      	cbz	r4, 8014d74 <__assert_func+0x24>
 8014d60:	4b07      	ldr	r3, [pc, #28]	@ (8014d80 <__assert_func+0x30>)
 8014d62:	9100      	str	r1, [sp, #0]
 8014d64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014d68:	4906      	ldr	r1, [pc, #24]	@ (8014d84 <__assert_func+0x34>)
 8014d6a:	462b      	mov	r3, r5
 8014d6c:	f000 fdce 	bl	801590c <fiprintf>
 8014d70:	f7ff ffe6 	bl	8014d40 <abort>
 8014d74:	4b04      	ldr	r3, [pc, #16]	@ (8014d88 <__assert_func+0x38>)
 8014d76:	461c      	mov	r4, r3
 8014d78:	e7f3      	b.n	8014d62 <__assert_func+0x12>
 8014d7a:	bf00      	nop
 8014d7c:	24000030 	.word	0x24000030
 8014d80:	080199e8 	.word	0x080199e8
 8014d84:	080199f5 	.word	0x080199f5
 8014d88:	08019a23 	.word	0x08019a23

08014d8c <atexit>:
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	4601      	mov	r1, r0
 8014d90:	461a      	mov	r2, r3
 8014d92:	4618      	mov	r0, r3
 8014d94:	f000 befe 	b.w	8015b94 <__register_exitproc>

08014d98 <__cvt>:
 8014d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014d9a:	ed2d 8b02 	vpush	{d8}
 8014d9e:	eeb0 8b40 	vmov.f64	d8, d0
 8014da2:	b085      	sub	sp, #20
 8014da4:	4617      	mov	r7, r2
 8014da6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8014da8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014daa:	ee18 2a90 	vmov	r2, s17
 8014dae:	f025 0520 	bic.w	r5, r5, #32
 8014db2:	2a00      	cmp	r2, #0
 8014db4:	bfb6      	itet	lt
 8014db6:	222d      	movlt	r2, #45	@ 0x2d
 8014db8:	2200      	movge	r2, #0
 8014dba:	eeb1 8b40 	vneglt.f64	d8, d0
 8014dbe:	2d46      	cmp	r5, #70	@ 0x46
 8014dc0:	460c      	mov	r4, r1
 8014dc2:	701a      	strb	r2, [r3, #0]
 8014dc4:	d004      	beq.n	8014dd0 <__cvt+0x38>
 8014dc6:	2d45      	cmp	r5, #69	@ 0x45
 8014dc8:	d100      	bne.n	8014dcc <__cvt+0x34>
 8014dca:	3401      	adds	r4, #1
 8014dcc:	2102      	movs	r1, #2
 8014dce:	e000      	b.n	8014dd2 <__cvt+0x3a>
 8014dd0:	2103      	movs	r1, #3
 8014dd2:	ab03      	add	r3, sp, #12
 8014dd4:	9301      	str	r3, [sp, #4]
 8014dd6:	ab02      	add	r3, sp, #8
 8014dd8:	9300      	str	r3, [sp, #0]
 8014dda:	4622      	mov	r2, r4
 8014ddc:	4633      	mov	r3, r6
 8014dde:	eeb0 0b48 	vmov.f64	d0, d8
 8014de2:	f000 ffbd 	bl	8015d60 <_dtoa_r>
 8014de6:	2d47      	cmp	r5, #71	@ 0x47
 8014de8:	d114      	bne.n	8014e14 <__cvt+0x7c>
 8014dea:	07fb      	lsls	r3, r7, #31
 8014dec:	d50a      	bpl.n	8014e04 <__cvt+0x6c>
 8014dee:	1902      	adds	r2, r0, r4
 8014df0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014df8:	bf08      	it	eq
 8014dfa:	9203      	streq	r2, [sp, #12]
 8014dfc:	2130      	movs	r1, #48	@ 0x30
 8014dfe:	9b03      	ldr	r3, [sp, #12]
 8014e00:	4293      	cmp	r3, r2
 8014e02:	d319      	bcc.n	8014e38 <__cvt+0xa0>
 8014e04:	9b03      	ldr	r3, [sp, #12]
 8014e06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014e08:	1a1b      	subs	r3, r3, r0
 8014e0a:	6013      	str	r3, [r2, #0]
 8014e0c:	b005      	add	sp, #20
 8014e0e:	ecbd 8b02 	vpop	{d8}
 8014e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e14:	2d46      	cmp	r5, #70	@ 0x46
 8014e16:	eb00 0204 	add.w	r2, r0, r4
 8014e1a:	d1e9      	bne.n	8014df0 <__cvt+0x58>
 8014e1c:	7803      	ldrb	r3, [r0, #0]
 8014e1e:	2b30      	cmp	r3, #48	@ 0x30
 8014e20:	d107      	bne.n	8014e32 <__cvt+0x9a>
 8014e22:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e2a:	bf1c      	itt	ne
 8014e2c:	f1c4 0401 	rsbne	r4, r4, #1
 8014e30:	6034      	strne	r4, [r6, #0]
 8014e32:	6833      	ldr	r3, [r6, #0]
 8014e34:	441a      	add	r2, r3
 8014e36:	e7db      	b.n	8014df0 <__cvt+0x58>
 8014e38:	1c5c      	adds	r4, r3, #1
 8014e3a:	9403      	str	r4, [sp, #12]
 8014e3c:	7019      	strb	r1, [r3, #0]
 8014e3e:	e7de      	b.n	8014dfe <__cvt+0x66>

08014e40 <__exponent>:
 8014e40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014e42:	2900      	cmp	r1, #0
 8014e44:	bfba      	itte	lt
 8014e46:	4249      	neglt	r1, r1
 8014e48:	232d      	movlt	r3, #45	@ 0x2d
 8014e4a:	232b      	movge	r3, #43	@ 0x2b
 8014e4c:	2909      	cmp	r1, #9
 8014e4e:	7002      	strb	r2, [r0, #0]
 8014e50:	7043      	strb	r3, [r0, #1]
 8014e52:	dd29      	ble.n	8014ea8 <__exponent+0x68>
 8014e54:	f10d 0307 	add.w	r3, sp, #7
 8014e58:	461d      	mov	r5, r3
 8014e5a:	270a      	movs	r7, #10
 8014e5c:	461a      	mov	r2, r3
 8014e5e:	fbb1 f6f7 	udiv	r6, r1, r7
 8014e62:	fb07 1416 	mls	r4, r7, r6, r1
 8014e66:	3430      	adds	r4, #48	@ 0x30
 8014e68:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014e6c:	460c      	mov	r4, r1
 8014e6e:	2c63      	cmp	r4, #99	@ 0x63
 8014e70:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8014e74:	4631      	mov	r1, r6
 8014e76:	dcf1      	bgt.n	8014e5c <__exponent+0x1c>
 8014e78:	3130      	adds	r1, #48	@ 0x30
 8014e7a:	1e94      	subs	r4, r2, #2
 8014e7c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014e80:	1c41      	adds	r1, r0, #1
 8014e82:	4623      	mov	r3, r4
 8014e84:	42ab      	cmp	r3, r5
 8014e86:	d30a      	bcc.n	8014e9e <__exponent+0x5e>
 8014e88:	f10d 0309 	add.w	r3, sp, #9
 8014e8c:	1a9b      	subs	r3, r3, r2
 8014e8e:	42ac      	cmp	r4, r5
 8014e90:	bf88      	it	hi
 8014e92:	2300      	movhi	r3, #0
 8014e94:	3302      	adds	r3, #2
 8014e96:	4403      	add	r3, r0
 8014e98:	1a18      	subs	r0, r3, r0
 8014e9a:	b003      	add	sp, #12
 8014e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e9e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014ea2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014ea6:	e7ed      	b.n	8014e84 <__exponent+0x44>
 8014ea8:	2330      	movs	r3, #48	@ 0x30
 8014eaa:	3130      	adds	r1, #48	@ 0x30
 8014eac:	7083      	strb	r3, [r0, #2]
 8014eae:	70c1      	strb	r1, [r0, #3]
 8014eb0:	1d03      	adds	r3, r0, #4
 8014eb2:	e7f1      	b.n	8014e98 <__exponent+0x58>
 8014eb4:	0000      	movs	r0, r0
	...

08014eb8 <_printf_float>:
 8014eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ebc:	b08d      	sub	sp, #52	@ 0x34
 8014ebe:	460c      	mov	r4, r1
 8014ec0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014ec4:	4616      	mov	r6, r2
 8014ec6:	461f      	mov	r7, r3
 8014ec8:	4605      	mov	r5, r0
 8014eca:	f000 fdf3 	bl	8015ab4 <_localeconv_r>
 8014ece:	f8d0 b000 	ldr.w	fp, [r0]
 8014ed2:	4658      	mov	r0, fp
 8014ed4:	f7eb fa6c 	bl	80003b0 <strlen>
 8014ed8:	2300      	movs	r3, #0
 8014eda:	930a      	str	r3, [sp, #40]	@ 0x28
 8014edc:	f8d8 3000 	ldr.w	r3, [r8]
 8014ee0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8014ee4:	6822      	ldr	r2, [r4, #0]
 8014ee6:	9005      	str	r0, [sp, #20]
 8014ee8:	3307      	adds	r3, #7
 8014eea:	f023 0307 	bic.w	r3, r3, #7
 8014eee:	f103 0108 	add.w	r1, r3, #8
 8014ef2:	f8c8 1000 	str.w	r1, [r8]
 8014ef6:	ed93 0b00 	vldr	d0, [r3]
 8014efa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8015158 <_printf_float+0x2a0>
 8014efe:	eeb0 7bc0 	vabs.f64	d7, d0
 8014f02:	eeb4 7b46 	vcmp.f64	d7, d6
 8014f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f0a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8014f0e:	dd24      	ble.n	8014f5a <_printf_float+0xa2>
 8014f10:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8014f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f18:	d502      	bpl.n	8014f20 <_printf_float+0x68>
 8014f1a:	232d      	movs	r3, #45	@ 0x2d
 8014f1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014f20:	498f      	ldr	r1, [pc, #572]	@ (8015160 <_printf_float+0x2a8>)
 8014f22:	4b90      	ldr	r3, [pc, #576]	@ (8015164 <_printf_float+0x2ac>)
 8014f24:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8014f28:	bf8c      	ite	hi
 8014f2a:	4688      	movhi	r8, r1
 8014f2c:	4698      	movls	r8, r3
 8014f2e:	f022 0204 	bic.w	r2, r2, #4
 8014f32:	2303      	movs	r3, #3
 8014f34:	6123      	str	r3, [r4, #16]
 8014f36:	6022      	str	r2, [r4, #0]
 8014f38:	f04f 0a00 	mov.w	sl, #0
 8014f3c:	9700      	str	r7, [sp, #0]
 8014f3e:	4633      	mov	r3, r6
 8014f40:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014f42:	4621      	mov	r1, r4
 8014f44:	4628      	mov	r0, r5
 8014f46:	f000 fa83 	bl	8015450 <_printf_common>
 8014f4a:	3001      	adds	r0, #1
 8014f4c:	f040 8089 	bne.w	8015062 <_printf_float+0x1aa>
 8014f50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014f54:	b00d      	add	sp, #52	@ 0x34
 8014f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f5a:	eeb4 0b40 	vcmp.f64	d0, d0
 8014f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f62:	d709      	bvc.n	8014f78 <_printf_float+0xc0>
 8014f64:	ee10 3a90 	vmov	r3, s1
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	bfbc      	itt	lt
 8014f6c:	232d      	movlt	r3, #45	@ 0x2d
 8014f6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014f72:	497d      	ldr	r1, [pc, #500]	@ (8015168 <_printf_float+0x2b0>)
 8014f74:	4b7d      	ldr	r3, [pc, #500]	@ (801516c <_printf_float+0x2b4>)
 8014f76:	e7d5      	b.n	8014f24 <_printf_float+0x6c>
 8014f78:	6863      	ldr	r3, [r4, #4]
 8014f7a:	1c59      	adds	r1, r3, #1
 8014f7c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8014f80:	d139      	bne.n	8014ff6 <_printf_float+0x13e>
 8014f82:	2306      	movs	r3, #6
 8014f84:	6063      	str	r3, [r4, #4]
 8014f86:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8014f8a:	2300      	movs	r3, #0
 8014f8c:	6022      	str	r2, [r4, #0]
 8014f8e:	9303      	str	r3, [sp, #12]
 8014f90:	ab0a      	add	r3, sp, #40	@ 0x28
 8014f92:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8014f96:	ab09      	add	r3, sp, #36	@ 0x24
 8014f98:	9300      	str	r3, [sp, #0]
 8014f9a:	6861      	ldr	r1, [r4, #4]
 8014f9c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014fa0:	4628      	mov	r0, r5
 8014fa2:	f7ff fef9 	bl	8014d98 <__cvt>
 8014fa6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014faa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014fac:	4680      	mov	r8, r0
 8014fae:	d129      	bne.n	8015004 <_printf_float+0x14c>
 8014fb0:	1cc8      	adds	r0, r1, #3
 8014fb2:	db02      	blt.n	8014fba <_printf_float+0x102>
 8014fb4:	6863      	ldr	r3, [r4, #4]
 8014fb6:	4299      	cmp	r1, r3
 8014fb8:	dd41      	ble.n	801503e <_printf_float+0x186>
 8014fba:	f1a9 0902 	sub.w	r9, r9, #2
 8014fbe:	fa5f f989 	uxtb.w	r9, r9
 8014fc2:	3901      	subs	r1, #1
 8014fc4:	464a      	mov	r2, r9
 8014fc6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014fca:	9109      	str	r1, [sp, #36]	@ 0x24
 8014fcc:	f7ff ff38 	bl	8014e40 <__exponent>
 8014fd0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014fd2:	1813      	adds	r3, r2, r0
 8014fd4:	2a01      	cmp	r2, #1
 8014fd6:	4682      	mov	sl, r0
 8014fd8:	6123      	str	r3, [r4, #16]
 8014fda:	dc02      	bgt.n	8014fe2 <_printf_float+0x12a>
 8014fdc:	6822      	ldr	r2, [r4, #0]
 8014fde:	07d2      	lsls	r2, r2, #31
 8014fe0:	d501      	bpl.n	8014fe6 <_printf_float+0x12e>
 8014fe2:	3301      	adds	r3, #1
 8014fe4:	6123      	str	r3, [r4, #16]
 8014fe6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	d0a6      	beq.n	8014f3c <_printf_float+0x84>
 8014fee:	232d      	movs	r3, #45	@ 0x2d
 8014ff0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014ff4:	e7a2      	b.n	8014f3c <_printf_float+0x84>
 8014ff6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014ffa:	d1c4      	bne.n	8014f86 <_printf_float+0xce>
 8014ffc:	2b00      	cmp	r3, #0
 8014ffe:	d1c2      	bne.n	8014f86 <_printf_float+0xce>
 8015000:	2301      	movs	r3, #1
 8015002:	e7bf      	b.n	8014f84 <_printf_float+0xcc>
 8015004:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8015008:	d9db      	bls.n	8014fc2 <_printf_float+0x10a>
 801500a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801500e:	d118      	bne.n	8015042 <_printf_float+0x18a>
 8015010:	2900      	cmp	r1, #0
 8015012:	6863      	ldr	r3, [r4, #4]
 8015014:	dd0b      	ble.n	801502e <_printf_float+0x176>
 8015016:	6121      	str	r1, [r4, #16]
 8015018:	b913      	cbnz	r3, 8015020 <_printf_float+0x168>
 801501a:	6822      	ldr	r2, [r4, #0]
 801501c:	07d0      	lsls	r0, r2, #31
 801501e:	d502      	bpl.n	8015026 <_printf_float+0x16e>
 8015020:	3301      	adds	r3, #1
 8015022:	440b      	add	r3, r1
 8015024:	6123      	str	r3, [r4, #16]
 8015026:	65a1      	str	r1, [r4, #88]	@ 0x58
 8015028:	f04f 0a00 	mov.w	sl, #0
 801502c:	e7db      	b.n	8014fe6 <_printf_float+0x12e>
 801502e:	b913      	cbnz	r3, 8015036 <_printf_float+0x17e>
 8015030:	6822      	ldr	r2, [r4, #0]
 8015032:	07d2      	lsls	r2, r2, #31
 8015034:	d501      	bpl.n	801503a <_printf_float+0x182>
 8015036:	3302      	adds	r3, #2
 8015038:	e7f4      	b.n	8015024 <_printf_float+0x16c>
 801503a:	2301      	movs	r3, #1
 801503c:	e7f2      	b.n	8015024 <_printf_float+0x16c>
 801503e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8015042:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015044:	4299      	cmp	r1, r3
 8015046:	db05      	blt.n	8015054 <_printf_float+0x19c>
 8015048:	6823      	ldr	r3, [r4, #0]
 801504a:	6121      	str	r1, [r4, #16]
 801504c:	07d8      	lsls	r0, r3, #31
 801504e:	d5ea      	bpl.n	8015026 <_printf_float+0x16e>
 8015050:	1c4b      	adds	r3, r1, #1
 8015052:	e7e7      	b.n	8015024 <_printf_float+0x16c>
 8015054:	2900      	cmp	r1, #0
 8015056:	bfd4      	ite	le
 8015058:	f1c1 0202 	rsble	r2, r1, #2
 801505c:	2201      	movgt	r2, #1
 801505e:	4413      	add	r3, r2
 8015060:	e7e0      	b.n	8015024 <_printf_float+0x16c>
 8015062:	6823      	ldr	r3, [r4, #0]
 8015064:	055a      	lsls	r2, r3, #21
 8015066:	d407      	bmi.n	8015078 <_printf_float+0x1c0>
 8015068:	6923      	ldr	r3, [r4, #16]
 801506a:	4642      	mov	r2, r8
 801506c:	4631      	mov	r1, r6
 801506e:	4628      	mov	r0, r5
 8015070:	47b8      	blx	r7
 8015072:	3001      	adds	r0, #1
 8015074:	d12a      	bne.n	80150cc <_printf_float+0x214>
 8015076:	e76b      	b.n	8014f50 <_printf_float+0x98>
 8015078:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801507c:	f240 80e0 	bls.w	8015240 <_printf_float+0x388>
 8015080:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8015084:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801508c:	d133      	bne.n	80150f6 <_printf_float+0x23e>
 801508e:	4a38      	ldr	r2, [pc, #224]	@ (8015170 <_printf_float+0x2b8>)
 8015090:	2301      	movs	r3, #1
 8015092:	4631      	mov	r1, r6
 8015094:	4628      	mov	r0, r5
 8015096:	47b8      	blx	r7
 8015098:	3001      	adds	r0, #1
 801509a:	f43f af59 	beq.w	8014f50 <_printf_float+0x98>
 801509e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80150a2:	4543      	cmp	r3, r8
 80150a4:	db02      	blt.n	80150ac <_printf_float+0x1f4>
 80150a6:	6823      	ldr	r3, [r4, #0]
 80150a8:	07d8      	lsls	r0, r3, #31
 80150aa:	d50f      	bpl.n	80150cc <_printf_float+0x214>
 80150ac:	9b05      	ldr	r3, [sp, #20]
 80150ae:	465a      	mov	r2, fp
 80150b0:	4631      	mov	r1, r6
 80150b2:	4628      	mov	r0, r5
 80150b4:	47b8      	blx	r7
 80150b6:	3001      	adds	r0, #1
 80150b8:	f43f af4a 	beq.w	8014f50 <_printf_float+0x98>
 80150bc:	f04f 0900 	mov.w	r9, #0
 80150c0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80150c4:	f104 0a1a 	add.w	sl, r4, #26
 80150c8:	45c8      	cmp	r8, r9
 80150ca:	dc09      	bgt.n	80150e0 <_printf_float+0x228>
 80150cc:	6823      	ldr	r3, [r4, #0]
 80150ce:	079b      	lsls	r3, r3, #30
 80150d0:	f100 8107 	bmi.w	80152e2 <_printf_float+0x42a>
 80150d4:	68e0      	ldr	r0, [r4, #12]
 80150d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80150d8:	4298      	cmp	r0, r3
 80150da:	bfb8      	it	lt
 80150dc:	4618      	movlt	r0, r3
 80150de:	e739      	b.n	8014f54 <_printf_float+0x9c>
 80150e0:	2301      	movs	r3, #1
 80150e2:	4652      	mov	r2, sl
 80150e4:	4631      	mov	r1, r6
 80150e6:	4628      	mov	r0, r5
 80150e8:	47b8      	blx	r7
 80150ea:	3001      	adds	r0, #1
 80150ec:	f43f af30 	beq.w	8014f50 <_printf_float+0x98>
 80150f0:	f109 0901 	add.w	r9, r9, #1
 80150f4:	e7e8      	b.n	80150c8 <_printf_float+0x210>
 80150f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	dc3b      	bgt.n	8015174 <_printf_float+0x2bc>
 80150fc:	4a1c      	ldr	r2, [pc, #112]	@ (8015170 <_printf_float+0x2b8>)
 80150fe:	2301      	movs	r3, #1
 8015100:	4631      	mov	r1, r6
 8015102:	4628      	mov	r0, r5
 8015104:	47b8      	blx	r7
 8015106:	3001      	adds	r0, #1
 8015108:	f43f af22 	beq.w	8014f50 <_printf_float+0x98>
 801510c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8015110:	ea59 0303 	orrs.w	r3, r9, r3
 8015114:	d102      	bne.n	801511c <_printf_float+0x264>
 8015116:	6823      	ldr	r3, [r4, #0]
 8015118:	07d9      	lsls	r1, r3, #31
 801511a:	d5d7      	bpl.n	80150cc <_printf_float+0x214>
 801511c:	9b05      	ldr	r3, [sp, #20]
 801511e:	465a      	mov	r2, fp
 8015120:	4631      	mov	r1, r6
 8015122:	4628      	mov	r0, r5
 8015124:	47b8      	blx	r7
 8015126:	3001      	adds	r0, #1
 8015128:	f43f af12 	beq.w	8014f50 <_printf_float+0x98>
 801512c:	f04f 0a00 	mov.w	sl, #0
 8015130:	f104 0b1a 	add.w	fp, r4, #26
 8015134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015136:	425b      	negs	r3, r3
 8015138:	4553      	cmp	r3, sl
 801513a:	dc01      	bgt.n	8015140 <_printf_float+0x288>
 801513c:	464b      	mov	r3, r9
 801513e:	e794      	b.n	801506a <_printf_float+0x1b2>
 8015140:	2301      	movs	r3, #1
 8015142:	465a      	mov	r2, fp
 8015144:	4631      	mov	r1, r6
 8015146:	4628      	mov	r0, r5
 8015148:	47b8      	blx	r7
 801514a:	3001      	adds	r0, #1
 801514c:	f43f af00 	beq.w	8014f50 <_printf_float+0x98>
 8015150:	f10a 0a01 	add.w	sl, sl, #1
 8015154:	e7ee      	b.n	8015134 <_printf_float+0x27c>
 8015156:	bf00      	nop
 8015158:	ffffffff 	.word	0xffffffff
 801515c:	7fefffff 	.word	0x7fefffff
 8015160:	08019a28 	.word	0x08019a28
 8015164:	08019a24 	.word	0x08019a24
 8015168:	08019a30 	.word	0x08019a30
 801516c:	08019a2c 	.word	0x08019a2c
 8015170:	08019a34 	.word	0x08019a34
 8015174:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015176:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801517a:	4553      	cmp	r3, sl
 801517c:	bfa8      	it	ge
 801517e:	4653      	movge	r3, sl
 8015180:	2b00      	cmp	r3, #0
 8015182:	4699      	mov	r9, r3
 8015184:	dc37      	bgt.n	80151f6 <_printf_float+0x33e>
 8015186:	2300      	movs	r3, #0
 8015188:	9307      	str	r3, [sp, #28]
 801518a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801518e:	f104 021a 	add.w	r2, r4, #26
 8015192:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015194:	9907      	ldr	r1, [sp, #28]
 8015196:	9306      	str	r3, [sp, #24]
 8015198:	eba3 0309 	sub.w	r3, r3, r9
 801519c:	428b      	cmp	r3, r1
 801519e:	dc31      	bgt.n	8015204 <_printf_float+0x34c>
 80151a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151a2:	459a      	cmp	sl, r3
 80151a4:	dc3b      	bgt.n	801521e <_printf_float+0x366>
 80151a6:	6823      	ldr	r3, [r4, #0]
 80151a8:	07da      	lsls	r2, r3, #31
 80151aa:	d438      	bmi.n	801521e <_printf_float+0x366>
 80151ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151ae:	ebaa 0903 	sub.w	r9, sl, r3
 80151b2:	9b06      	ldr	r3, [sp, #24]
 80151b4:	ebaa 0303 	sub.w	r3, sl, r3
 80151b8:	4599      	cmp	r9, r3
 80151ba:	bfa8      	it	ge
 80151bc:	4699      	movge	r9, r3
 80151be:	f1b9 0f00 	cmp.w	r9, #0
 80151c2:	dc34      	bgt.n	801522e <_printf_float+0x376>
 80151c4:	f04f 0800 	mov.w	r8, #0
 80151c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80151cc:	f104 0b1a 	add.w	fp, r4, #26
 80151d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151d2:	ebaa 0303 	sub.w	r3, sl, r3
 80151d6:	eba3 0309 	sub.w	r3, r3, r9
 80151da:	4543      	cmp	r3, r8
 80151dc:	f77f af76 	ble.w	80150cc <_printf_float+0x214>
 80151e0:	2301      	movs	r3, #1
 80151e2:	465a      	mov	r2, fp
 80151e4:	4631      	mov	r1, r6
 80151e6:	4628      	mov	r0, r5
 80151e8:	47b8      	blx	r7
 80151ea:	3001      	adds	r0, #1
 80151ec:	f43f aeb0 	beq.w	8014f50 <_printf_float+0x98>
 80151f0:	f108 0801 	add.w	r8, r8, #1
 80151f4:	e7ec      	b.n	80151d0 <_printf_float+0x318>
 80151f6:	4642      	mov	r2, r8
 80151f8:	4631      	mov	r1, r6
 80151fa:	4628      	mov	r0, r5
 80151fc:	47b8      	blx	r7
 80151fe:	3001      	adds	r0, #1
 8015200:	d1c1      	bne.n	8015186 <_printf_float+0x2ce>
 8015202:	e6a5      	b.n	8014f50 <_printf_float+0x98>
 8015204:	2301      	movs	r3, #1
 8015206:	4631      	mov	r1, r6
 8015208:	4628      	mov	r0, r5
 801520a:	9206      	str	r2, [sp, #24]
 801520c:	47b8      	blx	r7
 801520e:	3001      	adds	r0, #1
 8015210:	f43f ae9e 	beq.w	8014f50 <_printf_float+0x98>
 8015214:	9b07      	ldr	r3, [sp, #28]
 8015216:	9a06      	ldr	r2, [sp, #24]
 8015218:	3301      	adds	r3, #1
 801521a:	9307      	str	r3, [sp, #28]
 801521c:	e7b9      	b.n	8015192 <_printf_float+0x2da>
 801521e:	9b05      	ldr	r3, [sp, #20]
 8015220:	465a      	mov	r2, fp
 8015222:	4631      	mov	r1, r6
 8015224:	4628      	mov	r0, r5
 8015226:	47b8      	blx	r7
 8015228:	3001      	adds	r0, #1
 801522a:	d1bf      	bne.n	80151ac <_printf_float+0x2f4>
 801522c:	e690      	b.n	8014f50 <_printf_float+0x98>
 801522e:	9a06      	ldr	r2, [sp, #24]
 8015230:	464b      	mov	r3, r9
 8015232:	4442      	add	r2, r8
 8015234:	4631      	mov	r1, r6
 8015236:	4628      	mov	r0, r5
 8015238:	47b8      	blx	r7
 801523a:	3001      	adds	r0, #1
 801523c:	d1c2      	bne.n	80151c4 <_printf_float+0x30c>
 801523e:	e687      	b.n	8014f50 <_printf_float+0x98>
 8015240:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8015244:	f1b9 0f01 	cmp.w	r9, #1
 8015248:	dc01      	bgt.n	801524e <_printf_float+0x396>
 801524a:	07db      	lsls	r3, r3, #31
 801524c:	d536      	bpl.n	80152bc <_printf_float+0x404>
 801524e:	2301      	movs	r3, #1
 8015250:	4642      	mov	r2, r8
 8015252:	4631      	mov	r1, r6
 8015254:	4628      	mov	r0, r5
 8015256:	47b8      	blx	r7
 8015258:	3001      	adds	r0, #1
 801525a:	f43f ae79 	beq.w	8014f50 <_printf_float+0x98>
 801525e:	9b05      	ldr	r3, [sp, #20]
 8015260:	465a      	mov	r2, fp
 8015262:	4631      	mov	r1, r6
 8015264:	4628      	mov	r0, r5
 8015266:	47b8      	blx	r7
 8015268:	3001      	adds	r0, #1
 801526a:	f43f ae71 	beq.w	8014f50 <_printf_float+0x98>
 801526e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8015272:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801527a:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 801527e:	d018      	beq.n	80152b2 <_printf_float+0x3fa>
 8015280:	464b      	mov	r3, r9
 8015282:	f108 0201 	add.w	r2, r8, #1
 8015286:	4631      	mov	r1, r6
 8015288:	4628      	mov	r0, r5
 801528a:	47b8      	blx	r7
 801528c:	3001      	adds	r0, #1
 801528e:	d10c      	bne.n	80152aa <_printf_float+0x3f2>
 8015290:	e65e      	b.n	8014f50 <_printf_float+0x98>
 8015292:	2301      	movs	r3, #1
 8015294:	465a      	mov	r2, fp
 8015296:	4631      	mov	r1, r6
 8015298:	4628      	mov	r0, r5
 801529a:	47b8      	blx	r7
 801529c:	3001      	adds	r0, #1
 801529e:	f43f ae57 	beq.w	8014f50 <_printf_float+0x98>
 80152a2:	f108 0801 	add.w	r8, r8, #1
 80152a6:	45c8      	cmp	r8, r9
 80152a8:	dbf3      	blt.n	8015292 <_printf_float+0x3da>
 80152aa:	4653      	mov	r3, sl
 80152ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80152b0:	e6dc      	b.n	801506c <_printf_float+0x1b4>
 80152b2:	f04f 0800 	mov.w	r8, #0
 80152b6:	f104 0b1a 	add.w	fp, r4, #26
 80152ba:	e7f4      	b.n	80152a6 <_printf_float+0x3ee>
 80152bc:	2301      	movs	r3, #1
 80152be:	4642      	mov	r2, r8
 80152c0:	e7e1      	b.n	8015286 <_printf_float+0x3ce>
 80152c2:	2301      	movs	r3, #1
 80152c4:	464a      	mov	r2, r9
 80152c6:	4631      	mov	r1, r6
 80152c8:	4628      	mov	r0, r5
 80152ca:	47b8      	blx	r7
 80152cc:	3001      	adds	r0, #1
 80152ce:	f43f ae3f 	beq.w	8014f50 <_printf_float+0x98>
 80152d2:	f108 0801 	add.w	r8, r8, #1
 80152d6:	68e3      	ldr	r3, [r4, #12]
 80152d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80152da:	1a5b      	subs	r3, r3, r1
 80152dc:	4543      	cmp	r3, r8
 80152de:	dcf0      	bgt.n	80152c2 <_printf_float+0x40a>
 80152e0:	e6f8      	b.n	80150d4 <_printf_float+0x21c>
 80152e2:	f04f 0800 	mov.w	r8, #0
 80152e6:	f104 0919 	add.w	r9, r4, #25
 80152ea:	e7f4      	b.n	80152d6 <_printf_float+0x41e>

080152ec <malloc>:
 80152ec:	4b02      	ldr	r3, [pc, #8]	@ (80152f8 <malloc+0xc>)
 80152ee:	4601      	mov	r1, r0
 80152f0:	6818      	ldr	r0, [r3, #0]
 80152f2:	f000 b82d 	b.w	8015350 <_malloc_r>
 80152f6:	bf00      	nop
 80152f8:	24000030 	.word	0x24000030

080152fc <free>:
 80152fc:	4b02      	ldr	r3, [pc, #8]	@ (8015308 <free+0xc>)
 80152fe:	4601      	mov	r1, r0
 8015300:	6818      	ldr	r0, [r3, #0]
 8015302:	f001 ba8b 	b.w	801681c <_free_r>
 8015306:	bf00      	nop
 8015308:	24000030 	.word	0x24000030

0801530c <sbrk_aligned>:
 801530c:	b570      	push	{r4, r5, r6, lr}
 801530e:	4e0f      	ldr	r6, [pc, #60]	@ (801534c <sbrk_aligned+0x40>)
 8015310:	460c      	mov	r4, r1
 8015312:	6831      	ldr	r1, [r6, #0]
 8015314:	4605      	mov	r5, r0
 8015316:	b911      	cbnz	r1, 801531e <sbrk_aligned+0x12>
 8015318:	f000 fb8e 	bl	8015a38 <_sbrk_r>
 801531c:	6030      	str	r0, [r6, #0]
 801531e:	4621      	mov	r1, r4
 8015320:	4628      	mov	r0, r5
 8015322:	f000 fb89 	bl	8015a38 <_sbrk_r>
 8015326:	1c43      	adds	r3, r0, #1
 8015328:	d103      	bne.n	8015332 <sbrk_aligned+0x26>
 801532a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801532e:	4620      	mov	r0, r4
 8015330:	bd70      	pop	{r4, r5, r6, pc}
 8015332:	1cc4      	adds	r4, r0, #3
 8015334:	f024 0403 	bic.w	r4, r4, #3
 8015338:	42a0      	cmp	r0, r4
 801533a:	d0f8      	beq.n	801532e <sbrk_aligned+0x22>
 801533c:	1a21      	subs	r1, r4, r0
 801533e:	4628      	mov	r0, r5
 8015340:	f000 fb7a 	bl	8015a38 <_sbrk_r>
 8015344:	3001      	adds	r0, #1
 8015346:	d1f2      	bne.n	801532e <sbrk_aligned+0x22>
 8015348:	e7ef      	b.n	801532a <sbrk_aligned+0x1e>
 801534a:	bf00      	nop
 801534c:	2400ab9c 	.word	0x2400ab9c

08015350 <_malloc_r>:
 8015350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015354:	1ccd      	adds	r5, r1, #3
 8015356:	f025 0503 	bic.w	r5, r5, #3
 801535a:	3508      	adds	r5, #8
 801535c:	2d0c      	cmp	r5, #12
 801535e:	bf38      	it	cc
 8015360:	250c      	movcc	r5, #12
 8015362:	2d00      	cmp	r5, #0
 8015364:	4606      	mov	r6, r0
 8015366:	db01      	blt.n	801536c <_malloc_r+0x1c>
 8015368:	42a9      	cmp	r1, r5
 801536a:	d904      	bls.n	8015376 <_malloc_r+0x26>
 801536c:	230c      	movs	r3, #12
 801536e:	6033      	str	r3, [r6, #0]
 8015370:	2000      	movs	r0, #0
 8015372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015376:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801544c <_malloc_r+0xfc>
 801537a:	f000 f9f5 	bl	8015768 <__malloc_lock>
 801537e:	f8d8 3000 	ldr.w	r3, [r8]
 8015382:	461c      	mov	r4, r3
 8015384:	bb44      	cbnz	r4, 80153d8 <_malloc_r+0x88>
 8015386:	4629      	mov	r1, r5
 8015388:	4630      	mov	r0, r6
 801538a:	f7ff ffbf 	bl	801530c <sbrk_aligned>
 801538e:	1c43      	adds	r3, r0, #1
 8015390:	4604      	mov	r4, r0
 8015392:	d158      	bne.n	8015446 <_malloc_r+0xf6>
 8015394:	f8d8 4000 	ldr.w	r4, [r8]
 8015398:	4627      	mov	r7, r4
 801539a:	2f00      	cmp	r7, #0
 801539c:	d143      	bne.n	8015426 <_malloc_r+0xd6>
 801539e:	2c00      	cmp	r4, #0
 80153a0:	d04b      	beq.n	801543a <_malloc_r+0xea>
 80153a2:	6823      	ldr	r3, [r4, #0]
 80153a4:	4639      	mov	r1, r7
 80153a6:	4630      	mov	r0, r6
 80153a8:	eb04 0903 	add.w	r9, r4, r3
 80153ac:	f000 fb44 	bl	8015a38 <_sbrk_r>
 80153b0:	4581      	cmp	r9, r0
 80153b2:	d142      	bne.n	801543a <_malloc_r+0xea>
 80153b4:	6821      	ldr	r1, [r4, #0]
 80153b6:	1a6d      	subs	r5, r5, r1
 80153b8:	4629      	mov	r1, r5
 80153ba:	4630      	mov	r0, r6
 80153bc:	f7ff ffa6 	bl	801530c <sbrk_aligned>
 80153c0:	3001      	adds	r0, #1
 80153c2:	d03a      	beq.n	801543a <_malloc_r+0xea>
 80153c4:	6823      	ldr	r3, [r4, #0]
 80153c6:	442b      	add	r3, r5
 80153c8:	6023      	str	r3, [r4, #0]
 80153ca:	f8d8 3000 	ldr.w	r3, [r8]
 80153ce:	685a      	ldr	r2, [r3, #4]
 80153d0:	bb62      	cbnz	r2, 801542c <_malloc_r+0xdc>
 80153d2:	f8c8 7000 	str.w	r7, [r8]
 80153d6:	e00f      	b.n	80153f8 <_malloc_r+0xa8>
 80153d8:	6822      	ldr	r2, [r4, #0]
 80153da:	1b52      	subs	r2, r2, r5
 80153dc:	d420      	bmi.n	8015420 <_malloc_r+0xd0>
 80153de:	2a0b      	cmp	r2, #11
 80153e0:	d917      	bls.n	8015412 <_malloc_r+0xc2>
 80153e2:	1961      	adds	r1, r4, r5
 80153e4:	42a3      	cmp	r3, r4
 80153e6:	6025      	str	r5, [r4, #0]
 80153e8:	bf18      	it	ne
 80153ea:	6059      	strne	r1, [r3, #4]
 80153ec:	6863      	ldr	r3, [r4, #4]
 80153ee:	bf08      	it	eq
 80153f0:	f8c8 1000 	streq.w	r1, [r8]
 80153f4:	5162      	str	r2, [r4, r5]
 80153f6:	604b      	str	r3, [r1, #4]
 80153f8:	4630      	mov	r0, r6
 80153fa:	f000 f9bb 	bl	8015774 <__malloc_unlock>
 80153fe:	f104 000b 	add.w	r0, r4, #11
 8015402:	1d23      	adds	r3, r4, #4
 8015404:	f020 0007 	bic.w	r0, r0, #7
 8015408:	1ac2      	subs	r2, r0, r3
 801540a:	bf1c      	itt	ne
 801540c:	1a1b      	subne	r3, r3, r0
 801540e:	50a3      	strne	r3, [r4, r2]
 8015410:	e7af      	b.n	8015372 <_malloc_r+0x22>
 8015412:	6862      	ldr	r2, [r4, #4]
 8015414:	42a3      	cmp	r3, r4
 8015416:	bf0c      	ite	eq
 8015418:	f8c8 2000 	streq.w	r2, [r8]
 801541c:	605a      	strne	r2, [r3, #4]
 801541e:	e7eb      	b.n	80153f8 <_malloc_r+0xa8>
 8015420:	4623      	mov	r3, r4
 8015422:	6864      	ldr	r4, [r4, #4]
 8015424:	e7ae      	b.n	8015384 <_malloc_r+0x34>
 8015426:	463c      	mov	r4, r7
 8015428:	687f      	ldr	r7, [r7, #4]
 801542a:	e7b6      	b.n	801539a <_malloc_r+0x4a>
 801542c:	461a      	mov	r2, r3
 801542e:	685b      	ldr	r3, [r3, #4]
 8015430:	42a3      	cmp	r3, r4
 8015432:	d1fb      	bne.n	801542c <_malloc_r+0xdc>
 8015434:	2300      	movs	r3, #0
 8015436:	6053      	str	r3, [r2, #4]
 8015438:	e7de      	b.n	80153f8 <_malloc_r+0xa8>
 801543a:	230c      	movs	r3, #12
 801543c:	6033      	str	r3, [r6, #0]
 801543e:	4630      	mov	r0, r6
 8015440:	f000 f998 	bl	8015774 <__malloc_unlock>
 8015444:	e794      	b.n	8015370 <_malloc_r+0x20>
 8015446:	6005      	str	r5, [r0, #0]
 8015448:	e7d6      	b.n	80153f8 <_malloc_r+0xa8>
 801544a:	bf00      	nop
 801544c:	2400aba0 	.word	0x2400aba0

08015450 <_printf_common>:
 8015450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015454:	4616      	mov	r6, r2
 8015456:	4698      	mov	r8, r3
 8015458:	688a      	ldr	r2, [r1, #8]
 801545a:	690b      	ldr	r3, [r1, #16]
 801545c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015460:	4293      	cmp	r3, r2
 8015462:	bfb8      	it	lt
 8015464:	4613      	movlt	r3, r2
 8015466:	6033      	str	r3, [r6, #0]
 8015468:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801546c:	4607      	mov	r7, r0
 801546e:	460c      	mov	r4, r1
 8015470:	b10a      	cbz	r2, 8015476 <_printf_common+0x26>
 8015472:	3301      	adds	r3, #1
 8015474:	6033      	str	r3, [r6, #0]
 8015476:	6823      	ldr	r3, [r4, #0]
 8015478:	0699      	lsls	r1, r3, #26
 801547a:	bf42      	ittt	mi
 801547c:	6833      	ldrmi	r3, [r6, #0]
 801547e:	3302      	addmi	r3, #2
 8015480:	6033      	strmi	r3, [r6, #0]
 8015482:	6825      	ldr	r5, [r4, #0]
 8015484:	f015 0506 	ands.w	r5, r5, #6
 8015488:	d106      	bne.n	8015498 <_printf_common+0x48>
 801548a:	f104 0a19 	add.w	sl, r4, #25
 801548e:	68e3      	ldr	r3, [r4, #12]
 8015490:	6832      	ldr	r2, [r6, #0]
 8015492:	1a9b      	subs	r3, r3, r2
 8015494:	42ab      	cmp	r3, r5
 8015496:	dc26      	bgt.n	80154e6 <_printf_common+0x96>
 8015498:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801549c:	6822      	ldr	r2, [r4, #0]
 801549e:	3b00      	subs	r3, #0
 80154a0:	bf18      	it	ne
 80154a2:	2301      	movne	r3, #1
 80154a4:	0692      	lsls	r2, r2, #26
 80154a6:	d42b      	bmi.n	8015500 <_printf_common+0xb0>
 80154a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80154ac:	4641      	mov	r1, r8
 80154ae:	4638      	mov	r0, r7
 80154b0:	47c8      	blx	r9
 80154b2:	3001      	adds	r0, #1
 80154b4:	d01e      	beq.n	80154f4 <_printf_common+0xa4>
 80154b6:	6823      	ldr	r3, [r4, #0]
 80154b8:	6922      	ldr	r2, [r4, #16]
 80154ba:	f003 0306 	and.w	r3, r3, #6
 80154be:	2b04      	cmp	r3, #4
 80154c0:	bf02      	ittt	eq
 80154c2:	68e5      	ldreq	r5, [r4, #12]
 80154c4:	6833      	ldreq	r3, [r6, #0]
 80154c6:	1aed      	subeq	r5, r5, r3
 80154c8:	68a3      	ldr	r3, [r4, #8]
 80154ca:	bf0c      	ite	eq
 80154cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80154d0:	2500      	movne	r5, #0
 80154d2:	4293      	cmp	r3, r2
 80154d4:	bfc4      	itt	gt
 80154d6:	1a9b      	subgt	r3, r3, r2
 80154d8:	18ed      	addgt	r5, r5, r3
 80154da:	2600      	movs	r6, #0
 80154dc:	341a      	adds	r4, #26
 80154de:	42b5      	cmp	r5, r6
 80154e0:	d11a      	bne.n	8015518 <_printf_common+0xc8>
 80154e2:	2000      	movs	r0, #0
 80154e4:	e008      	b.n	80154f8 <_printf_common+0xa8>
 80154e6:	2301      	movs	r3, #1
 80154e8:	4652      	mov	r2, sl
 80154ea:	4641      	mov	r1, r8
 80154ec:	4638      	mov	r0, r7
 80154ee:	47c8      	blx	r9
 80154f0:	3001      	adds	r0, #1
 80154f2:	d103      	bne.n	80154fc <_printf_common+0xac>
 80154f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80154f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80154fc:	3501      	adds	r5, #1
 80154fe:	e7c6      	b.n	801548e <_printf_common+0x3e>
 8015500:	18e1      	adds	r1, r4, r3
 8015502:	1c5a      	adds	r2, r3, #1
 8015504:	2030      	movs	r0, #48	@ 0x30
 8015506:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801550a:	4422      	add	r2, r4
 801550c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015510:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015514:	3302      	adds	r3, #2
 8015516:	e7c7      	b.n	80154a8 <_printf_common+0x58>
 8015518:	2301      	movs	r3, #1
 801551a:	4622      	mov	r2, r4
 801551c:	4641      	mov	r1, r8
 801551e:	4638      	mov	r0, r7
 8015520:	47c8      	blx	r9
 8015522:	3001      	adds	r0, #1
 8015524:	d0e6      	beq.n	80154f4 <_printf_common+0xa4>
 8015526:	3601      	adds	r6, #1
 8015528:	e7d9      	b.n	80154de <_printf_common+0x8e>
	...

0801552c <_printf_i>:
 801552c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015530:	7e0f      	ldrb	r7, [r1, #24]
 8015532:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015534:	2f78      	cmp	r7, #120	@ 0x78
 8015536:	4691      	mov	r9, r2
 8015538:	4680      	mov	r8, r0
 801553a:	460c      	mov	r4, r1
 801553c:	469a      	mov	sl, r3
 801553e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015542:	d807      	bhi.n	8015554 <_printf_i+0x28>
 8015544:	2f62      	cmp	r7, #98	@ 0x62
 8015546:	d80a      	bhi.n	801555e <_printf_i+0x32>
 8015548:	2f00      	cmp	r7, #0
 801554a:	f000 80d1 	beq.w	80156f0 <_printf_i+0x1c4>
 801554e:	2f58      	cmp	r7, #88	@ 0x58
 8015550:	f000 80b8 	beq.w	80156c4 <_printf_i+0x198>
 8015554:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015558:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801555c:	e03a      	b.n	80155d4 <_printf_i+0xa8>
 801555e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015562:	2b15      	cmp	r3, #21
 8015564:	d8f6      	bhi.n	8015554 <_printf_i+0x28>
 8015566:	a101      	add	r1, pc, #4	@ (adr r1, 801556c <_printf_i+0x40>)
 8015568:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801556c:	080155c5 	.word	0x080155c5
 8015570:	080155d9 	.word	0x080155d9
 8015574:	08015555 	.word	0x08015555
 8015578:	08015555 	.word	0x08015555
 801557c:	08015555 	.word	0x08015555
 8015580:	08015555 	.word	0x08015555
 8015584:	080155d9 	.word	0x080155d9
 8015588:	08015555 	.word	0x08015555
 801558c:	08015555 	.word	0x08015555
 8015590:	08015555 	.word	0x08015555
 8015594:	08015555 	.word	0x08015555
 8015598:	080156d7 	.word	0x080156d7
 801559c:	08015603 	.word	0x08015603
 80155a0:	08015691 	.word	0x08015691
 80155a4:	08015555 	.word	0x08015555
 80155a8:	08015555 	.word	0x08015555
 80155ac:	080156f9 	.word	0x080156f9
 80155b0:	08015555 	.word	0x08015555
 80155b4:	08015603 	.word	0x08015603
 80155b8:	08015555 	.word	0x08015555
 80155bc:	08015555 	.word	0x08015555
 80155c0:	08015699 	.word	0x08015699
 80155c4:	6833      	ldr	r3, [r6, #0]
 80155c6:	1d1a      	adds	r2, r3, #4
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	6032      	str	r2, [r6, #0]
 80155cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80155d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80155d4:	2301      	movs	r3, #1
 80155d6:	e09c      	b.n	8015712 <_printf_i+0x1e6>
 80155d8:	6833      	ldr	r3, [r6, #0]
 80155da:	6820      	ldr	r0, [r4, #0]
 80155dc:	1d19      	adds	r1, r3, #4
 80155de:	6031      	str	r1, [r6, #0]
 80155e0:	0606      	lsls	r6, r0, #24
 80155e2:	d501      	bpl.n	80155e8 <_printf_i+0xbc>
 80155e4:	681d      	ldr	r5, [r3, #0]
 80155e6:	e003      	b.n	80155f0 <_printf_i+0xc4>
 80155e8:	0645      	lsls	r5, r0, #25
 80155ea:	d5fb      	bpl.n	80155e4 <_printf_i+0xb8>
 80155ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80155f0:	2d00      	cmp	r5, #0
 80155f2:	da03      	bge.n	80155fc <_printf_i+0xd0>
 80155f4:	232d      	movs	r3, #45	@ 0x2d
 80155f6:	426d      	negs	r5, r5
 80155f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80155fc:	4858      	ldr	r0, [pc, #352]	@ (8015760 <_printf_i+0x234>)
 80155fe:	230a      	movs	r3, #10
 8015600:	e011      	b.n	8015626 <_printf_i+0xfa>
 8015602:	6821      	ldr	r1, [r4, #0]
 8015604:	6833      	ldr	r3, [r6, #0]
 8015606:	0608      	lsls	r0, r1, #24
 8015608:	f853 5b04 	ldr.w	r5, [r3], #4
 801560c:	d402      	bmi.n	8015614 <_printf_i+0xe8>
 801560e:	0649      	lsls	r1, r1, #25
 8015610:	bf48      	it	mi
 8015612:	b2ad      	uxthmi	r5, r5
 8015614:	2f6f      	cmp	r7, #111	@ 0x6f
 8015616:	4852      	ldr	r0, [pc, #328]	@ (8015760 <_printf_i+0x234>)
 8015618:	6033      	str	r3, [r6, #0]
 801561a:	bf14      	ite	ne
 801561c:	230a      	movne	r3, #10
 801561e:	2308      	moveq	r3, #8
 8015620:	2100      	movs	r1, #0
 8015622:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015626:	6866      	ldr	r6, [r4, #4]
 8015628:	60a6      	str	r6, [r4, #8]
 801562a:	2e00      	cmp	r6, #0
 801562c:	db05      	blt.n	801563a <_printf_i+0x10e>
 801562e:	6821      	ldr	r1, [r4, #0]
 8015630:	432e      	orrs	r6, r5
 8015632:	f021 0104 	bic.w	r1, r1, #4
 8015636:	6021      	str	r1, [r4, #0]
 8015638:	d04b      	beq.n	80156d2 <_printf_i+0x1a6>
 801563a:	4616      	mov	r6, r2
 801563c:	fbb5 f1f3 	udiv	r1, r5, r3
 8015640:	fb03 5711 	mls	r7, r3, r1, r5
 8015644:	5dc7      	ldrb	r7, [r0, r7]
 8015646:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801564a:	462f      	mov	r7, r5
 801564c:	42bb      	cmp	r3, r7
 801564e:	460d      	mov	r5, r1
 8015650:	d9f4      	bls.n	801563c <_printf_i+0x110>
 8015652:	2b08      	cmp	r3, #8
 8015654:	d10b      	bne.n	801566e <_printf_i+0x142>
 8015656:	6823      	ldr	r3, [r4, #0]
 8015658:	07df      	lsls	r7, r3, #31
 801565a:	d508      	bpl.n	801566e <_printf_i+0x142>
 801565c:	6923      	ldr	r3, [r4, #16]
 801565e:	6861      	ldr	r1, [r4, #4]
 8015660:	4299      	cmp	r1, r3
 8015662:	bfde      	ittt	le
 8015664:	2330      	movle	r3, #48	@ 0x30
 8015666:	f806 3c01 	strble.w	r3, [r6, #-1]
 801566a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801566e:	1b92      	subs	r2, r2, r6
 8015670:	6122      	str	r2, [r4, #16]
 8015672:	f8cd a000 	str.w	sl, [sp]
 8015676:	464b      	mov	r3, r9
 8015678:	aa03      	add	r2, sp, #12
 801567a:	4621      	mov	r1, r4
 801567c:	4640      	mov	r0, r8
 801567e:	f7ff fee7 	bl	8015450 <_printf_common>
 8015682:	3001      	adds	r0, #1
 8015684:	d14a      	bne.n	801571c <_printf_i+0x1f0>
 8015686:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801568a:	b004      	add	sp, #16
 801568c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015690:	6823      	ldr	r3, [r4, #0]
 8015692:	f043 0320 	orr.w	r3, r3, #32
 8015696:	6023      	str	r3, [r4, #0]
 8015698:	4832      	ldr	r0, [pc, #200]	@ (8015764 <_printf_i+0x238>)
 801569a:	2778      	movs	r7, #120	@ 0x78
 801569c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80156a0:	6823      	ldr	r3, [r4, #0]
 80156a2:	6831      	ldr	r1, [r6, #0]
 80156a4:	061f      	lsls	r7, r3, #24
 80156a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80156aa:	d402      	bmi.n	80156b2 <_printf_i+0x186>
 80156ac:	065f      	lsls	r7, r3, #25
 80156ae:	bf48      	it	mi
 80156b0:	b2ad      	uxthmi	r5, r5
 80156b2:	6031      	str	r1, [r6, #0]
 80156b4:	07d9      	lsls	r1, r3, #31
 80156b6:	bf44      	itt	mi
 80156b8:	f043 0320 	orrmi.w	r3, r3, #32
 80156bc:	6023      	strmi	r3, [r4, #0]
 80156be:	b11d      	cbz	r5, 80156c8 <_printf_i+0x19c>
 80156c0:	2310      	movs	r3, #16
 80156c2:	e7ad      	b.n	8015620 <_printf_i+0xf4>
 80156c4:	4826      	ldr	r0, [pc, #152]	@ (8015760 <_printf_i+0x234>)
 80156c6:	e7e9      	b.n	801569c <_printf_i+0x170>
 80156c8:	6823      	ldr	r3, [r4, #0]
 80156ca:	f023 0320 	bic.w	r3, r3, #32
 80156ce:	6023      	str	r3, [r4, #0]
 80156d0:	e7f6      	b.n	80156c0 <_printf_i+0x194>
 80156d2:	4616      	mov	r6, r2
 80156d4:	e7bd      	b.n	8015652 <_printf_i+0x126>
 80156d6:	6833      	ldr	r3, [r6, #0]
 80156d8:	6825      	ldr	r5, [r4, #0]
 80156da:	6961      	ldr	r1, [r4, #20]
 80156dc:	1d18      	adds	r0, r3, #4
 80156de:	6030      	str	r0, [r6, #0]
 80156e0:	062e      	lsls	r6, r5, #24
 80156e2:	681b      	ldr	r3, [r3, #0]
 80156e4:	d501      	bpl.n	80156ea <_printf_i+0x1be>
 80156e6:	6019      	str	r1, [r3, #0]
 80156e8:	e002      	b.n	80156f0 <_printf_i+0x1c4>
 80156ea:	0668      	lsls	r0, r5, #25
 80156ec:	d5fb      	bpl.n	80156e6 <_printf_i+0x1ba>
 80156ee:	8019      	strh	r1, [r3, #0]
 80156f0:	2300      	movs	r3, #0
 80156f2:	6123      	str	r3, [r4, #16]
 80156f4:	4616      	mov	r6, r2
 80156f6:	e7bc      	b.n	8015672 <_printf_i+0x146>
 80156f8:	6833      	ldr	r3, [r6, #0]
 80156fa:	1d1a      	adds	r2, r3, #4
 80156fc:	6032      	str	r2, [r6, #0]
 80156fe:	681e      	ldr	r6, [r3, #0]
 8015700:	6862      	ldr	r2, [r4, #4]
 8015702:	2100      	movs	r1, #0
 8015704:	4630      	mov	r0, r6
 8015706:	f7ea fe03 	bl	8000310 <memchr>
 801570a:	b108      	cbz	r0, 8015710 <_printf_i+0x1e4>
 801570c:	1b80      	subs	r0, r0, r6
 801570e:	6060      	str	r0, [r4, #4]
 8015710:	6863      	ldr	r3, [r4, #4]
 8015712:	6123      	str	r3, [r4, #16]
 8015714:	2300      	movs	r3, #0
 8015716:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801571a:	e7aa      	b.n	8015672 <_printf_i+0x146>
 801571c:	6923      	ldr	r3, [r4, #16]
 801571e:	4632      	mov	r2, r6
 8015720:	4649      	mov	r1, r9
 8015722:	4640      	mov	r0, r8
 8015724:	47d0      	blx	sl
 8015726:	3001      	adds	r0, #1
 8015728:	d0ad      	beq.n	8015686 <_printf_i+0x15a>
 801572a:	6823      	ldr	r3, [r4, #0]
 801572c:	079b      	lsls	r3, r3, #30
 801572e:	d413      	bmi.n	8015758 <_printf_i+0x22c>
 8015730:	68e0      	ldr	r0, [r4, #12]
 8015732:	9b03      	ldr	r3, [sp, #12]
 8015734:	4298      	cmp	r0, r3
 8015736:	bfb8      	it	lt
 8015738:	4618      	movlt	r0, r3
 801573a:	e7a6      	b.n	801568a <_printf_i+0x15e>
 801573c:	2301      	movs	r3, #1
 801573e:	4632      	mov	r2, r6
 8015740:	4649      	mov	r1, r9
 8015742:	4640      	mov	r0, r8
 8015744:	47d0      	blx	sl
 8015746:	3001      	adds	r0, #1
 8015748:	d09d      	beq.n	8015686 <_printf_i+0x15a>
 801574a:	3501      	adds	r5, #1
 801574c:	68e3      	ldr	r3, [r4, #12]
 801574e:	9903      	ldr	r1, [sp, #12]
 8015750:	1a5b      	subs	r3, r3, r1
 8015752:	42ab      	cmp	r3, r5
 8015754:	dcf2      	bgt.n	801573c <_printf_i+0x210>
 8015756:	e7eb      	b.n	8015730 <_printf_i+0x204>
 8015758:	2500      	movs	r5, #0
 801575a:	f104 0619 	add.w	r6, r4, #25
 801575e:	e7f5      	b.n	801574c <_printf_i+0x220>
 8015760:	08019a36 	.word	0x08019a36
 8015764:	08019a47 	.word	0x08019a47

08015768 <__malloc_lock>:
 8015768:	4801      	ldr	r0, [pc, #4]	@ (8015770 <__malloc_lock+0x8>)
 801576a:	f000 b9a0 	b.w	8015aae <__retarget_lock_acquire_recursive>
 801576e:	bf00      	nop
 8015770:	2400ace0 	.word	0x2400ace0

08015774 <__malloc_unlock>:
 8015774:	4801      	ldr	r0, [pc, #4]	@ (801577c <__malloc_unlock+0x8>)
 8015776:	f000 b99b 	b.w	8015ab0 <__retarget_lock_release_recursive>
 801577a:	bf00      	nop
 801577c:	2400ace0 	.word	0x2400ace0

08015780 <siprintf>:
 8015780:	b40e      	push	{r1, r2, r3}
 8015782:	b510      	push	{r4, lr}
 8015784:	b09d      	sub	sp, #116	@ 0x74
 8015786:	ab1f      	add	r3, sp, #124	@ 0x7c
 8015788:	9002      	str	r0, [sp, #8]
 801578a:	9006      	str	r0, [sp, #24]
 801578c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015790:	480a      	ldr	r0, [pc, #40]	@ (80157bc <siprintf+0x3c>)
 8015792:	9107      	str	r1, [sp, #28]
 8015794:	9104      	str	r1, [sp, #16]
 8015796:	490a      	ldr	r1, [pc, #40]	@ (80157c0 <siprintf+0x40>)
 8015798:	f853 2b04 	ldr.w	r2, [r3], #4
 801579c:	9105      	str	r1, [sp, #20]
 801579e:	2400      	movs	r4, #0
 80157a0:	a902      	add	r1, sp, #8
 80157a2:	6800      	ldr	r0, [r0, #0]
 80157a4:	9301      	str	r3, [sp, #4]
 80157a6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80157a8:	f001 f8de 	bl	8016968 <_svfiprintf_r>
 80157ac:	9b02      	ldr	r3, [sp, #8]
 80157ae:	701c      	strb	r4, [r3, #0]
 80157b0:	b01d      	add	sp, #116	@ 0x74
 80157b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80157b6:	b003      	add	sp, #12
 80157b8:	4770      	bx	lr
 80157ba:	bf00      	nop
 80157bc:	24000030 	.word	0x24000030
 80157c0:	ffff0208 	.word	0xffff0208

080157c4 <std>:
 80157c4:	2300      	movs	r3, #0
 80157c6:	b510      	push	{r4, lr}
 80157c8:	4604      	mov	r4, r0
 80157ca:	e9c0 3300 	strd	r3, r3, [r0]
 80157ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80157d2:	6083      	str	r3, [r0, #8]
 80157d4:	8181      	strh	r1, [r0, #12]
 80157d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80157d8:	81c2      	strh	r2, [r0, #14]
 80157da:	6183      	str	r3, [r0, #24]
 80157dc:	4619      	mov	r1, r3
 80157de:	2208      	movs	r2, #8
 80157e0:	305c      	adds	r0, #92	@ 0x5c
 80157e2:	f000 f8dd 	bl	80159a0 <memset>
 80157e6:	4b0d      	ldr	r3, [pc, #52]	@ (801581c <std+0x58>)
 80157e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80157ea:	4b0d      	ldr	r3, [pc, #52]	@ (8015820 <std+0x5c>)
 80157ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80157ee:	4b0d      	ldr	r3, [pc, #52]	@ (8015824 <std+0x60>)
 80157f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80157f2:	4b0d      	ldr	r3, [pc, #52]	@ (8015828 <std+0x64>)
 80157f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80157f6:	4b0d      	ldr	r3, [pc, #52]	@ (801582c <std+0x68>)
 80157f8:	6224      	str	r4, [r4, #32]
 80157fa:	429c      	cmp	r4, r3
 80157fc:	d006      	beq.n	801580c <std+0x48>
 80157fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015802:	4294      	cmp	r4, r2
 8015804:	d002      	beq.n	801580c <std+0x48>
 8015806:	33d0      	adds	r3, #208	@ 0xd0
 8015808:	429c      	cmp	r4, r3
 801580a:	d105      	bne.n	8015818 <std+0x54>
 801580c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015814:	f000 b94a 	b.w	8015aac <__retarget_lock_init_recursive>
 8015818:	bd10      	pop	{r4, pc}
 801581a:	bf00      	nop
 801581c:	08017631 	.word	0x08017631
 8015820:	08017653 	.word	0x08017653
 8015824:	0801768b 	.word	0x0801768b
 8015828:	080176af 	.word	0x080176af
 801582c:	2400aba4 	.word	0x2400aba4

08015830 <stdio_exit_handler>:
 8015830:	4a02      	ldr	r2, [pc, #8]	@ (801583c <stdio_exit_handler+0xc>)
 8015832:	4903      	ldr	r1, [pc, #12]	@ (8015840 <stdio_exit_handler+0x10>)
 8015834:	4803      	ldr	r0, [pc, #12]	@ (8015844 <stdio_exit_handler+0x14>)
 8015836:	f000 b87b 	b.w	8015930 <_fwalk_sglue>
 801583a:	bf00      	nop
 801583c:	24000024 	.word	0x24000024
 8015840:	08016eed 	.word	0x08016eed
 8015844:	24000034 	.word	0x24000034

08015848 <cleanup_stdio>:
 8015848:	6841      	ldr	r1, [r0, #4]
 801584a:	4b0c      	ldr	r3, [pc, #48]	@ (801587c <cleanup_stdio+0x34>)
 801584c:	4299      	cmp	r1, r3
 801584e:	b510      	push	{r4, lr}
 8015850:	4604      	mov	r4, r0
 8015852:	d001      	beq.n	8015858 <cleanup_stdio+0x10>
 8015854:	f001 fb4a 	bl	8016eec <_fflush_r>
 8015858:	68a1      	ldr	r1, [r4, #8]
 801585a:	4b09      	ldr	r3, [pc, #36]	@ (8015880 <cleanup_stdio+0x38>)
 801585c:	4299      	cmp	r1, r3
 801585e:	d002      	beq.n	8015866 <cleanup_stdio+0x1e>
 8015860:	4620      	mov	r0, r4
 8015862:	f001 fb43 	bl	8016eec <_fflush_r>
 8015866:	68e1      	ldr	r1, [r4, #12]
 8015868:	4b06      	ldr	r3, [pc, #24]	@ (8015884 <cleanup_stdio+0x3c>)
 801586a:	4299      	cmp	r1, r3
 801586c:	d004      	beq.n	8015878 <cleanup_stdio+0x30>
 801586e:	4620      	mov	r0, r4
 8015870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015874:	f001 bb3a 	b.w	8016eec <_fflush_r>
 8015878:	bd10      	pop	{r4, pc}
 801587a:	bf00      	nop
 801587c:	2400aba4 	.word	0x2400aba4
 8015880:	2400ac0c 	.word	0x2400ac0c
 8015884:	2400ac74 	.word	0x2400ac74

08015888 <global_stdio_init.part.0>:
 8015888:	b510      	push	{r4, lr}
 801588a:	4b0b      	ldr	r3, [pc, #44]	@ (80158b8 <global_stdio_init.part.0+0x30>)
 801588c:	4c0b      	ldr	r4, [pc, #44]	@ (80158bc <global_stdio_init.part.0+0x34>)
 801588e:	4a0c      	ldr	r2, [pc, #48]	@ (80158c0 <global_stdio_init.part.0+0x38>)
 8015890:	601a      	str	r2, [r3, #0]
 8015892:	4620      	mov	r0, r4
 8015894:	2200      	movs	r2, #0
 8015896:	2104      	movs	r1, #4
 8015898:	f7ff ff94 	bl	80157c4 <std>
 801589c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80158a0:	2201      	movs	r2, #1
 80158a2:	2109      	movs	r1, #9
 80158a4:	f7ff ff8e 	bl	80157c4 <std>
 80158a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80158ac:	2202      	movs	r2, #2
 80158ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80158b2:	2112      	movs	r1, #18
 80158b4:	f7ff bf86 	b.w	80157c4 <std>
 80158b8:	2400acdc 	.word	0x2400acdc
 80158bc:	2400aba4 	.word	0x2400aba4
 80158c0:	08015831 	.word	0x08015831

080158c4 <__sfp_lock_acquire>:
 80158c4:	4801      	ldr	r0, [pc, #4]	@ (80158cc <__sfp_lock_acquire+0x8>)
 80158c6:	f000 b8f2 	b.w	8015aae <__retarget_lock_acquire_recursive>
 80158ca:	bf00      	nop
 80158cc:	2400ace2 	.word	0x2400ace2

080158d0 <__sfp_lock_release>:
 80158d0:	4801      	ldr	r0, [pc, #4]	@ (80158d8 <__sfp_lock_release+0x8>)
 80158d2:	f000 b8ed 	b.w	8015ab0 <__retarget_lock_release_recursive>
 80158d6:	bf00      	nop
 80158d8:	2400ace2 	.word	0x2400ace2

080158dc <__sinit>:
 80158dc:	b510      	push	{r4, lr}
 80158de:	4604      	mov	r4, r0
 80158e0:	f7ff fff0 	bl	80158c4 <__sfp_lock_acquire>
 80158e4:	6a23      	ldr	r3, [r4, #32]
 80158e6:	b11b      	cbz	r3, 80158f0 <__sinit+0x14>
 80158e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80158ec:	f7ff bff0 	b.w	80158d0 <__sfp_lock_release>
 80158f0:	4b04      	ldr	r3, [pc, #16]	@ (8015904 <__sinit+0x28>)
 80158f2:	6223      	str	r3, [r4, #32]
 80158f4:	4b04      	ldr	r3, [pc, #16]	@ (8015908 <__sinit+0x2c>)
 80158f6:	681b      	ldr	r3, [r3, #0]
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	d1f5      	bne.n	80158e8 <__sinit+0xc>
 80158fc:	f7ff ffc4 	bl	8015888 <global_stdio_init.part.0>
 8015900:	e7f2      	b.n	80158e8 <__sinit+0xc>
 8015902:	bf00      	nop
 8015904:	08015849 	.word	0x08015849
 8015908:	2400acdc 	.word	0x2400acdc

0801590c <fiprintf>:
 801590c:	b40e      	push	{r1, r2, r3}
 801590e:	b503      	push	{r0, r1, lr}
 8015910:	4601      	mov	r1, r0
 8015912:	ab03      	add	r3, sp, #12
 8015914:	4805      	ldr	r0, [pc, #20]	@ (801592c <fiprintf+0x20>)
 8015916:	f853 2b04 	ldr.w	r2, [r3], #4
 801591a:	6800      	ldr	r0, [r0, #0]
 801591c:	9301      	str	r3, [sp, #4]
 801591e:	f001 f949 	bl	8016bb4 <_vfiprintf_r>
 8015922:	b002      	add	sp, #8
 8015924:	f85d eb04 	ldr.w	lr, [sp], #4
 8015928:	b003      	add	sp, #12
 801592a:	4770      	bx	lr
 801592c:	24000030 	.word	0x24000030

08015930 <_fwalk_sglue>:
 8015930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015934:	4607      	mov	r7, r0
 8015936:	4688      	mov	r8, r1
 8015938:	4614      	mov	r4, r2
 801593a:	2600      	movs	r6, #0
 801593c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015940:	f1b9 0901 	subs.w	r9, r9, #1
 8015944:	d505      	bpl.n	8015952 <_fwalk_sglue+0x22>
 8015946:	6824      	ldr	r4, [r4, #0]
 8015948:	2c00      	cmp	r4, #0
 801594a:	d1f7      	bne.n	801593c <_fwalk_sglue+0xc>
 801594c:	4630      	mov	r0, r6
 801594e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015952:	89ab      	ldrh	r3, [r5, #12]
 8015954:	2b01      	cmp	r3, #1
 8015956:	d907      	bls.n	8015968 <_fwalk_sglue+0x38>
 8015958:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801595c:	3301      	adds	r3, #1
 801595e:	d003      	beq.n	8015968 <_fwalk_sglue+0x38>
 8015960:	4629      	mov	r1, r5
 8015962:	4638      	mov	r0, r7
 8015964:	47c0      	blx	r8
 8015966:	4306      	orrs	r6, r0
 8015968:	3568      	adds	r5, #104	@ 0x68
 801596a:	e7e9      	b.n	8015940 <_fwalk_sglue+0x10>

0801596c <memmove>:
 801596c:	4288      	cmp	r0, r1
 801596e:	b510      	push	{r4, lr}
 8015970:	eb01 0402 	add.w	r4, r1, r2
 8015974:	d902      	bls.n	801597c <memmove+0x10>
 8015976:	4284      	cmp	r4, r0
 8015978:	4623      	mov	r3, r4
 801597a:	d807      	bhi.n	801598c <memmove+0x20>
 801597c:	1e43      	subs	r3, r0, #1
 801597e:	42a1      	cmp	r1, r4
 8015980:	d008      	beq.n	8015994 <memmove+0x28>
 8015982:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015986:	f803 2f01 	strb.w	r2, [r3, #1]!
 801598a:	e7f8      	b.n	801597e <memmove+0x12>
 801598c:	4402      	add	r2, r0
 801598e:	4601      	mov	r1, r0
 8015990:	428a      	cmp	r2, r1
 8015992:	d100      	bne.n	8015996 <memmove+0x2a>
 8015994:	bd10      	pop	{r4, pc}
 8015996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801599a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801599e:	e7f7      	b.n	8015990 <memmove+0x24>

080159a0 <memset>:
 80159a0:	4402      	add	r2, r0
 80159a2:	4603      	mov	r3, r0
 80159a4:	4293      	cmp	r3, r2
 80159a6:	d100      	bne.n	80159aa <memset+0xa>
 80159a8:	4770      	bx	lr
 80159aa:	f803 1b01 	strb.w	r1, [r3], #1
 80159ae:	e7f9      	b.n	80159a4 <memset+0x4>

080159b0 <_raise_r>:
 80159b0:	291f      	cmp	r1, #31
 80159b2:	b538      	push	{r3, r4, r5, lr}
 80159b4:	4605      	mov	r5, r0
 80159b6:	460c      	mov	r4, r1
 80159b8:	d904      	bls.n	80159c4 <_raise_r+0x14>
 80159ba:	2316      	movs	r3, #22
 80159bc:	6003      	str	r3, [r0, #0]
 80159be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80159c2:	bd38      	pop	{r3, r4, r5, pc}
 80159c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80159c6:	b112      	cbz	r2, 80159ce <_raise_r+0x1e>
 80159c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80159cc:	b94b      	cbnz	r3, 80159e2 <_raise_r+0x32>
 80159ce:	4628      	mov	r0, r5
 80159d0:	f000 f830 	bl	8015a34 <_getpid_r>
 80159d4:	4622      	mov	r2, r4
 80159d6:	4601      	mov	r1, r0
 80159d8:	4628      	mov	r0, r5
 80159da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80159de:	f000 b817 	b.w	8015a10 <_kill_r>
 80159e2:	2b01      	cmp	r3, #1
 80159e4:	d00a      	beq.n	80159fc <_raise_r+0x4c>
 80159e6:	1c59      	adds	r1, r3, #1
 80159e8:	d103      	bne.n	80159f2 <_raise_r+0x42>
 80159ea:	2316      	movs	r3, #22
 80159ec:	6003      	str	r3, [r0, #0]
 80159ee:	2001      	movs	r0, #1
 80159f0:	e7e7      	b.n	80159c2 <_raise_r+0x12>
 80159f2:	2100      	movs	r1, #0
 80159f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80159f8:	4620      	mov	r0, r4
 80159fa:	4798      	blx	r3
 80159fc:	2000      	movs	r0, #0
 80159fe:	e7e0      	b.n	80159c2 <_raise_r+0x12>

08015a00 <raise>:
 8015a00:	4b02      	ldr	r3, [pc, #8]	@ (8015a0c <raise+0xc>)
 8015a02:	4601      	mov	r1, r0
 8015a04:	6818      	ldr	r0, [r3, #0]
 8015a06:	f7ff bfd3 	b.w	80159b0 <_raise_r>
 8015a0a:	bf00      	nop
 8015a0c:	24000030 	.word	0x24000030

08015a10 <_kill_r>:
 8015a10:	b538      	push	{r3, r4, r5, lr}
 8015a12:	4d07      	ldr	r5, [pc, #28]	@ (8015a30 <_kill_r+0x20>)
 8015a14:	2300      	movs	r3, #0
 8015a16:	4604      	mov	r4, r0
 8015a18:	4608      	mov	r0, r1
 8015a1a:	4611      	mov	r1, r2
 8015a1c:	602b      	str	r3, [r5, #0]
 8015a1e:	f7ee ffbd 	bl	800499c <_kill>
 8015a22:	1c43      	adds	r3, r0, #1
 8015a24:	d102      	bne.n	8015a2c <_kill_r+0x1c>
 8015a26:	682b      	ldr	r3, [r5, #0]
 8015a28:	b103      	cbz	r3, 8015a2c <_kill_r+0x1c>
 8015a2a:	6023      	str	r3, [r4, #0]
 8015a2c:	bd38      	pop	{r3, r4, r5, pc}
 8015a2e:	bf00      	nop
 8015a30:	2400ace4 	.word	0x2400ace4

08015a34 <_getpid_r>:
 8015a34:	f7ee bfaa 	b.w	800498c <_getpid>

08015a38 <_sbrk_r>:
 8015a38:	b538      	push	{r3, r4, r5, lr}
 8015a3a:	4d06      	ldr	r5, [pc, #24]	@ (8015a54 <_sbrk_r+0x1c>)
 8015a3c:	2300      	movs	r3, #0
 8015a3e:	4604      	mov	r4, r0
 8015a40:	4608      	mov	r0, r1
 8015a42:	602b      	str	r3, [r5, #0]
 8015a44:	f7ef f832 	bl	8004aac <_sbrk>
 8015a48:	1c43      	adds	r3, r0, #1
 8015a4a:	d102      	bne.n	8015a52 <_sbrk_r+0x1a>
 8015a4c:	682b      	ldr	r3, [r5, #0]
 8015a4e:	b103      	cbz	r3, 8015a52 <_sbrk_r+0x1a>
 8015a50:	6023      	str	r3, [r4, #0]
 8015a52:	bd38      	pop	{r3, r4, r5, pc}
 8015a54:	2400ace4 	.word	0x2400ace4

08015a58 <__errno>:
 8015a58:	4b01      	ldr	r3, [pc, #4]	@ (8015a60 <__errno+0x8>)
 8015a5a:	6818      	ldr	r0, [r3, #0]
 8015a5c:	4770      	bx	lr
 8015a5e:	bf00      	nop
 8015a60:	24000030 	.word	0x24000030

08015a64 <__libc_init_array>:
 8015a64:	b570      	push	{r4, r5, r6, lr}
 8015a66:	4d0d      	ldr	r5, [pc, #52]	@ (8015a9c <__libc_init_array+0x38>)
 8015a68:	4c0d      	ldr	r4, [pc, #52]	@ (8015aa0 <__libc_init_array+0x3c>)
 8015a6a:	1b64      	subs	r4, r4, r5
 8015a6c:	10a4      	asrs	r4, r4, #2
 8015a6e:	2600      	movs	r6, #0
 8015a70:	42a6      	cmp	r6, r4
 8015a72:	d109      	bne.n	8015a88 <__libc_init_array+0x24>
 8015a74:	4d0b      	ldr	r5, [pc, #44]	@ (8015aa4 <__libc_init_array+0x40>)
 8015a76:	4c0c      	ldr	r4, [pc, #48]	@ (8015aa8 <__libc_init_array+0x44>)
 8015a78:	f001 ffe6 	bl	8017a48 <_init>
 8015a7c:	1b64      	subs	r4, r4, r5
 8015a7e:	10a4      	asrs	r4, r4, #2
 8015a80:	2600      	movs	r6, #0
 8015a82:	42a6      	cmp	r6, r4
 8015a84:	d105      	bne.n	8015a92 <__libc_init_array+0x2e>
 8015a86:	bd70      	pop	{r4, r5, r6, pc}
 8015a88:	f855 3b04 	ldr.w	r3, [r5], #4
 8015a8c:	4798      	blx	r3
 8015a8e:	3601      	adds	r6, #1
 8015a90:	e7ee      	b.n	8015a70 <__libc_init_array+0xc>
 8015a92:	f855 3b04 	ldr.w	r3, [r5], #4
 8015a96:	4798      	blx	r3
 8015a98:	3601      	adds	r6, #1
 8015a9a:	e7f2      	b.n	8015a82 <__libc_init_array+0x1e>
 8015a9c:	08019d64 	.word	0x08019d64
 8015aa0:	08019d64 	.word	0x08019d64
 8015aa4:	08019d64 	.word	0x08019d64
 8015aa8:	08019d6c 	.word	0x08019d6c

08015aac <__retarget_lock_init_recursive>:
 8015aac:	4770      	bx	lr

08015aae <__retarget_lock_acquire_recursive>:
 8015aae:	4770      	bx	lr

08015ab0 <__retarget_lock_release_recursive>:
 8015ab0:	4770      	bx	lr
	...

08015ab4 <_localeconv_r>:
 8015ab4:	4800      	ldr	r0, [pc, #0]	@ (8015ab8 <_localeconv_r+0x4>)
 8015ab6:	4770      	bx	lr
 8015ab8:	24000174 	.word	0x24000174

08015abc <_reclaim_reent>:
 8015abc:	4b2d      	ldr	r3, [pc, #180]	@ (8015b74 <_reclaim_reent+0xb8>)
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	4283      	cmp	r3, r0
 8015ac2:	b570      	push	{r4, r5, r6, lr}
 8015ac4:	4604      	mov	r4, r0
 8015ac6:	d053      	beq.n	8015b70 <_reclaim_reent+0xb4>
 8015ac8:	69c3      	ldr	r3, [r0, #28]
 8015aca:	b31b      	cbz	r3, 8015b14 <_reclaim_reent+0x58>
 8015acc:	68db      	ldr	r3, [r3, #12]
 8015ace:	b163      	cbz	r3, 8015aea <_reclaim_reent+0x2e>
 8015ad0:	2500      	movs	r5, #0
 8015ad2:	69e3      	ldr	r3, [r4, #28]
 8015ad4:	68db      	ldr	r3, [r3, #12]
 8015ad6:	5959      	ldr	r1, [r3, r5]
 8015ad8:	b9b1      	cbnz	r1, 8015b08 <_reclaim_reent+0x4c>
 8015ada:	3504      	adds	r5, #4
 8015adc:	2d80      	cmp	r5, #128	@ 0x80
 8015ade:	d1f8      	bne.n	8015ad2 <_reclaim_reent+0x16>
 8015ae0:	69e3      	ldr	r3, [r4, #28]
 8015ae2:	4620      	mov	r0, r4
 8015ae4:	68d9      	ldr	r1, [r3, #12]
 8015ae6:	f000 fe99 	bl	801681c <_free_r>
 8015aea:	69e3      	ldr	r3, [r4, #28]
 8015aec:	6819      	ldr	r1, [r3, #0]
 8015aee:	b111      	cbz	r1, 8015af6 <_reclaim_reent+0x3a>
 8015af0:	4620      	mov	r0, r4
 8015af2:	f000 fe93 	bl	801681c <_free_r>
 8015af6:	69e3      	ldr	r3, [r4, #28]
 8015af8:	689d      	ldr	r5, [r3, #8]
 8015afa:	b15d      	cbz	r5, 8015b14 <_reclaim_reent+0x58>
 8015afc:	4629      	mov	r1, r5
 8015afe:	4620      	mov	r0, r4
 8015b00:	682d      	ldr	r5, [r5, #0]
 8015b02:	f000 fe8b 	bl	801681c <_free_r>
 8015b06:	e7f8      	b.n	8015afa <_reclaim_reent+0x3e>
 8015b08:	680e      	ldr	r6, [r1, #0]
 8015b0a:	4620      	mov	r0, r4
 8015b0c:	f000 fe86 	bl	801681c <_free_r>
 8015b10:	4631      	mov	r1, r6
 8015b12:	e7e1      	b.n	8015ad8 <_reclaim_reent+0x1c>
 8015b14:	6961      	ldr	r1, [r4, #20]
 8015b16:	b111      	cbz	r1, 8015b1e <_reclaim_reent+0x62>
 8015b18:	4620      	mov	r0, r4
 8015b1a:	f000 fe7f 	bl	801681c <_free_r>
 8015b1e:	69e1      	ldr	r1, [r4, #28]
 8015b20:	b111      	cbz	r1, 8015b28 <_reclaim_reent+0x6c>
 8015b22:	4620      	mov	r0, r4
 8015b24:	f000 fe7a 	bl	801681c <_free_r>
 8015b28:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015b2a:	b111      	cbz	r1, 8015b32 <_reclaim_reent+0x76>
 8015b2c:	4620      	mov	r0, r4
 8015b2e:	f000 fe75 	bl	801681c <_free_r>
 8015b32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015b34:	b111      	cbz	r1, 8015b3c <_reclaim_reent+0x80>
 8015b36:	4620      	mov	r0, r4
 8015b38:	f000 fe70 	bl	801681c <_free_r>
 8015b3c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8015b3e:	b111      	cbz	r1, 8015b46 <_reclaim_reent+0x8a>
 8015b40:	4620      	mov	r0, r4
 8015b42:	f000 fe6b 	bl	801681c <_free_r>
 8015b46:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015b48:	b111      	cbz	r1, 8015b50 <_reclaim_reent+0x94>
 8015b4a:	4620      	mov	r0, r4
 8015b4c:	f000 fe66 	bl	801681c <_free_r>
 8015b50:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8015b52:	b111      	cbz	r1, 8015b5a <_reclaim_reent+0x9e>
 8015b54:	4620      	mov	r0, r4
 8015b56:	f000 fe61 	bl	801681c <_free_r>
 8015b5a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8015b5c:	b111      	cbz	r1, 8015b64 <_reclaim_reent+0xa8>
 8015b5e:	4620      	mov	r0, r4
 8015b60:	f000 fe5c 	bl	801681c <_free_r>
 8015b64:	6a23      	ldr	r3, [r4, #32]
 8015b66:	b11b      	cbz	r3, 8015b70 <_reclaim_reent+0xb4>
 8015b68:	4620      	mov	r0, r4
 8015b6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015b6e:	4718      	bx	r3
 8015b70:	bd70      	pop	{r4, r5, r6, pc}
 8015b72:	bf00      	nop
 8015b74:	24000030 	.word	0x24000030

08015b78 <memcpy>:
 8015b78:	440a      	add	r2, r1
 8015b7a:	4291      	cmp	r1, r2
 8015b7c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8015b80:	d100      	bne.n	8015b84 <memcpy+0xc>
 8015b82:	4770      	bx	lr
 8015b84:	b510      	push	{r4, lr}
 8015b86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015b8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015b8e:	4291      	cmp	r1, r2
 8015b90:	d1f9      	bne.n	8015b86 <memcpy+0xe>
 8015b92:	bd10      	pop	{r4, pc}

08015b94 <__register_exitproc>:
 8015b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b98:	4d27      	ldr	r5, [pc, #156]	@ (8015c38 <__register_exitproc+0xa4>)
 8015b9a:	4607      	mov	r7, r0
 8015b9c:	6828      	ldr	r0, [r5, #0]
 8015b9e:	4691      	mov	r9, r2
 8015ba0:	460e      	mov	r6, r1
 8015ba2:	4698      	mov	r8, r3
 8015ba4:	f7ff ff83 	bl	8015aae <__retarget_lock_acquire_recursive>
 8015ba8:	4a24      	ldr	r2, [pc, #144]	@ (8015c3c <__register_exitproc+0xa8>)
 8015baa:	6814      	ldr	r4, [r2, #0]
 8015bac:	b93c      	cbnz	r4, 8015bbe <__register_exitproc+0x2a>
 8015bae:	4b24      	ldr	r3, [pc, #144]	@ (8015c40 <__register_exitproc+0xac>)
 8015bb0:	6013      	str	r3, [r2, #0]
 8015bb2:	4a24      	ldr	r2, [pc, #144]	@ (8015c44 <__register_exitproc+0xb0>)
 8015bb4:	b112      	cbz	r2, 8015bbc <__register_exitproc+0x28>
 8015bb6:	6812      	ldr	r2, [r2, #0]
 8015bb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8015bbc:	4c20      	ldr	r4, [pc, #128]	@ (8015c40 <__register_exitproc+0xac>)
 8015bbe:	6863      	ldr	r3, [r4, #4]
 8015bc0:	2b1f      	cmp	r3, #31
 8015bc2:	dd06      	ble.n	8015bd2 <__register_exitproc+0x3e>
 8015bc4:	6828      	ldr	r0, [r5, #0]
 8015bc6:	f7ff ff73 	bl	8015ab0 <__retarget_lock_release_recursive>
 8015bca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015bd2:	b32f      	cbz	r7, 8015c20 <__register_exitproc+0x8c>
 8015bd4:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8015bd8:	b968      	cbnz	r0, 8015bf6 <__register_exitproc+0x62>
 8015bda:	4b1b      	ldr	r3, [pc, #108]	@ (8015c48 <__register_exitproc+0xb4>)
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d0f1      	beq.n	8015bc4 <__register_exitproc+0x30>
 8015be0:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8015be4:	f7ff fb82 	bl	80152ec <malloc>
 8015be8:	2800      	cmp	r0, #0
 8015bea:	d0eb      	beq.n	8015bc4 <__register_exitproc+0x30>
 8015bec:	2300      	movs	r3, #0
 8015bee:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 8015bf2:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 8015bf6:	6863      	ldr	r3, [r4, #4]
 8015bf8:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8015bfc:	2201      	movs	r2, #1
 8015bfe:	409a      	lsls	r2, r3
 8015c00:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8015c04:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8015c08:	4313      	orrs	r3, r2
 8015c0a:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 8015c0e:	2f02      	cmp	r7, #2
 8015c10:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 8015c14:	bf02      	ittt	eq
 8015c16:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 8015c1a:	4313      	orreq	r3, r2
 8015c1c:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 8015c20:	6863      	ldr	r3, [r4, #4]
 8015c22:	6828      	ldr	r0, [r5, #0]
 8015c24:	1c5a      	adds	r2, r3, #1
 8015c26:	3302      	adds	r3, #2
 8015c28:	6062      	str	r2, [r4, #4]
 8015c2a:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 8015c2e:	f7ff ff3f 	bl	8015ab0 <__retarget_lock_release_recursive>
 8015c32:	2000      	movs	r0, #0
 8015c34:	e7cb      	b.n	8015bce <__register_exitproc+0x3a>
 8015c36:	bf00      	nop
 8015c38:	24000080 	.word	0x24000080
 8015c3c:	2400ad74 	.word	0x2400ad74
 8015c40:	2400ace8 	.word	0x2400ace8
 8015c44:	00000000 	.word	0x00000000
 8015c48:	080152ed 	.word	0x080152ed

08015c4c <quorem>:
 8015c4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c50:	6903      	ldr	r3, [r0, #16]
 8015c52:	690c      	ldr	r4, [r1, #16]
 8015c54:	42a3      	cmp	r3, r4
 8015c56:	4607      	mov	r7, r0
 8015c58:	db7e      	blt.n	8015d58 <quorem+0x10c>
 8015c5a:	3c01      	subs	r4, #1
 8015c5c:	f101 0814 	add.w	r8, r1, #20
 8015c60:	00a3      	lsls	r3, r4, #2
 8015c62:	f100 0514 	add.w	r5, r0, #20
 8015c66:	9300      	str	r3, [sp, #0]
 8015c68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015c6c:	9301      	str	r3, [sp, #4]
 8015c6e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015c72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015c76:	3301      	adds	r3, #1
 8015c78:	429a      	cmp	r2, r3
 8015c7a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015c7e:	fbb2 f6f3 	udiv	r6, r2, r3
 8015c82:	d32e      	bcc.n	8015ce2 <quorem+0x96>
 8015c84:	f04f 0a00 	mov.w	sl, #0
 8015c88:	46c4      	mov	ip, r8
 8015c8a:	46ae      	mov	lr, r5
 8015c8c:	46d3      	mov	fp, sl
 8015c8e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015c92:	b298      	uxth	r0, r3
 8015c94:	fb06 a000 	mla	r0, r6, r0, sl
 8015c98:	0c02      	lsrs	r2, r0, #16
 8015c9a:	0c1b      	lsrs	r3, r3, #16
 8015c9c:	fb06 2303 	mla	r3, r6, r3, r2
 8015ca0:	f8de 2000 	ldr.w	r2, [lr]
 8015ca4:	b280      	uxth	r0, r0
 8015ca6:	b292      	uxth	r2, r2
 8015ca8:	1a12      	subs	r2, r2, r0
 8015caa:	445a      	add	r2, fp
 8015cac:	f8de 0000 	ldr.w	r0, [lr]
 8015cb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015cb4:	b29b      	uxth	r3, r3
 8015cb6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015cba:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015cbe:	b292      	uxth	r2, r2
 8015cc0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015cc4:	45e1      	cmp	r9, ip
 8015cc6:	f84e 2b04 	str.w	r2, [lr], #4
 8015cca:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015cce:	d2de      	bcs.n	8015c8e <quorem+0x42>
 8015cd0:	9b00      	ldr	r3, [sp, #0]
 8015cd2:	58eb      	ldr	r3, [r5, r3]
 8015cd4:	b92b      	cbnz	r3, 8015ce2 <quorem+0x96>
 8015cd6:	9b01      	ldr	r3, [sp, #4]
 8015cd8:	3b04      	subs	r3, #4
 8015cda:	429d      	cmp	r5, r3
 8015cdc:	461a      	mov	r2, r3
 8015cde:	d32f      	bcc.n	8015d40 <quorem+0xf4>
 8015ce0:	613c      	str	r4, [r7, #16]
 8015ce2:	4638      	mov	r0, r7
 8015ce4:	f001 fb9c 	bl	8017420 <__mcmp>
 8015ce8:	2800      	cmp	r0, #0
 8015cea:	db25      	blt.n	8015d38 <quorem+0xec>
 8015cec:	4629      	mov	r1, r5
 8015cee:	2000      	movs	r0, #0
 8015cf0:	f858 2b04 	ldr.w	r2, [r8], #4
 8015cf4:	f8d1 c000 	ldr.w	ip, [r1]
 8015cf8:	fa1f fe82 	uxth.w	lr, r2
 8015cfc:	fa1f f38c 	uxth.w	r3, ip
 8015d00:	eba3 030e 	sub.w	r3, r3, lr
 8015d04:	4403      	add	r3, r0
 8015d06:	0c12      	lsrs	r2, r2, #16
 8015d08:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015d0c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015d10:	b29b      	uxth	r3, r3
 8015d12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015d16:	45c1      	cmp	r9, r8
 8015d18:	f841 3b04 	str.w	r3, [r1], #4
 8015d1c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015d20:	d2e6      	bcs.n	8015cf0 <quorem+0xa4>
 8015d22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015d26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015d2a:	b922      	cbnz	r2, 8015d36 <quorem+0xea>
 8015d2c:	3b04      	subs	r3, #4
 8015d2e:	429d      	cmp	r5, r3
 8015d30:	461a      	mov	r2, r3
 8015d32:	d30b      	bcc.n	8015d4c <quorem+0x100>
 8015d34:	613c      	str	r4, [r7, #16]
 8015d36:	3601      	adds	r6, #1
 8015d38:	4630      	mov	r0, r6
 8015d3a:	b003      	add	sp, #12
 8015d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d40:	6812      	ldr	r2, [r2, #0]
 8015d42:	3b04      	subs	r3, #4
 8015d44:	2a00      	cmp	r2, #0
 8015d46:	d1cb      	bne.n	8015ce0 <quorem+0x94>
 8015d48:	3c01      	subs	r4, #1
 8015d4a:	e7c6      	b.n	8015cda <quorem+0x8e>
 8015d4c:	6812      	ldr	r2, [r2, #0]
 8015d4e:	3b04      	subs	r3, #4
 8015d50:	2a00      	cmp	r2, #0
 8015d52:	d1ef      	bne.n	8015d34 <quorem+0xe8>
 8015d54:	3c01      	subs	r4, #1
 8015d56:	e7ea      	b.n	8015d2e <quorem+0xe2>
 8015d58:	2000      	movs	r0, #0
 8015d5a:	e7ee      	b.n	8015d3a <quorem+0xee>
 8015d5c:	0000      	movs	r0, r0
	...

08015d60 <_dtoa_r>:
 8015d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d64:	ed2d 8b02 	vpush	{d8}
 8015d68:	69c7      	ldr	r7, [r0, #28]
 8015d6a:	b091      	sub	sp, #68	@ 0x44
 8015d6c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8015d70:	ec55 4b10 	vmov	r4, r5, d0
 8015d74:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8015d76:	9107      	str	r1, [sp, #28]
 8015d78:	4681      	mov	r9, r0
 8015d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8015d7c:	930d      	str	r3, [sp, #52]	@ 0x34
 8015d7e:	b97f      	cbnz	r7, 8015da0 <_dtoa_r+0x40>
 8015d80:	2010      	movs	r0, #16
 8015d82:	f7ff fab3 	bl	80152ec <malloc>
 8015d86:	4602      	mov	r2, r0
 8015d88:	f8c9 001c 	str.w	r0, [r9, #28]
 8015d8c:	b920      	cbnz	r0, 8015d98 <_dtoa_r+0x38>
 8015d8e:	4ba0      	ldr	r3, [pc, #640]	@ (8016010 <_dtoa_r+0x2b0>)
 8015d90:	21ef      	movs	r1, #239	@ 0xef
 8015d92:	48a0      	ldr	r0, [pc, #640]	@ (8016014 <_dtoa_r+0x2b4>)
 8015d94:	f7fe ffdc 	bl	8014d50 <__assert_func>
 8015d98:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015d9c:	6007      	str	r7, [r0, #0]
 8015d9e:	60c7      	str	r7, [r0, #12]
 8015da0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015da4:	6819      	ldr	r1, [r3, #0]
 8015da6:	b159      	cbz	r1, 8015dc0 <_dtoa_r+0x60>
 8015da8:	685a      	ldr	r2, [r3, #4]
 8015daa:	604a      	str	r2, [r1, #4]
 8015dac:	2301      	movs	r3, #1
 8015dae:	4093      	lsls	r3, r2
 8015db0:	608b      	str	r3, [r1, #8]
 8015db2:	4648      	mov	r0, r9
 8015db4:	f001 f902 	bl	8016fbc <_Bfree>
 8015db8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015dbc:	2200      	movs	r2, #0
 8015dbe:	601a      	str	r2, [r3, #0]
 8015dc0:	1e2b      	subs	r3, r5, #0
 8015dc2:	bfbb      	ittet	lt
 8015dc4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8015dc8:	9303      	strlt	r3, [sp, #12]
 8015dca:	2300      	movge	r3, #0
 8015dcc:	2201      	movlt	r2, #1
 8015dce:	bfac      	ite	ge
 8015dd0:	6033      	strge	r3, [r6, #0]
 8015dd2:	6032      	strlt	r2, [r6, #0]
 8015dd4:	4b90      	ldr	r3, [pc, #576]	@ (8016018 <_dtoa_r+0x2b8>)
 8015dd6:	9e03      	ldr	r6, [sp, #12]
 8015dd8:	43b3      	bics	r3, r6
 8015dda:	d110      	bne.n	8015dfe <_dtoa_r+0x9e>
 8015ddc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015dde:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015de2:	6013      	str	r3, [r2, #0]
 8015de4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8015de8:	4323      	orrs	r3, r4
 8015dea:	f000 84e6 	beq.w	80167ba <_dtoa_r+0xa5a>
 8015dee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015df0:	4f8a      	ldr	r7, [pc, #552]	@ (801601c <_dtoa_r+0x2bc>)
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	f000 84e8 	beq.w	80167c8 <_dtoa_r+0xa68>
 8015df8:	1cfb      	adds	r3, r7, #3
 8015dfa:	f000 bce3 	b.w	80167c4 <_dtoa_r+0xa64>
 8015dfe:	ed9d 8b02 	vldr	d8, [sp, #8]
 8015e02:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8015e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e0a:	d10a      	bne.n	8015e22 <_dtoa_r+0xc2>
 8015e0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015e0e:	2301      	movs	r3, #1
 8015e10:	6013      	str	r3, [r2, #0]
 8015e12:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015e14:	b113      	cbz	r3, 8015e1c <_dtoa_r+0xbc>
 8015e16:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8015e18:	4b81      	ldr	r3, [pc, #516]	@ (8016020 <_dtoa_r+0x2c0>)
 8015e1a:	6013      	str	r3, [r2, #0]
 8015e1c:	4f81      	ldr	r7, [pc, #516]	@ (8016024 <_dtoa_r+0x2c4>)
 8015e1e:	f000 bcd3 	b.w	80167c8 <_dtoa_r+0xa68>
 8015e22:	aa0e      	add	r2, sp, #56	@ 0x38
 8015e24:	a90f      	add	r1, sp, #60	@ 0x3c
 8015e26:	4648      	mov	r0, r9
 8015e28:	eeb0 0b48 	vmov.f64	d0, d8
 8015e2c:	f001 fba8 	bl	8017580 <__d2b>
 8015e30:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8015e34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015e36:	9001      	str	r0, [sp, #4]
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d045      	beq.n	8015ec8 <_dtoa_r+0x168>
 8015e3c:	eeb0 7b48 	vmov.f64	d7, d8
 8015e40:	ee18 1a90 	vmov	r1, s17
 8015e44:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8015e48:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8015e4c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8015e50:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8015e54:	2500      	movs	r5, #0
 8015e56:	ee07 1a90 	vmov	s15, r1
 8015e5a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8015e5e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8015ff8 <_dtoa_r+0x298>
 8015e62:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015e66:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8016000 <_dtoa_r+0x2a0>
 8015e6a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8015e6e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8016008 <_dtoa_r+0x2a8>
 8015e72:	ee07 3a90 	vmov	s15, r3
 8015e76:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8015e7a:	eeb0 7b46 	vmov.f64	d7, d6
 8015e7e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8015e82:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8015e86:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8015e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e8e:	ee16 8a90 	vmov	r8, s13
 8015e92:	d508      	bpl.n	8015ea6 <_dtoa_r+0x146>
 8015e94:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8015e98:	eeb4 6b47 	vcmp.f64	d6, d7
 8015e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ea0:	bf18      	it	ne
 8015ea2:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8015ea6:	f1b8 0f16 	cmp.w	r8, #22
 8015eaa:	d82b      	bhi.n	8015f04 <_dtoa_r+0x1a4>
 8015eac:	495e      	ldr	r1, [pc, #376]	@ (8016028 <_dtoa_r+0x2c8>)
 8015eae:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8015eb2:	ed91 7b00 	vldr	d7, [r1]
 8015eb6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ebe:	d501      	bpl.n	8015ec4 <_dtoa_r+0x164>
 8015ec0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8015ec4:	2100      	movs	r1, #0
 8015ec6:	e01e      	b.n	8015f06 <_dtoa_r+0x1a6>
 8015ec8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015eca:	4413      	add	r3, r2
 8015ecc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8015ed0:	2920      	cmp	r1, #32
 8015ed2:	bfc1      	itttt	gt
 8015ed4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8015ed8:	408e      	lslgt	r6, r1
 8015eda:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8015ede:	fa24 f101 	lsrgt.w	r1, r4, r1
 8015ee2:	bfd6      	itet	le
 8015ee4:	f1c1 0120 	rsble	r1, r1, #32
 8015ee8:	4331      	orrgt	r1, r6
 8015eea:	fa04 f101 	lslle.w	r1, r4, r1
 8015eee:	ee07 1a90 	vmov	s15, r1
 8015ef2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8015ef6:	3b01      	subs	r3, #1
 8015ef8:	ee17 1a90 	vmov	r1, s15
 8015efc:	2501      	movs	r5, #1
 8015efe:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8015f02:	e7a8      	b.n	8015e56 <_dtoa_r+0xf6>
 8015f04:	2101      	movs	r1, #1
 8015f06:	1ad2      	subs	r2, r2, r3
 8015f08:	1e53      	subs	r3, r2, #1
 8015f0a:	9306      	str	r3, [sp, #24]
 8015f0c:	bf45      	ittet	mi
 8015f0e:	f1c2 0301 	rsbmi	r3, r2, #1
 8015f12:	9304      	strmi	r3, [sp, #16]
 8015f14:	2300      	movpl	r3, #0
 8015f16:	2300      	movmi	r3, #0
 8015f18:	bf4c      	ite	mi
 8015f1a:	9306      	strmi	r3, [sp, #24]
 8015f1c:	9304      	strpl	r3, [sp, #16]
 8015f1e:	f1b8 0f00 	cmp.w	r8, #0
 8015f22:	910c      	str	r1, [sp, #48]	@ 0x30
 8015f24:	db18      	blt.n	8015f58 <_dtoa_r+0x1f8>
 8015f26:	9b06      	ldr	r3, [sp, #24]
 8015f28:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8015f2c:	4443      	add	r3, r8
 8015f2e:	9306      	str	r3, [sp, #24]
 8015f30:	2300      	movs	r3, #0
 8015f32:	9a07      	ldr	r2, [sp, #28]
 8015f34:	2a09      	cmp	r2, #9
 8015f36:	d845      	bhi.n	8015fc4 <_dtoa_r+0x264>
 8015f38:	2a05      	cmp	r2, #5
 8015f3a:	bfc4      	itt	gt
 8015f3c:	3a04      	subgt	r2, #4
 8015f3e:	9207      	strgt	r2, [sp, #28]
 8015f40:	9a07      	ldr	r2, [sp, #28]
 8015f42:	f1a2 0202 	sub.w	r2, r2, #2
 8015f46:	bfcc      	ite	gt
 8015f48:	2400      	movgt	r4, #0
 8015f4a:	2401      	movle	r4, #1
 8015f4c:	2a03      	cmp	r2, #3
 8015f4e:	d844      	bhi.n	8015fda <_dtoa_r+0x27a>
 8015f50:	e8df f002 	tbb	[pc, r2]
 8015f54:	0b173634 	.word	0x0b173634
 8015f58:	9b04      	ldr	r3, [sp, #16]
 8015f5a:	2200      	movs	r2, #0
 8015f5c:	eba3 0308 	sub.w	r3, r3, r8
 8015f60:	9304      	str	r3, [sp, #16]
 8015f62:	920a      	str	r2, [sp, #40]	@ 0x28
 8015f64:	f1c8 0300 	rsb	r3, r8, #0
 8015f68:	e7e3      	b.n	8015f32 <_dtoa_r+0x1d2>
 8015f6a:	2201      	movs	r2, #1
 8015f6c:	9208      	str	r2, [sp, #32]
 8015f6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015f70:	eb08 0b02 	add.w	fp, r8, r2
 8015f74:	f10b 0a01 	add.w	sl, fp, #1
 8015f78:	4652      	mov	r2, sl
 8015f7a:	2a01      	cmp	r2, #1
 8015f7c:	bfb8      	it	lt
 8015f7e:	2201      	movlt	r2, #1
 8015f80:	e006      	b.n	8015f90 <_dtoa_r+0x230>
 8015f82:	2201      	movs	r2, #1
 8015f84:	9208      	str	r2, [sp, #32]
 8015f86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015f88:	2a00      	cmp	r2, #0
 8015f8a:	dd29      	ble.n	8015fe0 <_dtoa_r+0x280>
 8015f8c:	4693      	mov	fp, r2
 8015f8e:	4692      	mov	sl, r2
 8015f90:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8015f94:	2100      	movs	r1, #0
 8015f96:	2004      	movs	r0, #4
 8015f98:	f100 0614 	add.w	r6, r0, #20
 8015f9c:	4296      	cmp	r6, r2
 8015f9e:	d926      	bls.n	8015fee <_dtoa_r+0x28e>
 8015fa0:	6079      	str	r1, [r7, #4]
 8015fa2:	4648      	mov	r0, r9
 8015fa4:	9305      	str	r3, [sp, #20]
 8015fa6:	f000 ffc9 	bl	8016f3c <_Balloc>
 8015faa:	9b05      	ldr	r3, [sp, #20]
 8015fac:	4607      	mov	r7, r0
 8015fae:	2800      	cmp	r0, #0
 8015fb0:	d13e      	bne.n	8016030 <_dtoa_r+0x2d0>
 8015fb2:	4b1e      	ldr	r3, [pc, #120]	@ (801602c <_dtoa_r+0x2cc>)
 8015fb4:	4602      	mov	r2, r0
 8015fb6:	f240 11af 	movw	r1, #431	@ 0x1af
 8015fba:	e6ea      	b.n	8015d92 <_dtoa_r+0x32>
 8015fbc:	2200      	movs	r2, #0
 8015fbe:	e7e1      	b.n	8015f84 <_dtoa_r+0x224>
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	e7d3      	b.n	8015f6c <_dtoa_r+0x20c>
 8015fc4:	2401      	movs	r4, #1
 8015fc6:	2200      	movs	r2, #0
 8015fc8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8015fcc:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8015fd0:	2100      	movs	r1, #0
 8015fd2:	46da      	mov	sl, fp
 8015fd4:	2212      	movs	r2, #18
 8015fd6:	9109      	str	r1, [sp, #36]	@ 0x24
 8015fd8:	e7da      	b.n	8015f90 <_dtoa_r+0x230>
 8015fda:	2201      	movs	r2, #1
 8015fdc:	9208      	str	r2, [sp, #32]
 8015fde:	e7f5      	b.n	8015fcc <_dtoa_r+0x26c>
 8015fe0:	f04f 0b01 	mov.w	fp, #1
 8015fe4:	46da      	mov	sl, fp
 8015fe6:	465a      	mov	r2, fp
 8015fe8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8015fec:	e7d0      	b.n	8015f90 <_dtoa_r+0x230>
 8015fee:	3101      	adds	r1, #1
 8015ff0:	0040      	lsls	r0, r0, #1
 8015ff2:	e7d1      	b.n	8015f98 <_dtoa_r+0x238>
 8015ff4:	f3af 8000 	nop.w
 8015ff8:	636f4361 	.word	0x636f4361
 8015ffc:	3fd287a7 	.word	0x3fd287a7
 8016000:	8b60c8b3 	.word	0x8b60c8b3
 8016004:	3fc68a28 	.word	0x3fc68a28
 8016008:	509f79fb 	.word	0x509f79fb
 801600c:	3fd34413 	.word	0x3fd34413
 8016010:	08019a65 	.word	0x08019a65
 8016014:	08019a7c 	.word	0x08019a7c
 8016018:	7ff00000 	.word	0x7ff00000
 801601c:	08019a61 	.word	0x08019a61
 8016020:	08019a35 	.word	0x08019a35
 8016024:	08019a34 	.word	0x08019a34
 8016028:	08019b90 	.word	0x08019b90
 801602c:	08019ad4 	.word	0x08019ad4
 8016030:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8016034:	f1ba 0f0e 	cmp.w	sl, #14
 8016038:	6010      	str	r0, [r2, #0]
 801603a:	d86e      	bhi.n	801611a <_dtoa_r+0x3ba>
 801603c:	2c00      	cmp	r4, #0
 801603e:	d06c      	beq.n	801611a <_dtoa_r+0x3ba>
 8016040:	f1b8 0f00 	cmp.w	r8, #0
 8016044:	f340 80b4 	ble.w	80161b0 <_dtoa_r+0x450>
 8016048:	4ac8      	ldr	r2, [pc, #800]	@ (801636c <_dtoa_r+0x60c>)
 801604a:	f008 010f 	and.w	r1, r8, #15
 801604e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8016052:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8016056:	ed92 7b00 	vldr	d7, [r2]
 801605a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801605e:	f000 809b 	beq.w	8016198 <_dtoa_r+0x438>
 8016062:	4ac3      	ldr	r2, [pc, #780]	@ (8016370 <_dtoa_r+0x610>)
 8016064:	ed92 6b08 	vldr	d6, [r2, #32]
 8016068:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801606c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8016070:	f001 010f 	and.w	r1, r1, #15
 8016074:	2203      	movs	r2, #3
 8016076:	48be      	ldr	r0, [pc, #760]	@ (8016370 <_dtoa_r+0x610>)
 8016078:	2900      	cmp	r1, #0
 801607a:	f040 808f 	bne.w	801619c <_dtoa_r+0x43c>
 801607e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8016082:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8016086:	ed8d 7b02 	vstr	d7, [sp, #8]
 801608a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801608c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016090:	2900      	cmp	r1, #0
 8016092:	f000 80b3 	beq.w	80161fc <_dtoa_r+0x49c>
 8016096:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801609a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801609e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160a2:	f140 80ab 	bpl.w	80161fc <_dtoa_r+0x49c>
 80160a6:	f1ba 0f00 	cmp.w	sl, #0
 80160aa:	f000 80a7 	beq.w	80161fc <_dtoa_r+0x49c>
 80160ae:	f1bb 0f00 	cmp.w	fp, #0
 80160b2:	dd30      	ble.n	8016116 <_dtoa_r+0x3b6>
 80160b4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80160b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80160bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80160c0:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 80160c4:	9105      	str	r1, [sp, #20]
 80160c6:	3201      	adds	r2, #1
 80160c8:	465c      	mov	r4, fp
 80160ca:	ed9d 6b02 	vldr	d6, [sp, #8]
 80160ce:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80160d2:	ee07 2a90 	vmov	s15, r2
 80160d6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80160da:	eea7 5b06 	vfma.f64	d5, d7, d6
 80160de:	ee15 2a90 	vmov	r2, s11
 80160e2:	ec51 0b15 	vmov	r0, r1, d5
 80160e6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80160ea:	2c00      	cmp	r4, #0
 80160ec:	f040 808a 	bne.w	8016204 <_dtoa_r+0x4a4>
 80160f0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80160f4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80160f8:	ec41 0b17 	vmov	d7, r0, r1
 80160fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016104:	f300 826a 	bgt.w	80165dc <_dtoa_r+0x87c>
 8016108:	eeb1 7b47 	vneg.f64	d7, d7
 801610c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016114:	d423      	bmi.n	801615e <_dtoa_r+0x3fe>
 8016116:	ed8d 8b02 	vstr	d8, [sp, #8]
 801611a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801611c:	2a00      	cmp	r2, #0
 801611e:	f2c0 8129 	blt.w	8016374 <_dtoa_r+0x614>
 8016122:	f1b8 0f0e 	cmp.w	r8, #14
 8016126:	f300 8125 	bgt.w	8016374 <_dtoa_r+0x614>
 801612a:	4b90      	ldr	r3, [pc, #576]	@ (801636c <_dtoa_r+0x60c>)
 801612c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016130:	ed93 6b00 	vldr	d6, [r3]
 8016134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016136:	2b00      	cmp	r3, #0
 8016138:	f280 80c8 	bge.w	80162cc <_dtoa_r+0x56c>
 801613c:	f1ba 0f00 	cmp.w	sl, #0
 8016140:	f300 80c4 	bgt.w	80162cc <_dtoa_r+0x56c>
 8016144:	d10b      	bne.n	801615e <_dtoa_r+0x3fe>
 8016146:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801614a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801614e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016152:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801615a:	f2c0 823c 	blt.w	80165d6 <_dtoa_r+0x876>
 801615e:	2400      	movs	r4, #0
 8016160:	4625      	mov	r5, r4
 8016162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016164:	43db      	mvns	r3, r3
 8016166:	9305      	str	r3, [sp, #20]
 8016168:	463e      	mov	r6, r7
 801616a:	f04f 0800 	mov.w	r8, #0
 801616e:	4621      	mov	r1, r4
 8016170:	4648      	mov	r0, r9
 8016172:	f000 ff23 	bl	8016fbc <_Bfree>
 8016176:	2d00      	cmp	r5, #0
 8016178:	f000 80a2 	beq.w	80162c0 <_dtoa_r+0x560>
 801617c:	f1b8 0f00 	cmp.w	r8, #0
 8016180:	d005      	beq.n	801618e <_dtoa_r+0x42e>
 8016182:	45a8      	cmp	r8, r5
 8016184:	d003      	beq.n	801618e <_dtoa_r+0x42e>
 8016186:	4641      	mov	r1, r8
 8016188:	4648      	mov	r0, r9
 801618a:	f000 ff17 	bl	8016fbc <_Bfree>
 801618e:	4629      	mov	r1, r5
 8016190:	4648      	mov	r0, r9
 8016192:	f000 ff13 	bl	8016fbc <_Bfree>
 8016196:	e093      	b.n	80162c0 <_dtoa_r+0x560>
 8016198:	2202      	movs	r2, #2
 801619a:	e76c      	b.n	8016076 <_dtoa_r+0x316>
 801619c:	07cc      	lsls	r4, r1, #31
 801619e:	d504      	bpl.n	80161aa <_dtoa_r+0x44a>
 80161a0:	ed90 6b00 	vldr	d6, [r0]
 80161a4:	3201      	adds	r2, #1
 80161a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80161aa:	1049      	asrs	r1, r1, #1
 80161ac:	3008      	adds	r0, #8
 80161ae:	e763      	b.n	8016078 <_dtoa_r+0x318>
 80161b0:	d022      	beq.n	80161f8 <_dtoa_r+0x498>
 80161b2:	f1c8 0100 	rsb	r1, r8, #0
 80161b6:	4a6d      	ldr	r2, [pc, #436]	@ (801636c <_dtoa_r+0x60c>)
 80161b8:	f001 000f 	and.w	r0, r1, #15
 80161bc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80161c0:	ed92 7b00 	vldr	d7, [r2]
 80161c4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80161c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80161cc:	4868      	ldr	r0, [pc, #416]	@ (8016370 <_dtoa_r+0x610>)
 80161ce:	1109      	asrs	r1, r1, #4
 80161d0:	2400      	movs	r4, #0
 80161d2:	2202      	movs	r2, #2
 80161d4:	b929      	cbnz	r1, 80161e2 <_dtoa_r+0x482>
 80161d6:	2c00      	cmp	r4, #0
 80161d8:	f43f af57 	beq.w	801608a <_dtoa_r+0x32a>
 80161dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80161e0:	e753      	b.n	801608a <_dtoa_r+0x32a>
 80161e2:	07ce      	lsls	r6, r1, #31
 80161e4:	d505      	bpl.n	80161f2 <_dtoa_r+0x492>
 80161e6:	ed90 6b00 	vldr	d6, [r0]
 80161ea:	3201      	adds	r2, #1
 80161ec:	2401      	movs	r4, #1
 80161ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80161f2:	1049      	asrs	r1, r1, #1
 80161f4:	3008      	adds	r0, #8
 80161f6:	e7ed      	b.n	80161d4 <_dtoa_r+0x474>
 80161f8:	2202      	movs	r2, #2
 80161fa:	e746      	b.n	801608a <_dtoa_r+0x32a>
 80161fc:	f8cd 8014 	str.w	r8, [sp, #20]
 8016200:	4654      	mov	r4, sl
 8016202:	e762      	b.n	80160ca <_dtoa_r+0x36a>
 8016204:	4a59      	ldr	r2, [pc, #356]	@ (801636c <_dtoa_r+0x60c>)
 8016206:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801620a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801620e:	9a08      	ldr	r2, [sp, #32]
 8016210:	ec41 0b17 	vmov	d7, r0, r1
 8016214:	443c      	add	r4, r7
 8016216:	b34a      	cbz	r2, 801626c <_dtoa_r+0x50c>
 8016218:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801621c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8016220:	463e      	mov	r6, r7
 8016222:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8016226:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801622a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801622e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8016232:	ee14 2a90 	vmov	r2, s9
 8016236:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801623a:	3230      	adds	r2, #48	@ 0x30
 801623c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016240:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8016244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016248:	f806 2b01 	strb.w	r2, [r6], #1
 801624c:	d438      	bmi.n	80162c0 <_dtoa_r+0x560>
 801624e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8016252:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8016256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801625a:	d46e      	bmi.n	801633a <_dtoa_r+0x5da>
 801625c:	42a6      	cmp	r6, r4
 801625e:	f43f af5a 	beq.w	8016116 <_dtoa_r+0x3b6>
 8016262:	ee27 7b03 	vmul.f64	d7, d7, d3
 8016266:	ee26 6b03 	vmul.f64	d6, d6, d3
 801626a:	e7e0      	b.n	801622e <_dtoa_r+0x4ce>
 801626c:	4621      	mov	r1, r4
 801626e:	463e      	mov	r6, r7
 8016270:	ee27 7b04 	vmul.f64	d7, d7, d4
 8016274:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8016278:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801627c:	ee14 2a90 	vmov	r2, s9
 8016280:	3230      	adds	r2, #48	@ 0x30
 8016282:	f806 2b01 	strb.w	r2, [r6], #1
 8016286:	42a6      	cmp	r6, r4
 8016288:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801628c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8016290:	d119      	bne.n	80162c6 <_dtoa_r+0x566>
 8016292:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8016296:	ee37 4b05 	vadd.f64	d4, d7, d5
 801629a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801629e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162a2:	dc4a      	bgt.n	801633a <_dtoa_r+0x5da>
 80162a4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80162a8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80162ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162b0:	f57f af31 	bpl.w	8016116 <_dtoa_r+0x3b6>
 80162b4:	460e      	mov	r6, r1
 80162b6:	3901      	subs	r1, #1
 80162b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80162bc:	2b30      	cmp	r3, #48	@ 0x30
 80162be:	d0f9      	beq.n	80162b4 <_dtoa_r+0x554>
 80162c0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80162c4:	e027      	b.n	8016316 <_dtoa_r+0x5b6>
 80162c6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80162ca:	e7d5      	b.n	8016278 <_dtoa_r+0x518>
 80162cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80162d0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80162d4:	463e      	mov	r6, r7
 80162d6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80162da:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80162de:	ee15 3a10 	vmov	r3, s10
 80162e2:	3330      	adds	r3, #48	@ 0x30
 80162e4:	f806 3b01 	strb.w	r3, [r6], #1
 80162e8:	1bf3      	subs	r3, r6, r7
 80162ea:	459a      	cmp	sl, r3
 80162ec:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80162f0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80162f4:	d132      	bne.n	801635c <_dtoa_r+0x5fc>
 80162f6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80162fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80162fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016302:	dc18      	bgt.n	8016336 <_dtoa_r+0x5d6>
 8016304:	eeb4 7b46 	vcmp.f64	d7, d6
 8016308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801630c:	d103      	bne.n	8016316 <_dtoa_r+0x5b6>
 801630e:	ee15 3a10 	vmov	r3, s10
 8016312:	07db      	lsls	r3, r3, #31
 8016314:	d40f      	bmi.n	8016336 <_dtoa_r+0x5d6>
 8016316:	9901      	ldr	r1, [sp, #4]
 8016318:	4648      	mov	r0, r9
 801631a:	f000 fe4f 	bl	8016fbc <_Bfree>
 801631e:	2300      	movs	r3, #0
 8016320:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016322:	7033      	strb	r3, [r6, #0]
 8016324:	f108 0301 	add.w	r3, r8, #1
 8016328:	6013      	str	r3, [r2, #0]
 801632a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801632c:	2b00      	cmp	r3, #0
 801632e:	f000 824b 	beq.w	80167c8 <_dtoa_r+0xa68>
 8016332:	601e      	str	r6, [r3, #0]
 8016334:	e248      	b.n	80167c8 <_dtoa_r+0xa68>
 8016336:	f8cd 8014 	str.w	r8, [sp, #20]
 801633a:	4633      	mov	r3, r6
 801633c:	461e      	mov	r6, r3
 801633e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016342:	2a39      	cmp	r2, #57	@ 0x39
 8016344:	d106      	bne.n	8016354 <_dtoa_r+0x5f4>
 8016346:	429f      	cmp	r7, r3
 8016348:	d1f8      	bne.n	801633c <_dtoa_r+0x5dc>
 801634a:	9a05      	ldr	r2, [sp, #20]
 801634c:	3201      	adds	r2, #1
 801634e:	9205      	str	r2, [sp, #20]
 8016350:	2230      	movs	r2, #48	@ 0x30
 8016352:	703a      	strb	r2, [r7, #0]
 8016354:	781a      	ldrb	r2, [r3, #0]
 8016356:	3201      	adds	r2, #1
 8016358:	701a      	strb	r2, [r3, #0]
 801635a:	e7b1      	b.n	80162c0 <_dtoa_r+0x560>
 801635c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8016360:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8016364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016368:	d1b5      	bne.n	80162d6 <_dtoa_r+0x576>
 801636a:	e7d4      	b.n	8016316 <_dtoa_r+0x5b6>
 801636c:	08019b90 	.word	0x08019b90
 8016370:	08019b68 	.word	0x08019b68
 8016374:	9908      	ldr	r1, [sp, #32]
 8016376:	2900      	cmp	r1, #0
 8016378:	f000 80e9 	beq.w	801654e <_dtoa_r+0x7ee>
 801637c:	9907      	ldr	r1, [sp, #28]
 801637e:	2901      	cmp	r1, #1
 8016380:	f300 80cb 	bgt.w	801651a <_dtoa_r+0x7ba>
 8016384:	2d00      	cmp	r5, #0
 8016386:	f000 80c4 	beq.w	8016512 <_dtoa_r+0x7b2>
 801638a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801638e:	9e04      	ldr	r6, [sp, #16]
 8016390:	461c      	mov	r4, r3
 8016392:	9305      	str	r3, [sp, #20]
 8016394:	9b04      	ldr	r3, [sp, #16]
 8016396:	4413      	add	r3, r2
 8016398:	9304      	str	r3, [sp, #16]
 801639a:	9b06      	ldr	r3, [sp, #24]
 801639c:	2101      	movs	r1, #1
 801639e:	4413      	add	r3, r2
 80163a0:	4648      	mov	r0, r9
 80163a2:	9306      	str	r3, [sp, #24]
 80163a4:	f000 febe 	bl	8017124 <__i2b>
 80163a8:	9b05      	ldr	r3, [sp, #20]
 80163aa:	4605      	mov	r5, r0
 80163ac:	b166      	cbz	r6, 80163c8 <_dtoa_r+0x668>
 80163ae:	9a06      	ldr	r2, [sp, #24]
 80163b0:	2a00      	cmp	r2, #0
 80163b2:	dd09      	ble.n	80163c8 <_dtoa_r+0x668>
 80163b4:	42b2      	cmp	r2, r6
 80163b6:	9904      	ldr	r1, [sp, #16]
 80163b8:	bfa8      	it	ge
 80163ba:	4632      	movge	r2, r6
 80163bc:	1a89      	subs	r1, r1, r2
 80163be:	9104      	str	r1, [sp, #16]
 80163c0:	9906      	ldr	r1, [sp, #24]
 80163c2:	1ab6      	subs	r6, r6, r2
 80163c4:	1a8a      	subs	r2, r1, r2
 80163c6:	9206      	str	r2, [sp, #24]
 80163c8:	b30b      	cbz	r3, 801640e <_dtoa_r+0x6ae>
 80163ca:	9a08      	ldr	r2, [sp, #32]
 80163cc:	2a00      	cmp	r2, #0
 80163ce:	f000 80c5 	beq.w	801655c <_dtoa_r+0x7fc>
 80163d2:	2c00      	cmp	r4, #0
 80163d4:	f000 80bf 	beq.w	8016556 <_dtoa_r+0x7f6>
 80163d8:	4629      	mov	r1, r5
 80163da:	4622      	mov	r2, r4
 80163dc:	4648      	mov	r0, r9
 80163de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80163e0:	f000 ff58 	bl	8017294 <__pow5mult>
 80163e4:	9a01      	ldr	r2, [sp, #4]
 80163e6:	4601      	mov	r1, r0
 80163e8:	4605      	mov	r5, r0
 80163ea:	4648      	mov	r0, r9
 80163ec:	f000 feb0 	bl	8017150 <__multiply>
 80163f0:	9901      	ldr	r1, [sp, #4]
 80163f2:	9005      	str	r0, [sp, #20]
 80163f4:	4648      	mov	r0, r9
 80163f6:	f000 fde1 	bl	8016fbc <_Bfree>
 80163fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80163fc:	1b1b      	subs	r3, r3, r4
 80163fe:	f000 80b0 	beq.w	8016562 <_dtoa_r+0x802>
 8016402:	9905      	ldr	r1, [sp, #20]
 8016404:	461a      	mov	r2, r3
 8016406:	4648      	mov	r0, r9
 8016408:	f000 ff44 	bl	8017294 <__pow5mult>
 801640c:	9001      	str	r0, [sp, #4]
 801640e:	2101      	movs	r1, #1
 8016410:	4648      	mov	r0, r9
 8016412:	f000 fe87 	bl	8017124 <__i2b>
 8016416:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016418:	4604      	mov	r4, r0
 801641a:	2b00      	cmp	r3, #0
 801641c:	f000 81da 	beq.w	80167d4 <_dtoa_r+0xa74>
 8016420:	461a      	mov	r2, r3
 8016422:	4601      	mov	r1, r0
 8016424:	4648      	mov	r0, r9
 8016426:	f000 ff35 	bl	8017294 <__pow5mult>
 801642a:	9b07      	ldr	r3, [sp, #28]
 801642c:	2b01      	cmp	r3, #1
 801642e:	4604      	mov	r4, r0
 8016430:	f300 80a0 	bgt.w	8016574 <_dtoa_r+0x814>
 8016434:	9b02      	ldr	r3, [sp, #8]
 8016436:	2b00      	cmp	r3, #0
 8016438:	f040 8096 	bne.w	8016568 <_dtoa_r+0x808>
 801643c:	9b03      	ldr	r3, [sp, #12]
 801643e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8016442:	2a00      	cmp	r2, #0
 8016444:	f040 8092 	bne.w	801656c <_dtoa_r+0x80c>
 8016448:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801644c:	0d12      	lsrs	r2, r2, #20
 801644e:	0512      	lsls	r2, r2, #20
 8016450:	2a00      	cmp	r2, #0
 8016452:	f000 808d 	beq.w	8016570 <_dtoa_r+0x810>
 8016456:	9b04      	ldr	r3, [sp, #16]
 8016458:	3301      	adds	r3, #1
 801645a:	9304      	str	r3, [sp, #16]
 801645c:	9b06      	ldr	r3, [sp, #24]
 801645e:	3301      	adds	r3, #1
 8016460:	9306      	str	r3, [sp, #24]
 8016462:	2301      	movs	r3, #1
 8016464:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016466:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016468:	2b00      	cmp	r3, #0
 801646a:	f000 81b9 	beq.w	80167e0 <_dtoa_r+0xa80>
 801646e:	6922      	ldr	r2, [r4, #16]
 8016470:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8016474:	6910      	ldr	r0, [r2, #16]
 8016476:	f000 fe09 	bl	801708c <__hi0bits>
 801647a:	f1c0 0020 	rsb	r0, r0, #32
 801647e:	9b06      	ldr	r3, [sp, #24]
 8016480:	4418      	add	r0, r3
 8016482:	f010 001f 	ands.w	r0, r0, #31
 8016486:	f000 8081 	beq.w	801658c <_dtoa_r+0x82c>
 801648a:	f1c0 0220 	rsb	r2, r0, #32
 801648e:	2a04      	cmp	r2, #4
 8016490:	dd73      	ble.n	801657a <_dtoa_r+0x81a>
 8016492:	9b04      	ldr	r3, [sp, #16]
 8016494:	f1c0 001c 	rsb	r0, r0, #28
 8016498:	4403      	add	r3, r0
 801649a:	9304      	str	r3, [sp, #16]
 801649c:	9b06      	ldr	r3, [sp, #24]
 801649e:	4406      	add	r6, r0
 80164a0:	4403      	add	r3, r0
 80164a2:	9306      	str	r3, [sp, #24]
 80164a4:	9b04      	ldr	r3, [sp, #16]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	dd05      	ble.n	80164b6 <_dtoa_r+0x756>
 80164aa:	9901      	ldr	r1, [sp, #4]
 80164ac:	461a      	mov	r2, r3
 80164ae:	4648      	mov	r0, r9
 80164b0:	f000 ff4a 	bl	8017348 <__lshift>
 80164b4:	9001      	str	r0, [sp, #4]
 80164b6:	9b06      	ldr	r3, [sp, #24]
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	dd05      	ble.n	80164c8 <_dtoa_r+0x768>
 80164bc:	4621      	mov	r1, r4
 80164be:	461a      	mov	r2, r3
 80164c0:	4648      	mov	r0, r9
 80164c2:	f000 ff41 	bl	8017348 <__lshift>
 80164c6:	4604      	mov	r4, r0
 80164c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80164ca:	2b00      	cmp	r3, #0
 80164cc:	d060      	beq.n	8016590 <_dtoa_r+0x830>
 80164ce:	9801      	ldr	r0, [sp, #4]
 80164d0:	4621      	mov	r1, r4
 80164d2:	f000 ffa5 	bl	8017420 <__mcmp>
 80164d6:	2800      	cmp	r0, #0
 80164d8:	da5a      	bge.n	8016590 <_dtoa_r+0x830>
 80164da:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80164de:	9305      	str	r3, [sp, #20]
 80164e0:	9901      	ldr	r1, [sp, #4]
 80164e2:	2300      	movs	r3, #0
 80164e4:	220a      	movs	r2, #10
 80164e6:	4648      	mov	r0, r9
 80164e8:	f000 fd8a 	bl	8017000 <__multadd>
 80164ec:	9b08      	ldr	r3, [sp, #32]
 80164ee:	9001      	str	r0, [sp, #4]
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	f000 8177 	beq.w	80167e4 <_dtoa_r+0xa84>
 80164f6:	4629      	mov	r1, r5
 80164f8:	2300      	movs	r3, #0
 80164fa:	220a      	movs	r2, #10
 80164fc:	4648      	mov	r0, r9
 80164fe:	f000 fd7f 	bl	8017000 <__multadd>
 8016502:	f1bb 0f00 	cmp.w	fp, #0
 8016506:	4605      	mov	r5, r0
 8016508:	dc6e      	bgt.n	80165e8 <_dtoa_r+0x888>
 801650a:	9b07      	ldr	r3, [sp, #28]
 801650c:	2b02      	cmp	r3, #2
 801650e:	dc48      	bgt.n	80165a2 <_dtoa_r+0x842>
 8016510:	e06a      	b.n	80165e8 <_dtoa_r+0x888>
 8016512:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8016514:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8016518:	e739      	b.n	801638e <_dtoa_r+0x62e>
 801651a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 801651e:	42a3      	cmp	r3, r4
 8016520:	db07      	blt.n	8016532 <_dtoa_r+0x7d2>
 8016522:	f1ba 0f00 	cmp.w	sl, #0
 8016526:	eba3 0404 	sub.w	r4, r3, r4
 801652a:	db0b      	blt.n	8016544 <_dtoa_r+0x7e4>
 801652c:	9e04      	ldr	r6, [sp, #16]
 801652e:	4652      	mov	r2, sl
 8016530:	e72f      	b.n	8016392 <_dtoa_r+0x632>
 8016532:	1ae2      	subs	r2, r4, r3
 8016534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016536:	9e04      	ldr	r6, [sp, #16]
 8016538:	4413      	add	r3, r2
 801653a:	930a      	str	r3, [sp, #40]	@ 0x28
 801653c:	4652      	mov	r2, sl
 801653e:	4623      	mov	r3, r4
 8016540:	2400      	movs	r4, #0
 8016542:	e726      	b.n	8016392 <_dtoa_r+0x632>
 8016544:	9a04      	ldr	r2, [sp, #16]
 8016546:	eba2 060a 	sub.w	r6, r2, sl
 801654a:	2200      	movs	r2, #0
 801654c:	e721      	b.n	8016392 <_dtoa_r+0x632>
 801654e:	9e04      	ldr	r6, [sp, #16]
 8016550:	9d08      	ldr	r5, [sp, #32]
 8016552:	461c      	mov	r4, r3
 8016554:	e72a      	b.n	80163ac <_dtoa_r+0x64c>
 8016556:	9a01      	ldr	r2, [sp, #4]
 8016558:	9205      	str	r2, [sp, #20]
 801655a:	e752      	b.n	8016402 <_dtoa_r+0x6a2>
 801655c:	9901      	ldr	r1, [sp, #4]
 801655e:	461a      	mov	r2, r3
 8016560:	e751      	b.n	8016406 <_dtoa_r+0x6a6>
 8016562:	9b05      	ldr	r3, [sp, #20]
 8016564:	9301      	str	r3, [sp, #4]
 8016566:	e752      	b.n	801640e <_dtoa_r+0x6ae>
 8016568:	2300      	movs	r3, #0
 801656a:	e77b      	b.n	8016464 <_dtoa_r+0x704>
 801656c:	9b02      	ldr	r3, [sp, #8]
 801656e:	e779      	b.n	8016464 <_dtoa_r+0x704>
 8016570:	920b      	str	r2, [sp, #44]	@ 0x2c
 8016572:	e778      	b.n	8016466 <_dtoa_r+0x706>
 8016574:	2300      	movs	r3, #0
 8016576:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016578:	e779      	b.n	801646e <_dtoa_r+0x70e>
 801657a:	d093      	beq.n	80164a4 <_dtoa_r+0x744>
 801657c:	9b04      	ldr	r3, [sp, #16]
 801657e:	321c      	adds	r2, #28
 8016580:	4413      	add	r3, r2
 8016582:	9304      	str	r3, [sp, #16]
 8016584:	9b06      	ldr	r3, [sp, #24]
 8016586:	4416      	add	r6, r2
 8016588:	4413      	add	r3, r2
 801658a:	e78a      	b.n	80164a2 <_dtoa_r+0x742>
 801658c:	4602      	mov	r2, r0
 801658e:	e7f5      	b.n	801657c <_dtoa_r+0x81c>
 8016590:	f1ba 0f00 	cmp.w	sl, #0
 8016594:	f8cd 8014 	str.w	r8, [sp, #20]
 8016598:	46d3      	mov	fp, sl
 801659a:	dc21      	bgt.n	80165e0 <_dtoa_r+0x880>
 801659c:	9b07      	ldr	r3, [sp, #28]
 801659e:	2b02      	cmp	r3, #2
 80165a0:	dd1e      	ble.n	80165e0 <_dtoa_r+0x880>
 80165a2:	f1bb 0f00 	cmp.w	fp, #0
 80165a6:	f47f addc 	bne.w	8016162 <_dtoa_r+0x402>
 80165aa:	4621      	mov	r1, r4
 80165ac:	465b      	mov	r3, fp
 80165ae:	2205      	movs	r2, #5
 80165b0:	4648      	mov	r0, r9
 80165b2:	f000 fd25 	bl	8017000 <__multadd>
 80165b6:	4601      	mov	r1, r0
 80165b8:	4604      	mov	r4, r0
 80165ba:	9801      	ldr	r0, [sp, #4]
 80165bc:	f000 ff30 	bl	8017420 <__mcmp>
 80165c0:	2800      	cmp	r0, #0
 80165c2:	f77f adce 	ble.w	8016162 <_dtoa_r+0x402>
 80165c6:	463e      	mov	r6, r7
 80165c8:	2331      	movs	r3, #49	@ 0x31
 80165ca:	f806 3b01 	strb.w	r3, [r6], #1
 80165ce:	9b05      	ldr	r3, [sp, #20]
 80165d0:	3301      	adds	r3, #1
 80165d2:	9305      	str	r3, [sp, #20]
 80165d4:	e5c9      	b.n	801616a <_dtoa_r+0x40a>
 80165d6:	f8cd 8014 	str.w	r8, [sp, #20]
 80165da:	4654      	mov	r4, sl
 80165dc:	4625      	mov	r5, r4
 80165de:	e7f2      	b.n	80165c6 <_dtoa_r+0x866>
 80165e0:	9b08      	ldr	r3, [sp, #32]
 80165e2:	2b00      	cmp	r3, #0
 80165e4:	f000 8102 	beq.w	80167ec <_dtoa_r+0xa8c>
 80165e8:	2e00      	cmp	r6, #0
 80165ea:	dd05      	ble.n	80165f8 <_dtoa_r+0x898>
 80165ec:	4629      	mov	r1, r5
 80165ee:	4632      	mov	r2, r6
 80165f0:	4648      	mov	r0, r9
 80165f2:	f000 fea9 	bl	8017348 <__lshift>
 80165f6:	4605      	mov	r5, r0
 80165f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80165fa:	2b00      	cmp	r3, #0
 80165fc:	d058      	beq.n	80166b0 <_dtoa_r+0x950>
 80165fe:	6869      	ldr	r1, [r5, #4]
 8016600:	4648      	mov	r0, r9
 8016602:	f000 fc9b 	bl	8016f3c <_Balloc>
 8016606:	4606      	mov	r6, r0
 8016608:	b928      	cbnz	r0, 8016616 <_dtoa_r+0x8b6>
 801660a:	4b82      	ldr	r3, [pc, #520]	@ (8016814 <_dtoa_r+0xab4>)
 801660c:	4602      	mov	r2, r0
 801660e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016612:	f7ff bbbe 	b.w	8015d92 <_dtoa_r+0x32>
 8016616:	692a      	ldr	r2, [r5, #16]
 8016618:	3202      	adds	r2, #2
 801661a:	0092      	lsls	r2, r2, #2
 801661c:	f105 010c 	add.w	r1, r5, #12
 8016620:	300c      	adds	r0, #12
 8016622:	f7ff faa9 	bl	8015b78 <memcpy>
 8016626:	2201      	movs	r2, #1
 8016628:	4631      	mov	r1, r6
 801662a:	4648      	mov	r0, r9
 801662c:	f000 fe8c 	bl	8017348 <__lshift>
 8016630:	1c7b      	adds	r3, r7, #1
 8016632:	9304      	str	r3, [sp, #16]
 8016634:	eb07 030b 	add.w	r3, r7, fp
 8016638:	9309      	str	r3, [sp, #36]	@ 0x24
 801663a:	9b02      	ldr	r3, [sp, #8]
 801663c:	f003 0301 	and.w	r3, r3, #1
 8016640:	46a8      	mov	r8, r5
 8016642:	9308      	str	r3, [sp, #32]
 8016644:	4605      	mov	r5, r0
 8016646:	9b04      	ldr	r3, [sp, #16]
 8016648:	9801      	ldr	r0, [sp, #4]
 801664a:	4621      	mov	r1, r4
 801664c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8016650:	f7ff fafc 	bl	8015c4c <quorem>
 8016654:	4641      	mov	r1, r8
 8016656:	9002      	str	r0, [sp, #8]
 8016658:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801665c:	9801      	ldr	r0, [sp, #4]
 801665e:	f000 fedf 	bl	8017420 <__mcmp>
 8016662:	462a      	mov	r2, r5
 8016664:	9006      	str	r0, [sp, #24]
 8016666:	4621      	mov	r1, r4
 8016668:	4648      	mov	r0, r9
 801666a:	f000 fef5 	bl	8017458 <__mdiff>
 801666e:	68c2      	ldr	r2, [r0, #12]
 8016670:	4606      	mov	r6, r0
 8016672:	b9fa      	cbnz	r2, 80166b4 <_dtoa_r+0x954>
 8016674:	4601      	mov	r1, r0
 8016676:	9801      	ldr	r0, [sp, #4]
 8016678:	f000 fed2 	bl	8017420 <__mcmp>
 801667c:	4602      	mov	r2, r0
 801667e:	4631      	mov	r1, r6
 8016680:	4648      	mov	r0, r9
 8016682:	920a      	str	r2, [sp, #40]	@ 0x28
 8016684:	f000 fc9a 	bl	8016fbc <_Bfree>
 8016688:	9b07      	ldr	r3, [sp, #28]
 801668a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801668c:	9e04      	ldr	r6, [sp, #16]
 801668e:	ea42 0103 	orr.w	r1, r2, r3
 8016692:	9b08      	ldr	r3, [sp, #32]
 8016694:	4319      	orrs	r1, r3
 8016696:	d10f      	bne.n	80166b8 <_dtoa_r+0x958>
 8016698:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801669c:	d028      	beq.n	80166f0 <_dtoa_r+0x990>
 801669e:	9b06      	ldr	r3, [sp, #24]
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	dd02      	ble.n	80166aa <_dtoa_r+0x94a>
 80166a4:	9b02      	ldr	r3, [sp, #8]
 80166a6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80166aa:	f88b a000 	strb.w	sl, [fp]
 80166ae:	e55e      	b.n	801616e <_dtoa_r+0x40e>
 80166b0:	4628      	mov	r0, r5
 80166b2:	e7bd      	b.n	8016630 <_dtoa_r+0x8d0>
 80166b4:	2201      	movs	r2, #1
 80166b6:	e7e2      	b.n	801667e <_dtoa_r+0x91e>
 80166b8:	9b06      	ldr	r3, [sp, #24]
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	db04      	blt.n	80166c8 <_dtoa_r+0x968>
 80166be:	9907      	ldr	r1, [sp, #28]
 80166c0:	430b      	orrs	r3, r1
 80166c2:	9908      	ldr	r1, [sp, #32]
 80166c4:	430b      	orrs	r3, r1
 80166c6:	d120      	bne.n	801670a <_dtoa_r+0x9aa>
 80166c8:	2a00      	cmp	r2, #0
 80166ca:	ddee      	ble.n	80166aa <_dtoa_r+0x94a>
 80166cc:	9901      	ldr	r1, [sp, #4]
 80166ce:	2201      	movs	r2, #1
 80166d0:	4648      	mov	r0, r9
 80166d2:	f000 fe39 	bl	8017348 <__lshift>
 80166d6:	4621      	mov	r1, r4
 80166d8:	9001      	str	r0, [sp, #4]
 80166da:	f000 fea1 	bl	8017420 <__mcmp>
 80166de:	2800      	cmp	r0, #0
 80166e0:	dc03      	bgt.n	80166ea <_dtoa_r+0x98a>
 80166e2:	d1e2      	bne.n	80166aa <_dtoa_r+0x94a>
 80166e4:	f01a 0f01 	tst.w	sl, #1
 80166e8:	d0df      	beq.n	80166aa <_dtoa_r+0x94a>
 80166ea:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80166ee:	d1d9      	bne.n	80166a4 <_dtoa_r+0x944>
 80166f0:	2339      	movs	r3, #57	@ 0x39
 80166f2:	f88b 3000 	strb.w	r3, [fp]
 80166f6:	4633      	mov	r3, r6
 80166f8:	461e      	mov	r6, r3
 80166fa:	3b01      	subs	r3, #1
 80166fc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8016700:	2a39      	cmp	r2, #57	@ 0x39
 8016702:	d052      	beq.n	80167aa <_dtoa_r+0xa4a>
 8016704:	3201      	adds	r2, #1
 8016706:	701a      	strb	r2, [r3, #0]
 8016708:	e531      	b.n	801616e <_dtoa_r+0x40e>
 801670a:	2a00      	cmp	r2, #0
 801670c:	dd07      	ble.n	801671e <_dtoa_r+0x9be>
 801670e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8016712:	d0ed      	beq.n	80166f0 <_dtoa_r+0x990>
 8016714:	f10a 0301 	add.w	r3, sl, #1
 8016718:	f88b 3000 	strb.w	r3, [fp]
 801671c:	e527      	b.n	801616e <_dtoa_r+0x40e>
 801671e:	9b04      	ldr	r3, [sp, #16]
 8016720:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016722:	f803 ac01 	strb.w	sl, [r3, #-1]
 8016726:	4293      	cmp	r3, r2
 8016728:	d029      	beq.n	801677e <_dtoa_r+0xa1e>
 801672a:	9901      	ldr	r1, [sp, #4]
 801672c:	2300      	movs	r3, #0
 801672e:	220a      	movs	r2, #10
 8016730:	4648      	mov	r0, r9
 8016732:	f000 fc65 	bl	8017000 <__multadd>
 8016736:	45a8      	cmp	r8, r5
 8016738:	9001      	str	r0, [sp, #4]
 801673a:	f04f 0300 	mov.w	r3, #0
 801673e:	f04f 020a 	mov.w	r2, #10
 8016742:	4641      	mov	r1, r8
 8016744:	4648      	mov	r0, r9
 8016746:	d107      	bne.n	8016758 <_dtoa_r+0x9f8>
 8016748:	f000 fc5a 	bl	8017000 <__multadd>
 801674c:	4680      	mov	r8, r0
 801674e:	4605      	mov	r5, r0
 8016750:	9b04      	ldr	r3, [sp, #16]
 8016752:	3301      	adds	r3, #1
 8016754:	9304      	str	r3, [sp, #16]
 8016756:	e776      	b.n	8016646 <_dtoa_r+0x8e6>
 8016758:	f000 fc52 	bl	8017000 <__multadd>
 801675c:	4629      	mov	r1, r5
 801675e:	4680      	mov	r8, r0
 8016760:	2300      	movs	r3, #0
 8016762:	220a      	movs	r2, #10
 8016764:	4648      	mov	r0, r9
 8016766:	f000 fc4b 	bl	8017000 <__multadd>
 801676a:	4605      	mov	r5, r0
 801676c:	e7f0      	b.n	8016750 <_dtoa_r+0x9f0>
 801676e:	f1bb 0f00 	cmp.w	fp, #0
 8016772:	bfcc      	ite	gt
 8016774:	465e      	movgt	r6, fp
 8016776:	2601      	movle	r6, #1
 8016778:	443e      	add	r6, r7
 801677a:	f04f 0800 	mov.w	r8, #0
 801677e:	9901      	ldr	r1, [sp, #4]
 8016780:	2201      	movs	r2, #1
 8016782:	4648      	mov	r0, r9
 8016784:	f000 fde0 	bl	8017348 <__lshift>
 8016788:	4621      	mov	r1, r4
 801678a:	9001      	str	r0, [sp, #4]
 801678c:	f000 fe48 	bl	8017420 <__mcmp>
 8016790:	2800      	cmp	r0, #0
 8016792:	dcb0      	bgt.n	80166f6 <_dtoa_r+0x996>
 8016794:	d102      	bne.n	801679c <_dtoa_r+0xa3c>
 8016796:	f01a 0f01 	tst.w	sl, #1
 801679a:	d1ac      	bne.n	80166f6 <_dtoa_r+0x996>
 801679c:	4633      	mov	r3, r6
 801679e:	461e      	mov	r6, r3
 80167a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80167a4:	2a30      	cmp	r2, #48	@ 0x30
 80167a6:	d0fa      	beq.n	801679e <_dtoa_r+0xa3e>
 80167a8:	e4e1      	b.n	801616e <_dtoa_r+0x40e>
 80167aa:	429f      	cmp	r7, r3
 80167ac:	d1a4      	bne.n	80166f8 <_dtoa_r+0x998>
 80167ae:	9b05      	ldr	r3, [sp, #20]
 80167b0:	3301      	adds	r3, #1
 80167b2:	9305      	str	r3, [sp, #20]
 80167b4:	2331      	movs	r3, #49	@ 0x31
 80167b6:	703b      	strb	r3, [r7, #0]
 80167b8:	e4d9      	b.n	801616e <_dtoa_r+0x40e>
 80167ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80167bc:	4f16      	ldr	r7, [pc, #88]	@ (8016818 <_dtoa_r+0xab8>)
 80167be:	b11b      	cbz	r3, 80167c8 <_dtoa_r+0xa68>
 80167c0:	f107 0308 	add.w	r3, r7, #8
 80167c4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80167c6:	6013      	str	r3, [r2, #0]
 80167c8:	4638      	mov	r0, r7
 80167ca:	b011      	add	sp, #68	@ 0x44
 80167cc:	ecbd 8b02 	vpop	{d8}
 80167d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80167d4:	9b07      	ldr	r3, [sp, #28]
 80167d6:	2b01      	cmp	r3, #1
 80167d8:	f77f ae2c 	ble.w	8016434 <_dtoa_r+0x6d4>
 80167dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80167de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80167e0:	2001      	movs	r0, #1
 80167e2:	e64c      	b.n	801647e <_dtoa_r+0x71e>
 80167e4:	f1bb 0f00 	cmp.w	fp, #0
 80167e8:	f77f aed8 	ble.w	801659c <_dtoa_r+0x83c>
 80167ec:	463e      	mov	r6, r7
 80167ee:	9801      	ldr	r0, [sp, #4]
 80167f0:	4621      	mov	r1, r4
 80167f2:	f7ff fa2b 	bl	8015c4c <quorem>
 80167f6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80167fa:	f806 ab01 	strb.w	sl, [r6], #1
 80167fe:	1bf2      	subs	r2, r6, r7
 8016800:	4593      	cmp	fp, r2
 8016802:	ddb4      	ble.n	801676e <_dtoa_r+0xa0e>
 8016804:	9901      	ldr	r1, [sp, #4]
 8016806:	2300      	movs	r3, #0
 8016808:	220a      	movs	r2, #10
 801680a:	4648      	mov	r0, r9
 801680c:	f000 fbf8 	bl	8017000 <__multadd>
 8016810:	9001      	str	r0, [sp, #4]
 8016812:	e7ec      	b.n	80167ee <_dtoa_r+0xa8e>
 8016814:	08019ad4 	.word	0x08019ad4
 8016818:	08019a58 	.word	0x08019a58

0801681c <_free_r>:
 801681c:	b538      	push	{r3, r4, r5, lr}
 801681e:	4605      	mov	r5, r0
 8016820:	2900      	cmp	r1, #0
 8016822:	d041      	beq.n	80168a8 <_free_r+0x8c>
 8016824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016828:	1f0c      	subs	r4, r1, #4
 801682a:	2b00      	cmp	r3, #0
 801682c:	bfb8      	it	lt
 801682e:	18e4      	addlt	r4, r4, r3
 8016830:	f7fe ff9a 	bl	8015768 <__malloc_lock>
 8016834:	4a1d      	ldr	r2, [pc, #116]	@ (80168ac <_free_r+0x90>)
 8016836:	6813      	ldr	r3, [r2, #0]
 8016838:	b933      	cbnz	r3, 8016848 <_free_r+0x2c>
 801683a:	6063      	str	r3, [r4, #4]
 801683c:	6014      	str	r4, [r2, #0]
 801683e:	4628      	mov	r0, r5
 8016840:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016844:	f7fe bf96 	b.w	8015774 <__malloc_unlock>
 8016848:	42a3      	cmp	r3, r4
 801684a:	d908      	bls.n	801685e <_free_r+0x42>
 801684c:	6820      	ldr	r0, [r4, #0]
 801684e:	1821      	adds	r1, r4, r0
 8016850:	428b      	cmp	r3, r1
 8016852:	bf01      	itttt	eq
 8016854:	6819      	ldreq	r1, [r3, #0]
 8016856:	685b      	ldreq	r3, [r3, #4]
 8016858:	1809      	addeq	r1, r1, r0
 801685a:	6021      	streq	r1, [r4, #0]
 801685c:	e7ed      	b.n	801683a <_free_r+0x1e>
 801685e:	461a      	mov	r2, r3
 8016860:	685b      	ldr	r3, [r3, #4]
 8016862:	b10b      	cbz	r3, 8016868 <_free_r+0x4c>
 8016864:	42a3      	cmp	r3, r4
 8016866:	d9fa      	bls.n	801685e <_free_r+0x42>
 8016868:	6811      	ldr	r1, [r2, #0]
 801686a:	1850      	adds	r0, r2, r1
 801686c:	42a0      	cmp	r0, r4
 801686e:	d10b      	bne.n	8016888 <_free_r+0x6c>
 8016870:	6820      	ldr	r0, [r4, #0]
 8016872:	4401      	add	r1, r0
 8016874:	1850      	adds	r0, r2, r1
 8016876:	4283      	cmp	r3, r0
 8016878:	6011      	str	r1, [r2, #0]
 801687a:	d1e0      	bne.n	801683e <_free_r+0x22>
 801687c:	6818      	ldr	r0, [r3, #0]
 801687e:	685b      	ldr	r3, [r3, #4]
 8016880:	6053      	str	r3, [r2, #4]
 8016882:	4408      	add	r0, r1
 8016884:	6010      	str	r0, [r2, #0]
 8016886:	e7da      	b.n	801683e <_free_r+0x22>
 8016888:	d902      	bls.n	8016890 <_free_r+0x74>
 801688a:	230c      	movs	r3, #12
 801688c:	602b      	str	r3, [r5, #0]
 801688e:	e7d6      	b.n	801683e <_free_r+0x22>
 8016890:	6820      	ldr	r0, [r4, #0]
 8016892:	1821      	adds	r1, r4, r0
 8016894:	428b      	cmp	r3, r1
 8016896:	bf04      	itt	eq
 8016898:	6819      	ldreq	r1, [r3, #0]
 801689a:	685b      	ldreq	r3, [r3, #4]
 801689c:	6063      	str	r3, [r4, #4]
 801689e:	bf04      	itt	eq
 80168a0:	1809      	addeq	r1, r1, r0
 80168a2:	6021      	streq	r1, [r4, #0]
 80168a4:	6054      	str	r4, [r2, #4]
 80168a6:	e7ca      	b.n	801683e <_free_r+0x22>
 80168a8:	bd38      	pop	{r3, r4, r5, pc}
 80168aa:	bf00      	nop
 80168ac:	2400aba0 	.word	0x2400aba0

080168b0 <__ssputs_r>:
 80168b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80168b4:	688e      	ldr	r6, [r1, #8]
 80168b6:	461f      	mov	r7, r3
 80168b8:	42be      	cmp	r6, r7
 80168ba:	680b      	ldr	r3, [r1, #0]
 80168bc:	4682      	mov	sl, r0
 80168be:	460c      	mov	r4, r1
 80168c0:	4690      	mov	r8, r2
 80168c2:	d82d      	bhi.n	8016920 <__ssputs_r+0x70>
 80168c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80168c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80168cc:	d026      	beq.n	801691c <__ssputs_r+0x6c>
 80168ce:	6965      	ldr	r5, [r4, #20]
 80168d0:	6909      	ldr	r1, [r1, #16]
 80168d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80168d6:	eba3 0901 	sub.w	r9, r3, r1
 80168da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80168de:	1c7b      	adds	r3, r7, #1
 80168e0:	444b      	add	r3, r9
 80168e2:	106d      	asrs	r5, r5, #1
 80168e4:	429d      	cmp	r5, r3
 80168e6:	bf38      	it	cc
 80168e8:	461d      	movcc	r5, r3
 80168ea:	0553      	lsls	r3, r2, #21
 80168ec:	d527      	bpl.n	801693e <__ssputs_r+0x8e>
 80168ee:	4629      	mov	r1, r5
 80168f0:	f7fe fd2e 	bl	8015350 <_malloc_r>
 80168f4:	4606      	mov	r6, r0
 80168f6:	b360      	cbz	r0, 8016952 <__ssputs_r+0xa2>
 80168f8:	6921      	ldr	r1, [r4, #16]
 80168fa:	464a      	mov	r2, r9
 80168fc:	f7ff f93c 	bl	8015b78 <memcpy>
 8016900:	89a3      	ldrh	r3, [r4, #12]
 8016902:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801690a:	81a3      	strh	r3, [r4, #12]
 801690c:	6126      	str	r6, [r4, #16]
 801690e:	6165      	str	r5, [r4, #20]
 8016910:	444e      	add	r6, r9
 8016912:	eba5 0509 	sub.w	r5, r5, r9
 8016916:	6026      	str	r6, [r4, #0]
 8016918:	60a5      	str	r5, [r4, #8]
 801691a:	463e      	mov	r6, r7
 801691c:	42be      	cmp	r6, r7
 801691e:	d900      	bls.n	8016922 <__ssputs_r+0x72>
 8016920:	463e      	mov	r6, r7
 8016922:	6820      	ldr	r0, [r4, #0]
 8016924:	4632      	mov	r2, r6
 8016926:	4641      	mov	r1, r8
 8016928:	f7ff f820 	bl	801596c <memmove>
 801692c:	68a3      	ldr	r3, [r4, #8]
 801692e:	1b9b      	subs	r3, r3, r6
 8016930:	60a3      	str	r3, [r4, #8]
 8016932:	6823      	ldr	r3, [r4, #0]
 8016934:	4433      	add	r3, r6
 8016936:	6023      	str	r3, [r4, #0]
 8016938:	2000      	movs	r0, #0
 801693a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801693e:	462a      	mov	r2, r5
 8016940:	f000 feb9 	bl	80176b6 <_realloc_r>
 8016944:	4606      	mov	r6, r0
 8016946:	2800      	cmp	r0, #0
 8016948:	d1e0      	bne.n	801690c <__ssputs_r+0x5c>
 801694a:	6921      	ldr	r1, [r4, #16]
 801694c:	4650      	mov	r0, sl
 801694e:	f7ff ff65 	bl	801681c <_free_r>
 8016952:	230c      	movs	r3, #12
 8016954:	f8ca 3000 	str.w	r3, [sl]
 8016958:	89a3      	ldrh	r3, [r4, #12]
 801695a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801695e:	81a3      	strh	r3, [r4, #12]
 8016960:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016964:	e7e9      	b.n	801693a <__ssputs_r+0x8a>
	...

08016968 <_svfiprintf_r>:
 8016968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801696c:	4698      	mov	r8, r3
 801696e:	898b      	ldrh	r3, [r1, #12]
 8016970:	061b      	lsls	r3, r3, #24
 8016972:	b09d      	sub	sp, #116	@ 0x74
 8016974:	4607      	mov	r7, r0
 8016976:	460d      	mov	r5, r1
 8016978:	4614      	mov	r4, r2
 801697a:	d510      	bpl.n	801699e <_svfiprintf_r+0x36>
 801697c:	690b      	ldr	r3, [r1, #16]
 801697e:	b973      	cbnz	r3, 801699e <_svfiprintf_r+0x36>
 8016980:	2140      	movs	r1, #64	@ 0x40
 8016982:	f7fe fce5 	bl	8015350 <_malloc_r>
 8016986:	6028      	str	r0, [r5, #0]
 8016988:	6128      	str	r0, [r5, #16]
 801698a:	b930      	cbnz	r0, 801699a <_svfiprintf_r+0x32>
 801698c:	230c      	movs	r3, #12
 801698e:	603b      	str	r3, [r7, #0]
 8016990:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016994:	b01d      	add	sp, #116	@ 0x74
 8016996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801699a:	2340      	movs	r3, #64	@ 0x40
 801699c:	616b      	str	r3, [r5, #20]
 801699e:	2300      	movs	r3, #0
 80169a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80169a2:	2320      	movs	r3, #32
 80169a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80169a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80169ac:	2330      	movs	r3, #48	@ 0x30
 80169ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016b4c <_svfiprintf_r+0x1e4>
 80169b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80169b6:	f04f 0901 	mov.w	r9, #1
 80169ba:	4623      	mov	r3, r4
 80169bc:	469a      	mov	sl, r3
 80169be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80169c2:	b10a      	cbz	r2, 80169c8 <_svfiprintf_r+0x60>
 80169c4:	2a25      	cmp	r2, #37	@ 0x25
 80169c6:	d1f9      	bne.n	80169bc <_svfiprintf_r+0x54>
 80169c8:	ebba 0b04 	subs.w	fp, sl, r4
 80169cc:	d00b      	beq.n	80169e6 <_svfiprintf_r+0x7e>
 80169ce:	465b      	mov	r3, fp
 80169d0:	4622      	mov	r2, r4
 80169d2:	4629      	mov	r1, r5
 80169d4:	4638      	mov	r0, r7
 80169d6:	f7ff ff6b 	bl	80168b0 <__ssputs_r>
 80169da:	3001      	adds	r0, #1
 80169dc:	f000 80a7 	beq.w	8016b2e <_svfiprintf_r+0x1c6>
 80169e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80169e2:	445a      	add	r2, fp
 80169e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80169e6:	f89a 3000 	ldrb.w	r3, [sl]
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	f000 809f 	beq.w	8016b2e <_svfiprintf_r+0x1c6>
 80169f0:	2300      	movs	r3, #0
 80169f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80169f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80169fa:	f10a 0a01 	add.w	sl, sl, #1
 80169fe:	9304      	str	r3, [sp, #16]
 8016a00:	9307      	str	r3, [sp, #28]
 8016a02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016a06:	931a      	str	r3, [sp, #104]	@ 0x68
 8016a08:	4654      	mov	r4, sl
 8016a0a:	2205      	movs	r2, #5
 8016a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016a10:	484e      	ldr	r0, [pc, #312]	@ (8016b4c <_svfiprintf_r+0x1e4>)
 8016a12:	f7e9 fc7d 	bl	8000310 <memchr>
 8016a16:	9a04      	ldr	r2, [sp, #16]
 8016a18:	b9d8      	cbnz	r0, 8016a52 <_svfiprintf_r+0xea>
 8016a1a:	06d0      	lsls	r0, r2, #27
 8016a1c:	bf44      	itt	mi
 8016a1e:	2320      	movmi	r3, #32
 8016a20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016a24:	0711      	lsls	r1, r2, #28
 8016a26:	bf44      	itt	mi
 8016a28:	232b      	movmi	r3, #43	@ 0x2b
 8016a2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016a2e:	f89a 3000 	ldrb.w	r3, [sl]
 8016a32:	2b2a      	cmp	r3, #42	@ 0x2a
 8016a34:	d015      	beq.n	8016a62 <_svfiprintf_r+0xfa>
 8016a36:	9a07      	ldr	r2, [sp, #28]
 8016a38:	4654      	mov	r4, sl
 8016a3a:	2000      	movs	r0, #0
 8016a3c:	f04f 0c0a 	mov.w	ip, #10
 8016a40:	4621      	mov	r1, r4
 8016a42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016a46:	3b30      	subs	r3, #48	@ 0x30
 8016a48:	2b09      	cmp	r3, #9
 8016a4a:	d94b      	bls.n	8016ae4 <_svfiprintf_r+0x17c>
 8016a4c:	b1b0      	cbz	r0, 8016a7c <_svfiprintf_r+0x114>
 8016a4e:	9207      	str	r2, [sp, #28]
 8016a50:	e014      	b.n	8016a7c <_svfiprintf_r+0x114>
 8016a52:	eba0 0308 	sub.w	r3, r0, r8
 8016a56:	fa09 f303 	lsl.w	r3, r9, r3
 8016a5a:	4313      	orrs	r3, r2
 8016a5c:	9304      	str	r3, [sp, #16]
 8016a5e:	46a2      	mov	sl, r4
 8016a60:	e7d2      	b.n	8016a08 <_svfiprintf_r+0xa0>
 8016a62:	9b03      	ldr	r3, [sp, #12]
 8016a64:	1d19      	adds	r1, r3, #4
 8016a66:	681b      	ldr	r3, [r3, #0]
 8016a68:	9103      	str	r1, [sp, #12]
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	bfbb      	ittet	lt
 8016a6e:	425b      	neglt	r3, r3
 8016a70:	f042 0202 	orrlt.w	r2, r2, #2
 8016a74:	9307      	strge	r3, [sp, #28]
 8016a76:	9307      	strlt	r3, [sp, #28]
 8016a78:	bfb8      	it	lt
 8016a7a:	9204      	strlt	r2, [sp, #16]
 8016a7c:	7823      	ldrb	r3, [r4, #0]
 8016a7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8016a80:	d10a      	bne.n	8016a98 <_svfiprintf_r+0x130>
 8016a82:	7863      	ldrb	r3, [r4, #1]
 8016a84:	2b2a      	cmp	r3, #42	@ 0x2a
 8016a86:	d132      	bne.n	8016aee <_svfiprintf_r+0x186>
 8016a88:	9b03      	ldr	r3, [sp, #12]
 8016a8a:	1d1a      	adds	r2, r3, #4
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	9203      	str	r2, [sp, #12]
 8016a90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016a94:	3402      	adds	r4, #2
 8016a96:	9305      	str	r3, [sp, #20]
 8016a98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016b5c <_svfiprintf_r+0x1f4>
 8016a9c:	7821      	ldrb	r1, [r4, #0]
 8016a9e:	2203      	movs	r2, #3
 8016aa0:	4650      	mov	r0, sl
 8016aa2:	f7e9 fc35 	bl	8000310 <memchr>
 8016aa6:	b138      	cbz	r0, 8016ab8 <_svfiprintf_r+0x150>
 8016aa8:	9b04      	ldr	r3, [sp, #16]
 8016aaa:	eba0 000a 	sub.w	r0, r0, sl
 8016aae:	2240      	movs	r2, #64	@ 0x40
 8016ab0:	4082      	lsls	r2, r0
 8016ab2:	4313      	orrs	r3, r2
 8016ab4:	3401      	adds	r4, #1
 8016ab6:	9304      	str	r3, [sp, #16]
 8016ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016abc:	4824      	ldr	r0, [pc, #144]	@ (8016b50 <_svfiprintf_r+0x1e8>)
 8016abe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016ac2:	2206      	movs	r2, #6
 8016ac4:	f7e9 fc24 	bl	8000310 <memchr>
 8016ac8:	2800      	cmp	r0, #0
 8016aca:	d036      	beq.n	8016b3a <_svfiprintf_r+0x1d2>
 8016acc:	4b21      	ldr	r3, [pc, #132]	@ (8016b54 <_svfiprintf_r+0x1ec>)
 8016ace:	bb1b      	cbnz	r3, 8016b18 <_svfiprintf_r+0x1b0>
 8016ad0:	9b03      	ldr	r3, [sp, #12]
 8016ad2:	3307      	adds	r3, #7
 8016ad4:	f023 0307 	bic.w	r3, r3, #7
 8016ad8:	3308      	adds	r3, #8
 8016ada:	9303      	str	r3, [sp, #12]
 8016adc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ade:	4433      	add	r3, r6
 8016ae0:	9309      	str	r3, [sp, #36]	@ 0x24
 8016ae2:	e76a      	b.n	80169ba <_svfiprintf_r+0x52>
 8016ae4:	fb0c 3202 	mla	r2, ip, r2, r3
 8016ae8:	460c      	mov	r4, r1
 8016aea:	2001      	movs	r0, #1
 8016aec:	e7a8      	b.n	8016a40 <_svfiprintf_r+0xd8>
 8016aee:	2300      	movs	r3, #0
 8016af0:	3401      	adds	r4, #1
 8016af2:	9305      	str	r3, [sp, #20]
 8016af4:	4619      	mov	r1, r3
 8016af6:	f04f 0c0a 	mov.w	ip, #10
 8016afa:	4620      	mov	r0, r4
 8016afc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016b00:	3a30      	subs	r2, #48	@ 0x30
 8016b02:	2a09      	cmp	r2, #9
 8016b04:	d903      	bls.n	8016b0e <_svfiprintf_r+0x1a6>
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d0c6      	beq.n	8016a98 <_svfiprintf_r+0x130>
 8016b0a:	9105      	str	r1, [sp, #20]
 8016b0c:	e7c4      	b.n	8016a98 <_svfiprintf_r+0x130>
 8016b0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8016b12:	4604      	mov	r4, r0
 8016b14:	2301      	movs	r3, #1
 8016b16:	e7f0      	b.n	8016afa <_svfiprintf_r+0x192>
 8016b18:	ab03      	add	r3, sp, #12
 8016b1a:	9300      	str	r3, [sp, #0]
 8016b1c:	462a      	mov	r2, r5
 8016b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8016b58 <_svfiprintf_r+0x1f0>)
 8016b20:	a904      	add	r1, sp, #16
 8016b22:	4638      	mov	r0, r7
 8016b24:	f7fe f9c8 	bl	8014eb8 <_printf_float>
 8016b28:	1c42      	adds	r2, r0, #1
 8016b2a:	4606      	mov	r6, r0
 8016b2c:	d1d6      	bne.n	8016adc <_svfiprintf_r+0x174>
 8016b2e:	89ab      	ldrh	r3, [r5, #12]
 8016b30:	065b      	lsls	r3, r3, #25
 8016b32:	f53f af2d 	bmi.w	8016990 <_svfiprintf_r+0x28>
 8016b36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016b38:	e72c      	b.n	8016994 <_svfiprintf_r+0x2c>
 8016b3a:	ab03      	add	r3, sp, #12
 8016b3c:	9300      	str	r3, [sp, #0]
 8016b3e:	462a      	mov	r2, r5
 8016b40:	4b05      	ldr	r3, [pc, #20]	@ (8016b58 <_svfiprintf_r+0x1f0>)
 8016b42:	a904      	add	r1, sp, #16
 8016b44:	4638      	mov	r0, r7
 8016b46:	f7fe fcf1 	bl	801552c <_printf_i>
 8016b4a:	e7ed      	b.n	8016b28 <_svfiprintf_r+0x1c0>
 8016b4c:	08019ae5 	.word	0x08019ae5
 8016b50:	08019aef 	.word	0x08019aef
 8016b54:	08014eb9 	.word	0x08014eb9
 8016b58:	080168b1 	.word	0x080168b1
 8016b5c:	08019aeb 	.word	0x08019aeb

08016b60 <__sfputc_r>:
 8016b60:	6893      	ldr	r3, [r2, #8]
 8016b62:	3b01      	subs	r3, #1
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	b410      	push	{r4}
 8016b68:	6093      	str	r3, [r2, #8]
 8016b6a:	da08      	bge.n	8016b7e <__sfputc_r+0x1e>
 8016b6c:	6994      	ldr	r4, [r2, #24]
 8016b6e:	42a3      	cmp	r3, r4
 8016b70:	db01      	blt.n	8016b76 <__sfputc_r+0x16>
 8016b72:	290a      	cmp	r1, #10
 8016b74:	d103      	bne.n	8016b7e <__sfputc_r+0x1e>
 8016b76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b7a:	f000 bdca 	b.w	8017712 <__swbuf_r>
 8016b7e:	6813      	ldr	r3, [r2, #0]
 8016b80:	1c58      	adds	r0, r3, #1
 8016b82:	6010      	str	r0, [r2, #0]
 8016b84:	7019      	strb	r1, [r3, #0]
 8016b86:	4608      	mov	r0, r1
 8016b88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b8c:	4770      	bx	lr

08016b8e <__sfputs_r>:
 8016b8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b90:	4606      	mov	r6, r0
 8016b92:	460f      	mov	r7, r1
 8016b94:	4614      	mov	r4, r2
 8016b96:	18d5      	adds	r5, r2, r3
 8016b98:	42ac      	cmp	r4, r5
 8016b9a:	d101      	bne.n	8016ba0 <__sfputs_r+0x12>
 8016b9c:	2000      	movs	r0, #0
 8016b9e:	e007      	b.n	8016bb0 <__sfputs_r+0x22>
 8016ba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016ba4:	463a      	mov	r2, r7
 8016ba6:	4630      	mov	r0, r6
 8016ba8:	f7ff ffda 	bl	8016b60 <__sfputc_r>
 8016bac:	1c43      	adds	r3, r0, #1
 8016bae:	d1f3      	bne.n	8016b98 <__sfputs_r+0xa>
 8016bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016bb4 <_vfiprintf_r>:
 8016bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bb8:	460d      	mov	r5, r1
 8016bba:	b09d      	sub	sp, #116	@ 0x74
 8016bbc:	4614      	mov	r4, r2
 8016bbe:	4698      	mov	r8, r3
 8016bc0:	4606      	mov	r6, r0
 8016bc2:	b118      	cbz	r0, 8016bcc <_vfiprintf_r+0x18>
 8016bc4:	6a03      	ldr	r3, [r0, #32]
 8016bc6:	b90b      	cbnz	r3, 8016bcc <_vfiprintf_r+0x18>
 8016bc8:	f7fe fe88 	bl	80158dc <__sinit>
 8016bcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016bce:	07d9      	lsls	r1, r3, #31
 8016bd0:	d405      	bmi.n	8016bde <_vfiprintf_r+0x2a>
 8016bd2:	89ab      	ldrh	r3, [r5, #12]
 8016bd4:	059a      	lsls	r2, r3, #22
 8016bd6:	d402      	bmi.n	8016bde <_vfiprintf_r+0x2a>
 8016bd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016bda:	f7fe ff68 	bl	8015aae <__retarget_lock_acquire_recursive>
 8016bde:	89ab      	ldrh	r3, [r5, #12]
 8016be0:	071b      	lsls	r3, r3, #28
 8016be2:	d501      	bpl.n	8016be8 <_vfiprintf_r+0x34>
 8016be4:	692b      	ldr	r3, [r5, #16]
 8016be6:	b99b      	cbnz	r3, 8016c10 <_vfiprintf_r+0x5c>
 8016be8:	4629      	mov	r1, r5
 8016bea:	4630      	mov	r0, r6
 8016bec:	f000 fdd0 	bl	8017790 <__swsetup_r>
 8016bf0:	b170      	cbz	r0, 8016c10 <_vfiprintf_r+0x5c>
 8016bf2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016bf4:	07dc      	lsls	r4, r3, #31
 8016bf6:	d504      	bpl.n	8016c02 <_vfiprintf_r+0x4e>
 8016bf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016bfc:	b01d      	add	sp, #116	@ 0x74
 8016bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c02:	89ab      	ldrh	r3, [r5, #12]
 8016c04:	0598      	lsls	r0, r3, #22
 8016c06:	d4f7      	bmi.n	8016bf8 <_vfiprintf_r+0x44>
 8016c08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016c0a:	f7fe ff51 	bl	8015ab0 <__retarget_lock_release_recursive>
 8016c0e:	e7f3      	b.n	8016bf8 <_vfiprintf_r+0x44>
 8016c10:	2300      	movs	r3, #0
 8016c12:	9309      	str	r3, [sp, #36]	@ 0x24
 8016c14:	2320      	movs	r3, #32
 8016c16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016c1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8016c1e:	2330      	movs	r3, #48	@ 0x30
 8016c20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016dd0 <_vfiprintf_r+0x21c>
 8016c24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016c28:	f04f 0901 	mov.w	r9, #1
 8016c2c:	4623      	mov	r3, r4
 8016c2e:	469a      	mov	sl, r3
 8016c30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016c34:	b10a      	cbz	r2, 8016c3a <_vfiprintf_r+0x86>
 8016c36:	2a25      	cmp	r2, #37	@ 0x25
 8016c38:	d1f9      	bne.n	8016c2e <_vfiprintf_r+0x7a>
 8016c3a:	ebba 0b04 	subs.w	fp, sl, r4
 8016c3e:	d00b      	beq.n	8016c58 <_vfiprintf_r+0xa4>
 8016c40:	465b      	mov	r3, fp
 8016c42:	4622      	mov	r2, r4
 8016c44:	4629      	mov	r1, r5
 8016c46:	4630      	mov	r0, r6
 8016c48:	f7ff ffa1 	bl	8016b8e <__sfputs_r>
 8016c4c:	3001      	adds	r0, #1
 8016c4e:	f000 80a7 	beq.w	8016da0 <_vfiprintf_r+0x1ec>
 8016c52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016c54:	445a      	add	r2, fp
 8016c56:	9209      	str	r2, [sp, #36]	@ 0x24
 8016c58:	f89a 3000 	ldrb.w	r3, [sl]
 8016c5c:	2b00      	cmp	r3, #0
 8016c5e:	f000 809f 	beq.w	8016da0 <_vfiprintf_r+0x1ec>
 8016c62:	2300      	movs	r3, #0
 8016c64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016c68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016c6c:	f10a 0a01 	add.w	sl, sl, #1
 8016c70:	9304      	str	r3, [sp, #16]
 8016c72:	9307      	str	r3, [sp, #28]
 8016c74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016c78:	931a      	str	r3, [sp, #104]	@ 0x68
 8016c7a:	4654      	mov	r4, sl
 8016c7c:	2205      	movs	r2, #5
 8016c7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016c82:	4853      	ldr	r0, [pc, #332]	@ (8016dd0 <_vfiprintf_r+0x21c>)
 8016c84:	f7e9 fb44 	bl	8000310 <memchr>
 8016c88:	9a04      	ldr	r2, [sp, #16]
 8016c8a:	b9d8      	cbnz	r0, 8016cc4 <_vfiprintf_r+0x110>
 8016c8c:	06d1      	lsls	r1, r2, #27
 8016c8e:	bf44      	itt	mi
 8016c90:	2320      	movmi	r3, #32
 8016c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016c96:	0713      	lsls	r3, r2, #28
 8016c98:	bf44      	itt	mi
 8016c9a:	232b      	movmi	r3, #43	@ 0x2b
 8016c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016ca0:	f89a 3000 	ldrb.w	r3, [sl]
 8016ca4:	2b2a      	cmp	r3, #42	@ 0x2a
 8016ca6:	d015      	beq.n	8016cd4 <_vfiprintf_r+0x120>
 8016ca8:	9a07      	ldr	r2, [sp, #28]
 8016caa:	4654      	mov	r4, sl
 8016cac:	2000      	movs	r0, #0
 8016cae:	f04f 0c0a 	mov.w	ip, #10
 8016cb2:	4621      	mov	r1, r4
 8016cb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016cb8:	3b30      	subs	r3, #48	@ 0x30
 8016cba:	2b09      	cmp	r3, #9
 8016cbc:	d94b      	bls.n	8016d56 <_vfiprintf_r+0x1a2>
 8016cbe:	b1b0      	cbz	r0, 8016cee <_vfiprintf_r+0x13a>
 8016cc0:	9207      	str	r2, [sp, #28]
 8016cc2:	e014      	b.n	8016cee <_vfiprintf_r+0x13a>
 8016cc4:	eba0 0308 	sub.w	r3, r0, r8
 8016cc8:	fa09 f303 	lsl.w	r3, r9, r3
 8016ccc:	4313      	orrs	r3, r2
 8016cce:	9304      	str	r3, [sp, #16]
 8016cd0:	46a2      	mov	sl, r4
 8016cd2:	e7d2      	b.n	8016c7a <_vfiprintf_r+0xc6>
 8016cd4:	9b03      	ldr	r3, [sp, #12]
 8016cd6:	1d19      	adds	r1, r3, #4
 8016cd8:	681b      	ldr	r3, [r3, #0]
 8016cda:	9103      	str	r1, [sp, #12]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	bfbb      	ittet	lt
 8016ce0:	425b      	neglt	r3, r3
 8016ce2:	f042 0202 	orrlt.w	r2, r2, #2
 8016ce6:	9307      	strge	r3, [sp, #28]
 8016ce8:	9307      	strlt	r3, [sp, #28]
 8016cea:	bfb8      	it	lt
 8016cec:	9204      	strlt	r2, [sp, #16]
 8016cee:	7823      	ldrb	r3, [r4, #0]
 8016cf0:	2b2e      	cmp	r3, #46	@ 0x2e
 8016cf2:	d10a      	bne.n	8016d0a <_vfiprintf_r+0x156>
 8016cf4:	7863      	ldrb	r3, [r4, #1]
 8016cf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8016cf8:	d132      	bne.n	8016d60 <_vfiprintf_r+0x1ac>
 8016cfa:	9b03      	ldr	r3, [sp, #12]
 8016cfc:	1d1a      	adds	r2, r3, #4
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	9203      	str	r2, [sp, #12]
 8016d02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016d06:	3402      	adds	r4, #2
 8016d08:	9305      	str	r3, [sp, #20]
 8016d0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016de0 <_vfiprintf_r+0x22c>
 8016d0e:	7821      	ldrb	r1, [r4, #0]
 8016d10:	2203      	movs	r2, #3
 8016d12:	4650      	mov	r0, sl
 8016d14:	f7e9 fafc 	bl	8000310 <memchr>
 8016d18:	b138      	cbz	r0, 8016d2a <_vfiprintf_r+0x176>
 8016d1a:	9b04      	ldr	r3, [sp, #16]
 8016d1c:	eba0 000a 	sub.w	r0, r0, sl
 8016d20:	2240      	movs	r2, #64	@ 0x40
 8016d22:	4082      	lsls	r2, r0
 8016d24:	4313      	orrs	r3, r2
 8016d26:	3401      	adds	r4, #1
 8016d28:	9304      	str	r3, [sp, #16]
 8016d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d2e:	4829      	ldr	r0, [pc, #164]	@ (8016dd4 <_vfiprintf_r+0x220>)
 8016d30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016d34:	2206      	movs	r2, #6
 8016d36:	f7e9 faeb 	bl	8000310 <memchr>
 8016d3a:	2800      	cmp	r0, #0
 8016d3c:	d03f      	beq.n	8016dbe <_vfiprintf_r+0x20a>
 8016d3e:	4b26      	ldr	r3, [pc, #152]	@ (8016dd8 <_vfiprintf_r+0x224>)
 8016d40:	bb1b      	cbnz	r3, 8016d8a <_vfiprintf_r+0x1d6>
 8016d42:	9b03      	ldr	r3, [sp, #12]
 8016d44:	3307      	adds	r3, #7
 8016d46:	f023 0307 	bic.w	r3, r3, #7
 8016d4a:	3308      	adds	r3, #8
 8016d4c:	9303      	str	r3, [sp, #12]
 8016d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d50:	443b      	add	r3, r7
 8016d52:	9309      	str	r3, [sp, #36]	@ 0x24
 8016d54:	e76a      	b.n	8016c2c <_vfiprintf_r+0x78>
 8016d56:	fb0c 3202 	mla	r2, ip, r2, r3
 8016d5a:	460c      	mov	r4, r1
 8016d5c:	2001      	movs	r0, #1
 8016d5e:	e7a8      	b.n	8016cb2 <_vfiprintf_r+0xfe>
 8016d60:	2300      	movs	r3, #0
 8016d62:	3401      	adds	r4, #1
 8016d64:	9305      	str	r3, [sp, #20]
 8016d66:	4619      	mov	r1, r3
 8016d68:	f04f 0c0a 	mov.w	ip, #10
 8016d6c:	4620      	mov	r0, r4
 8016d6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016d72:	3a30      	subs	r2, #48	@ 0x30
 8016d74:	2a09      	cmp	r2, #9
 8016d76:	d903      	bls.n	8016d80 <_vfiprintf_r+0x1cc>
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d0c6      	beq.n	8016d0a <_vfiprintf_r+0x156>
 8016d7c:	9105      	str	r1, [sp, #20]
 8016d7e:	e7c4      	b.n	8016d0a <_vfiprintf_r+0x156>
 8016d80:	fb0c 2101 	mla	r1, ip, r1, r2
 8016d84:	4604      	mov	r4, r0
 8016d86:	2301      	movs	r3, #1
 8016d88:	e7f0      	b.n	8016d6c <_vfiprintf_r+0x1b8>
 8016d8a:	ab03      	add	r3, sp, #12
 8016d8c:	9300      	str	r3, [sp, #0]
 8016d8e:	462a      	mov	r2, r5
 8016d90:	4b12      	ldr	r3, [pc, #72]	@ (8016ddc <_vfiprintf_r+0x228>)
 8016d92:	a904      	add	r1, sp, #16
 8016d94:	4630      	mov	r0, r6
 8016d96:	f7fe f88f 	bl	8014eb8 <_printf_float>
 8016d9a:	4607      	mov	r7, r0
 8016d9c:	1c78      	adds	r0, r7, #1
 8016d9e:	d1d6      	bne.n	8016d4e <_vfiprintf_r+0x19a>
 8016da0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016da2:	07d9      	lsls	r1, r3, #31
 8016da4:	d405      	bmi.n	8016db2 <_vfiprintf_r+0x1fe>
 8016da6:	89ab      	ldrh	r3, [r5, #12]
 8016da8:	059a      	lsls	r2, r3, #22
 8016daa:	d402      	bmi.n	8016db2 <_vfiprintf_r+0x1fe>
 8016dac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016dae:	f7fe fe7f 	bl	8015ab0 <__retarget_lock_release_recursive>
 8016db2:	89ab      	ldrh	r3, [r5, #12]
 8016db4:	065b      	lsls	r3, r3, #25
 8016db6:	f53f af1f 	bmi.w	8016bf8 <_vfiprintf_r+0x44>
 8016dba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016dbc:	e71e      	b.n	8016bfc <_vfiprintf_r+0x48>
 8016dbe:	ab03      	add	r3, sp, #12
 8016dc0:	9300      	str	r3, [sp, #0]
 8016dc2:	462a      	mov	r2, r5
 8016dc4:	4b05      	ldr	r3, [pc, #20]	@ (8016ddc <_vfiprintf_r+0x228>)
 8016dc6:	a904      	add	r1, sp, #16
 8016dc8:	4630      	mov	r0, r6
 8016dca:	f7fe fbaf 	bl	801552c <_printf_i>
 8016dce:	e7e4      	b.n	8016d9a <_vfiprintf_r+0x1e6>
 8016dd0:	08019ae5 	.word	0x08019ae5
 8016dd4:	08019aef 	.word	0x08019aef
 8016dd8:	08014eb9 	.word	0x08014eb9
 8016ddc:	08016b8f 	.word	0x08016b8f
 8016de0:	08019aeb 	.word	0x08019aeb

08016de4 <__sflush_r>:
 8016de4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016dec:	0716      	lsls	r6, r2, #28
 8016dee:	4605      	mov	r5, r0
 8016df0:	460c      	mov	r4, r1
 8016df2:	d454      	bmi.n	8016e9e <__sflush_r+0xba>
 8016df4:	684b      	ldr	r3, [r1, #4]
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	dc02      	bgt.n	8016e00 <__sflush_r+0x1c>
 8016dfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	dd48      	ble.n	8016e92 <__sflush_r+0xae>
 8016e00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016e02:	2e00      	cmp	r6, #0
 8016e04:	d045      	beq.n	8016e92 <__sflush_r+0xae>
 8016e06:	2300      	movs	r3, #0
 8016e08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016e0c:	682f      	ldr	r7, [r5, #0]
 8016e0e:	6a21      	ldr	r1, [r4, #32]
 8016e10:	602b      	str	r3, [r5, #0]
 8016e12:	d030      	beq.n	8016e76 <__sflush_r+0x92>
 8016e14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016e16:	89a3      	ldrh	r3, [r4, #12]
 8016e18:	0759      	lsls	r1, r3, #29
 8016e1a:	d505      	bpl.n	8016e28 <__sflush_r+0x44>
 8016e1c:	6863      	ldr	r3, [r4, #4]
 8016e1e:	1ad2      	subs	r2, r2, r3
 8016e20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016e22:	b10b      	cbz	r3, 8016e28 <__sflush_r+0x44>
 8016e24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016e26:	1ad2      	subs	r2, r2, r3
 8016e28:	2300      	movs	r3, #0
 8016e2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016e2c:	6a21      	ldr	r1, [r4, #32]
 8016e2e:	4628      	mov	r0, r5
 8016e30:	47b0      	blx	r6
 8016e32:	1c43      	adds	r3, r0, #1
 8016e34:	89a3      	ldrh	r3, [r4, #12]
 8016e36:	d106      	bne.n	8016e46 <__sflush_r+0x62>
 8016e38:	6829      	ldr	r1, [r5, #0]
 8016e3a:	291d      	cmp	r1, #29
 8016e3c:	d82b      	bhi.n	8016e96 <__sflush_r+0xb2>
 8016e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8016ee8 <__sflush_r+0x104>)
 8016e40:	40ca      	lsrs	r2, r1
 8016e42:	07d6      	lsls	r6, r2, #31
 8016e44:	d527      	bpl.n	8016e96 <__sflush_r+0xb2>
 8016e46:	2200      	movs	r2, #0
 8016e48:	6062      	str	r2, [r4, #4]
 8016e4a:	04d9      	lsls	r1, r3, #19
 8016e4c:	6922      	ldr	r2, [r4, #16]
 8016e4e:	6022      	str	r2, [r4, #0]
 8016e50:	d504      	bpl.n	8016e5c <__sflush_r+0x78>
 8016e52:	1c42      	adds	r2, r0, #1
 8016e54:	d101      	bne.n	8016e5a <__sflush_r+0x76>
 8016e56:	682b      	ldr	r3, [r5, #0]
 8016e58:	b903      	cbnz	r3, 8016e5c <__sflush_r+0x78>
 8016e5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8016e5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016e5e:	602f      	str	r7, [r5, #0]
 8016e60:	b1b9      	cbz	r1, 8016e92 <__sflush_r+0xae>
 8016e62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016e66:	4299      	cmp	r1, r3
 8016e68:	d002      	beq.n	8016e70 <__sflush_r+0x8c>
 8016e6a:	4628      	mov	r0, r5
 8016e6c:	f7ff fcd6 	bl	801681c <_free_r>
 8016e70:	2300      	movs	r3, #0
 8016e72:	6363      	str	r3, [r4, #52]	@ 0x34
 8016e74:	e00d      	b.n	8016e92 <__sflush_r+0xae>
 8016e76:	2301      	movs	r3, #1
 8016e78:	4628      	mov	r0, r5
 8016e7a:	47b0      	blx	r6
 8016e7c:	4602      	mov	r2, r0
 8016e7e:	1c50      	adds	r0, r2, #1
 8016e80:	d1c9      	bne.n	8016e16 <__sflush_r+0x32>
 8016e82:	682b      	ldr	r3, [r5, #0]
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d0c6      	beq.n	8016e16 <__sflush_r+0x32>
 8016e88:	2b1d      	cmp	r3, #29
 8016e8a:	d001      	beq.n	8016e90 <__sflush_r+0xac>
 8016e8c:	2b16      	cmp	r3, #22
 8016e8e:	d11e      	bne.n	8016ece <__sflush_r+0xea>
 8016e90:	602f      	str	r7, [r5, #0]
 8016e92:	2000      	movs	r0, #0
 8016e94:	e022      	b.n	8016edc <__sflush_r+0xf8>
 8016e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016e9a:	b21b      	sxth	r3, r3
 8016e9c:	e01b      	b.n	8016ed6 <__sflush_r+0xf2>
 8016e9e:	690f      	ldr	r7, [r1, #16]
 8016ea0:	2f00      	cmp	r7, #0
 8016ea2:	d0f6      	beq.n	8016e92 <__sflush_r+0xae>
 8016ea4:	0793      	lsls	r3, r2, #30
 8016ea6:	680e      	ldr	r6, [r1, #0]
 8016ea8:	bf08      	it	eq
 8016eaa:	694b      	ldreq	r3, [r1, #20]
 8016eac:	600f      	str	r7, [r1, #0]
 8016eae:	bf18      	it	ne
 8016eb0:	2300      	movne	r3, #0
 8016eb2:	eba6 0807 	sub.w	r8, r6, r7
 8016eb6:	608b      	str	r3, [r1, #8]
 8016eb8:	f1b8 0f00 	cmp.w	r8, #0
 8016ebc:	dde9      	ble.n	8016e92 <__sflush_r+0xae>
 8016ebe:	6a21      	ldr	r1, [r4, #32]
 8016ec0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016ec2:	4643      	mov	r3, r8
 8016ec4:	463a      	mov	r2, r7
 8016ec6:	4628      	mov	r0, r5
 8016ec8:	47b0      	blx	r6
 8016eca:	2800      	cmp	r0, #0
 8016ecc:	dc08      	bgt.n	8016ee0 <__sflush_r+0xfc>
 8016ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016ed6:	81a3      	strh	r3, [r4, #12]
 8016ed8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ee0:	4407      	add	r7, r0
 8016ee2:	eba8 0800 	sub.w	r8, r8, r0
 8016ee6:	e7e7      	b.n	8016eb8 <__sflush_r+0xd4>
 8016ee8:	20400001 	.word	0x20400001

08016eec <_fflush_r>:
 8016eec:	b538      	push	{r3, r4, r5, lr}
 8016eee:	690b      	ldr	r3, [r1, #16]
 8016ef0:	4605      	mov	r5, r0
 8016ef2:	460c      	mov	r4, r1
 8016ef4:	b913      	cbnz	r3, 8016efc <_fflush_r+0x10>
 8016ef6:	2500      	movs	r5, #0
 8016ef8:	4628      	mov	r0, r5
 8016efa:	bd38      	pop	{r3, r4, r5, pc}
 8016efc:	b118      	cbz	r0, 8016f06 <_fflush_r+0x1a>
 8016efe:	6a03      	ldr	r3, [r0, #32]
 8016f00:	b90b      	cbnz	r3, 8016f06 <_fflush_r+0x1a>
 8016f02:	f7fe fceb 	bl	80158dc <__sinit>
 8016f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d0f3      	beq.n	8016ef6 <_fflush_r+0xa>
 8016f0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016f10:	07d0      	lsls	r0, r2, #31
 8016f12:	d404      	bmi.n	8016f1e <_fflush_r+0x32>
 8016f14:	0599      	lsls	r1, r3, #22
 8016f16:	d402      	bmi.n	8016f1e <_fflush_r+0x32>
 8016f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016f1a:	f7fe fdc8 	bl	8015aae <__retarget_lock_acquire_recursive>
 8016f1e:	4628      	mov	r0, r5
 8016f20:	4621      	mov	r1, r4
 8016f22:	f7ff ff5f 	bl	8016de4 <__sflush_r>
 8016f26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016f28:	07da      	lsls	r2, r3, #31
 8016f2a:	4605      	mov	r5, r0
 8016f2c:	d4e4      	bmi.n	8016ef8 <_fflush_r+0xc>
 8016f2e:	89a3      	ldrh	r3, [r4, #12]
 8016f30:	059b      	lsls	r3, r3, #22
 8016f32:	d4e1      	bmi.n	8016ef8 <_fflush_r+0xc>
 8016f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016f36:	f7fe fdbb 	bl	8015ab0 <__retarget_lock_release_recursive>
 8016f3a:	e7dd      	b.n	8016ef8 <_fflush_r+0xc>

08016f3c <_Balloc>:
 8016f3c:	b570      	push	{r4, r5, r6, lr}
 8016f3e:	69c6      	ldr	r6, [r0, #28]
 8016f40:	4604      	mov	r4, r0
 8016f42:	460d      	mov	r5, r1
 8016f44:	b976      	cbnz	r6, 8016f64 <_Balloc+0x28>
 8016f46:	2010      	movs	r0, #16
 8016f48:	f7fe f9d0 	bl	80152ec <malloc>
 8016f4c:	4602      	mov	r2, r0
 8016f4e:	61e0      	str	r0, [r4, #28]
 8016f50:	b920      	cbnz	r0, 8016f5c <_Balloc+0x20>
 8016f52:	4b18      	ldr	r3, [pc, #96]	@ (8016fb4 <_Balloc+0x78>)
 8016f54:	4818      	ldr	r0, [pc, #96]	@ (8016fb8 <_Balloc+0x7c>)
 8016f56:	216b      	movs	r1, #107	@ 0x6b
 8016f58:	f7fd fefa 	bl	8014d50 <__assert_func>
 8016f5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016f60:	6006      	str	r6, [r0, #0]
 8016f62:	60c6      	str	r6, [r0, #12]
 8016f64:	69e6      	ldr	r6, [r4, #28]
 8016f66:	68f3      	ldr	r3, [r6, #12]
 8016f68:	b183      	cbz	r3, 8016f8c <_Balloc+0x50>
 8016f6a:	69e3      	ldr	r3, [r4, #28]
 8016f6c:	68db      	ldr	r3, [r3, #12]
 8016f6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016f72:	b9b8      	cbnz	r0, 8016fa4 <_Balloc+0x68>
 8016f74:	2101      	movs	r1, #1
 8016f76:	fa01 f605 	lsl.w	r6, r1, r5
 8016f7a:	1d72      	adds	r2, r6, #5
 8016f7c:	0092      	lsls	r2, r2, #2
 8016f7e:	4620      	mov	r0, r4
 8016f80:	f000 fd26 	bl	80179d0 <_calloc_r>
 8016f84:	b160      	cbz	r0, 8016fa0 <_Balloc+0x64>
 8016f86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016f8a:	e00e      	b.n	8016faa <_Balloc+0x6e>
 8016f8c:	2221      	movs	r2, #33	@ 0x21
 8016f8e:	2104      	movs	r1, #4
 8016f90:	4620      	mov	r0, r4
 8016f92:	f000 fd1d 	bl	80179d0 <_calloc_r>
 8016f96:	69e3      	ldr	r3, [r4, #28]
 8016f98:	60f0      	str	r0, [r6, #12]
 8016f9a:	68db      	ldr	r3, [r3, #12]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d1e4      	bne.n	8016f6a <_Balloc+0x2e>
 8016fa0:	2000      	movs	r0, #0
 8016fa2:	bd70      	pop	{r4, r5, r6, pc}
 8016fa4:	6802      	ldr	r2, [r0, #0]
 8016fa6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016faa:	2300      	movs	r3, #0
 8016fac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016fb0:	e7f7      	b.n	8016fa2 <_Balloc+0x66>
 8016fb2:	bf00      	nop
 8016fb4:	08019a65 	.word	0x08019a65
 8016fb8:	08019af6 	.word	0x08019af6

08016fbc <_Bfree>:
 8016fbc:	b570      	push	{r4, r5, r6, lr}
 8016fbe:	69c6      	ldr	r6, [r0, #28]
 8016fc0:	4605      	mov	r5, r0
 8016fc2:	460c      	mov	r4, r1
 8016fc4:	b976      	cbnz	r6, 8016fe4 <_Bfree+0x28>
 8016fc6:	2010      	movs	r0, #16
 8016fc8:	f7fe f990 	bl	80152ec <malloc>
 8016fcc:	4602      	mov	r2, r0
 8016fce:	61e8      	str	r0, [r5, #28]
 8016fd0:	b920      	cbnz	r0, 8016fdc <_Bfree+0x20>
 8016fd2:	4b09      	ldr	r3, [pc, #36]	@ (8016ff8 <_Bfree+0x3c>)
 8016fd4:	4809      	ldr	r0, [pc, #36]	@ (8016ffc <_Bfree+0x40>)
 8016fd6:	218f      	movs	r1, #143	@ 0x8f
 8016fd8:	f7fd feba 	bl	8014d50 <__assert_func>
 8016fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016fe0:	6006      	str	r6, [r0, #0]
 8016fe2:	60c6      	str	r6, [r0, #12]
 8016fe4:	b13c      	cbz	r4, 8016ff6 <_Bfree+0x3a>
 8016fe6:	69eb      	ldr	r3, [r5, #28]
 8016fe8:	6862      	ldr	r2, [r4, #4]
 8016fea:	68db      	ldr	r3, [r3, #12]
 8016fec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016ff0:	6021      	str	r1, [r4, #0]
 8016ff2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016ff6:	bd70      	pop	{r4, r5, r6, pc}
 8016ff8:	08019a65 	.word	0x08019a65
 8016ffc:	08019af6 	.word	0x08019af6

08017000 <__multadd>:
 8017000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017004:	690d      	ldr	r5, [r1, #16]
 8017006:	4607      	mov	r7, r0
 8017008:	460c      	mov	r4, r1
 801700a:	461e      	mov	r6, r3
 801700c:	f101 0c14 	add.w	ip, r1, #20
 8017010:	2000      	movs	r0, #0
 8017012:	f8dc 3000 	ldr.w	r3, [ip]
 8017016:	b299      	uxth	r1, r3
 8017018:	fb02 6101 	mla	r1, r2, r1, r6
 801701c:	0c1e      	lsrs	r6, r3, #16
 801701e:	0c0b      	lsrs	r3, r1, #16
 8017020:	fb02 3306 	mla	r3, r2, r6, r3
 8017024:	b289      	uxth	r1, r1
 8017026:	3001      	adds	r0, #1
 8017028:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801702c:	4285      	cmp	r5, r0
 801702e:	f84c 1b04 	str.w	r1, [ip], #4
 8017032:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017036:	dcec      	bgt.n	8017012 <__multadd+0x12>
 8017038:	b30e      	cbz	r6, 801707e <__multadd+0x7e>
 801703a:	68a3      	ldr	r3, [r4, #8]
 801703c:	42ab      	cmp	r3, r5
 801703e:	dc19      	bgt.n	8017074 <__multadd+0x74>
 8017040:	6861      	ldr	r1, [r4, #4]
 8017042:	4638      	mov	r0, r7
 8017044:	3101      	adds	r1, #1
 8017046:	f7ff ff79 	bl	8016f3c <_Balloc>
 801704a:	4680      	mov	r8, r0
 801704c:	b928      	cbnz	r0, 801705a <__multadd+0x5a>
 801704e:	4602      	mov	r2, r0
 8017050:	4b0c      	ldr	r3, [pc, #48]	@ (8017084 <__multadd+0x84>)
 8017052:	480d      	ldr	r0, [pc, #52]	@ (8017088 <__multadd+0x88>)
 8017054:	21ba      	movs	r1, #186	@ 0xba
 8017056:	f7fd fe7b 	bl	8014d50 <__assert_func>
 801705a:	6922      	ldr	r2, [r4, #16]
 801705c:	3202      	adds	r2, #2
 801705e:	f104 010c 	add.w	r1, r4, #12
 8017062:	0092      	lsls	r2, r2, #2
 8017064:	300c      	adds	r0, #12
 8017066:	f7fe fd87 	bl	8015b78 <memcpy>
 801706a:	4621      	mov	r1, r4
 801706c:	4638      	mov	r0, r7
 801706e:	f7ff ffa5 	bl	8016fbc <_Bfree>
 8017072:	4644      	mov	r4, r8
 8017074:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017078:	3501      	adds	r5, #1
 801707a:	615e      	str	r6, [r3, #20]
 801707c:	6125      	str	r5, [r4, #16]
 801707e:	4620      	mov	r0, r4
 8017080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017084:	08019ad4 	.word	0x08019ad4
 8017088:	08019af6 	.word	0x08019af6

0801708c <__hi0bits>:
 801708c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8017090:	4603      	mov	r3, r0
 8017092:	bf36      	itet	cc
 8017094:	0403      	lslcc	r3, r0, #16
 8017096:	2000      	movcs	r0, #0
 8017098:	2010      	movcc	r0, #16
 801709a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801709e:	bf3c      	itt	cc
 80170a0:	021b      	lslcc	r3, r3, #8
 80170a2:	3008      	addcc	r0, #8
 80170a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80170a8:	bf3c      	itt	cc
 80170aa:	011b      	lslcc	r3, r3, #4
 80170ac:	3004      	addcc	r0, #4
 80170ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80170b2:	bf3c      	itt	cc
 80170b4:	009b      	lslcc	r3, r3, #2
 80170b6:	3002      	addcc	r0, #2
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	db05      	blt.n	80170c8 <__hi0bits+0x3c>
 80170bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80170c0:	f100 0001 	add.w	r0, r0, #1
 80170c4:	bf08      	it	eq
 80170c6:	2020      	moveq	r0, #32
 80170c8:	4770      	bx	lr

080170ca <__lo0bits>:
 80170ca:	6803      	ldr	r3, [r0, #0]
 80170cc:	4602      	mov	r2, r0
 80170ce:	f013 0007 	ands.w	r0, r3, #7
 80170d2:	d00b      	beq.n	80170ec <__lo0bits+0x22>
 80170d4:	07d9      	lsls	r1, r3, #31
 80170d6:	d421      	bmi.n	801711c <__lo0bits+0x52>
 80170d8:	0798      	lsls	r0, r3, #30
 80170da:	bf49      	itett	mi
 80170dc:	085b      	lsrmi	r3, r3, #1
 80170de:	089b      	lsrpl	r3, r3, #2
 80170e0:	2001      	movmi	r0, #1
 80170e2:	6013      	strmi	r3, [r2, #0]
 80170e4:	bf5c      	itt	pl
 80170e6:	6013      	strpl	r3, [r2, #0]
 80170e8:	2002      	movpl	r0, #2
 80170ea:	4770      	bx	lr
 80170ec:	b299      	uxth	r1, r3
 80170ee:	b909      	cbnz	r1, 80170f4 <__lo0bits+0x2a>
 80170f0:	0c1b      	lsrs	r3, r3, #16
 80170f2:	2010      	movs	r0, #16
 80170f4:	b2d9      	uxtb	r1, r3
 80170f6:	b909      	cbnz	r1, 80170fc <__lo0bits+0x32>
 80170f8:	3008      	adds	r0, #8
 80170fa:	0a1b      	lsrs	r3, r3, #8
 80170fc:	0719      	lsls	r1, r3, #28
 80170fe:	bf04      	itt	eq
 8017100:	091b      	lsreq	r3, r3, #4
 8017102:	3004      	addeq	r0, #4
 8017104:	0799      	lsls	r1, r3, #30
 8017106:	bf04      	itt	eq
 8017108:	089b      	lsreq	r3, r3, #2
 801710a:	3002      	addeq	r0, #2
 801710c:	07d9      	lsls	r1, r3, #31
 801710e:	d403      	bmi.n	8017118 <__lo0bits+0x4e>
 8017110:	085b      	lsrs	r3, r3, #1
 8017112:	f100 0001 	add.w	r0, r0, #1
 8017116:	d003      	beq.n	8017120 <__lo0bits+0x56>
 8017118:	6013      	str	r3, [r2, #0]
 801711a:	4770      	bx	lr
 801711c:	2000      	movs	r0, #0
 801711e:	4770      	bx	lr
 8017120:	2020      	movs	r0, #32
 8017122:	4770      	bx	lr

08017124 <__i2b>:
 8017124:	b510      	push	{r4, lr}
 8017126:	460c      	mov	r4, r1
 8017128:	2101      	movs	r1, #1
 801712a:	f7ff ff07 	bl	8016f3c <_Balloc>
 801712e:	4602      	mov	r2, r0
 8017130:	b928      	cbnz	r0, 801713e <__i2b+0x1a>
 8017132:	4b05      	ldr	r3, [pc, #20]	@ (8017148 <__i2b+0x24>)
 8017134:	4805      	ldr	r0, [pc, #20]	@ (801714c <__i2b+0x28>)
 8017136:	f240 1145 	movw	r1, #325	@ 0x145
 801713a:	f7fd fe09 	bl	8014d50 <__assert_func>
 801713e:	2301      	movs	r3, #1
 8017140:	6144      	str	r4, [r0, #20]
 8017142:	6103      	str	r3, [r0, #16]
 8017144:	bd10      	pop	{r4, pc}
 8017146:	bf00      	nop
 8017148:	08019ad4 	.word	0x08019ad4
 801714c:	08019af6 	.word	0x08019af6

08017150 <__multiply>:
 8017150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017154:	4617      	mov	r7, r2
 8017156:	690a      	ldr	r2, [r1, #16]
 8017158:	693b      	ldr	r3, [r7, #16]
 801715a:	429a      	cmp	r2, r3
 801715c:	bfa8      	it	ge
 801715e:	463b      	movge	r3, r7
 8017160:	4689      	mov	r9, r1
 8017162:	bfa4      	itt	ge
 8017164:	460f      	movge	r7, r1
 8017166:	4699      	movge	r9, r3
 8017168:	693d      	ldr	r5, [r7, #16]
 801716a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801716e:	68bb      	ldr	r3, [r7, #8]
 8017170:	6879      	ldr	r1, [r7, #4]
 8017172:	eb05 060a 	add.w	r6, r5, sl
 8017176:	42b3      	cmp	r3, r6
 8017178:	b085      	sub	sp, #20
 801717a:	bfb8      	it	lt
 801717c:	3101      	addlt	r1, #1
 801717e:	f7ff fedd 	bl	8016f3c <_Balloc>
 8017182:	b930      	cbnz	r0, 8017192 <__multiply+0x42>
 8017184:	4602      	mov	r2, r0
 8017186:	4b41      	ldr	r3, [pc, #260]	@ (801728c <__multiply+0x13c>)
 8017188:	4841      	ldr	r0, [pc, #260]	@ (8017290 <__multiply+0x140>)
 801718a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801718e:	f7fd fddf 	bl	8014d50 <__assert_func>
 8017192:	f100 0414 	add.w	r4, r0, #20
 8017196:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801719a:	4623      	mov	r3, r4
 801719c:	2200      	movs	r2, #0
 801719e:	4573      	cmp	r3, lr
 80171a0:	d320      	bcc.n	80171e4 <__multiply+0x94>
 80171a2:	f107 0814 	add.w	r8, r7, #20
 80171a6:	f109 0114 	add.w	r1, r9, #20
 80171aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80171ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80171b2:	9302      	str	r3, [sp, #8]
 80171b4:	1beb      	subs	r3, r5, r7
 80171b6:	3b15      	subs	r3, #21
 80171b8:	f023 0303 	bic.w	r3, r3, #3
 80171bc:	3304      	adds	r3, #4
 80171be:	3715      	adds	r7, #21
 80171c0:	42bd      	cmp	r5, r7
 80171c2:	bf38      	it	cc
 80171c4:	2304      	movcc	r3, #4
 80171c6:	9301      	str	r3, [sp, #4]
 80171c8:	9b02      	ldr	r3, [sp, #8]
 80171ca:	9103      	str	r1, [sp, #12]
 80171cc:	428b      	cmp	r3, r1
 80171ce:	d80c      	bhi.n	80171ea <__multiply+0x9a>
 80171d0:	2e00      	cmp	r6, #0
 80171d2:	dd03      	ble.n	80171dc <__multiply+0x8c>
 80171d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80171d8:	2b00      	cmp	r3, #0
 80171da:	d055      	beq.n	8017288 <__multiply+0x138>
 80171dc:	6106      	str	r6, [r0, #16]
 80171de:	b005      	add	sp, #20
 80171e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171e4:	f843 2b04 	str.w	r2, [r3], #4
 80171e8:	e7d9      	b.n	801719e <__multiply+0x4e>
 80171ea:	f8b1 a000 	ldrh.w	sl, [r1]
 80171ee:	f1ba 0f00 	cmp.w	sl, #0
 80171f2:	d01f      	beq.n	8017234 <__multiply+0xe4>
 80171f4:	46c4      	mov	ip, r8
 80171f6:	46a1      	mov	r9, r4
 80171f8:	2700      	movs	r7, #0
 80171fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 80171fe:	f8d9 3000 	ldr.w	r3, [r9]
 8017202:	fa1f fb82 	uxth.w	fp, r2
 8017206:	b29b      	uxth	r3, r3
 8017208:	fb0a 330b 	mla	r3, sl, fp, r3
 801720c:	443b      	add	r3, r7
 801720e:	f8d9 7000 	ldr.w	r7, [r9]
 8017212:	0c12      	lsrs	r2, r2, #16
 8017214:	0c3f      	lsrs	r7, r7, #16
 8017216:	fb0a 7202 	mla	r2, sl, r2, r7
 801721a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801721e:	b29b      	uxth	r3, r3
 8017220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017224:	4565      	cmp	r5, ip
 8017226:	f849 3b04 	str.w	r3, [r9], #4
 801722a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801722e:	d8e4      	bhi.n	80171fa <__multiply+0xaa>
 8017230:	9b01      	ldr	r3, [sp, #4]
 8017232:	50e7      	str	r7, [r4, r3]
 8017234:	9b03      	ldr	r3, [sp, #12]
 8017236:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801723a:	3104      	adds	r1, #4
 801723c:	f1b9 0f00 	cmp.w	r9, #0
 8017240:	d020      	beq.n	8017284 <__multiply+0x134>
 8017242:	6823      	ldr	r3, [r4, #0]
 8017244:	4647      	mov	r7, r8
 8017246:	46a4      	mov	ip, r4
 8017248:	f04f 0a00 	mov.w	sl, #0
 801724c:	f8b7 b000 	ldrh.w	fp, [r7]
 8017250:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8017254:	fb09 220b 	mla	r2, r9, fp, r2
 8017258:	4452      	add	r2, sl
 801725a:	b29b      	uxth	r3, r3
 801725c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017260:	f84c 3b04 	str.w	r3, [ip], #4
 8017264:	f857 3b04 	ldr.w	r3, [r7], #4
 8017268:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801726c:	f8bc 3000 	ldrh.w	r3, [ip]
 8017270:	fb09 330a 	mla	r3, r9, sl, r3
 8017274:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8017278:	42bd      	cmp	r5, r7
 801727a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801727e:	d8e5      	bhi.n	801724c <__multiply+0xfc>
 8017280:	9a01      	ldr	r2, [sp, #4]
 8017282:	50a3      	str	r3, [r4, r2]
 8017284:	3404      	adds	r4, #4
 8017286:	e79f      	b.n	80171c8 <__multiply+0x78>
 8017288:	3e01      	subs	r6, #1
 801728a:	e7a1      	b.n	80171d0 <__multiply+0x80>
 801728c:	08019ad4 	.word	0x08019ad4
 8017290:	08019af6 	.word	0x08019af6

08017294 <__pow5mult>:
 8017294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017298:	4615      	mov	r5, r2
 801729a:	f012 0203 	ands.w	r2, r2, #3
 801729e:	4607      	mov	r7, r0
 80172a0:	460e      	mov	r6, r1
 80172a2:	d007      	beq.n	80172b4 <__pow5mult+0x20>
 80172a4:	4c25      	ldr	r4, [pc, #148]	@ (801733c <__pow5mult+0xa8>)
 80172a6:	3a01      	subs	r2, #1
 80172a8:	2300      	movs	r3, #0
 80172aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80172ae:	f7ff fea7 	bl	8017000 <__multadd>
 80172b2:	4606      	mov	r6, r0
 80172b4:	10ad      	asrs	r5, r5, #2
 80172b6:	d03d      	beq.n	8017334 <__pow5mult+0xa0>
 80172b8:	69fc      	ldr	r4, [r7, #28]
 80172ba:	b97c      	cbnz	r4, 80172dc <__pow5mult+0x48>
 80172bc:	2010      	movs	r0, #16
 80172be:	f7fe f815 	bl	80152ec <malloc>
 80172c2:	4602      	mov	r2, r0
 80172c4:	61f8      	str	r0, [r7, #28]
 80172c6:	b928      	cbnz	r0, 80172d4 <__pow5mult+0x40>
 80172c8:	4b1d      	ldr	r3, [pc, #116]	@ (8017340 <__pow5mult+0xac>)
 80172ca:	481e      	ldr	r0, [pc, #120]	@ (8017344 <__pow5mult+0xb0>)
 80172cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80172d0:	f7fd fd3e 	bl	8014d50 <__assert_func>
 80172d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80172d8:	6004      	str	r4, [r0, #0]
 80172da:	60c4      	str	r4, [r0, #12]
 80172dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80172e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80172e4:	b94c      	cbnz	r4, 80172fa <__pow5mult+0x66>
 80172e6:	f240 2171 	movw	r1, #625	@ 0x271
 80172ea:	4638      	mov	r0, r7
 80172ec:	f7ff ff1a 	bl	8017124 <__i2b>
 80172f0:	2300      	movs	r3, #0
 80172f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80172f6:	4604      	mov	r4, r0
 80172f8:	6003      	str	r3, [r0, #0]
 80172fa:	f04f 0900 	mov.w	r9, #0
 80172fe:	07eb      	lsls	r3, r5, #31
 8017300:	d50a      	bpl.n	8017318 <__pow5mult+0x84>
 8017302:	4631      	mov	r1, r6
 8017304:	4622      	mov	r2, r4
 8017306:	4638      	mov	r0, r7
 8017308:	f7ff ff22 	bl	8017150 <__multiply>
 801730c:	4631      	mov	r1, r6
 801730e:	4680      	mov	r8, r0
 8017310:	4638      	mov	r0, r7
 8017312:	f7ff fe53 	bl	8016fbc <_Bfree>
 8017316:	4646      	mov	r6, r8
 8017318:	106d      	asrs	r5, r5, #1
 801731a:	d00b      	beq.n	8017334 <__pow5mult+0xa0>
 801731c:	6820      	ldr	r0, [r4, #0]
 801731e:	b938      	cbnz	r0, 8017330 <__pow5mult+0x9c>
 8017320:	4622      	mov	r2, r4
 8017322:	4621      	mov	r1, r4
 8017324:	4638      	mov	r0, r7
 8017326:	f7ff ff13 	bl	8017150 <__multiply>
 801732a:	6020      	str	r0, [r4, #0]
 801732c:	f8c0 9000 	str.w	r9, [r0]
 8017330:	4604      	mov	r4, r0
 8017332:	e7e4      	b.n	80172fe <__pow5mult+0x6a>
 8017334:	4630      	mov	r0, r6
 8017336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801733a:	bf00      	nop
 801733c:	08019b5c 	.word	0x08019b5c
 8017340:	08019a65 	.word	0x08019a65
 8017344:	08019af6 	.word	0x08019af6

08017348 <__lshift>:
 8017348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801734c:	460c      	mov	r4, r1
 801734e:	6849      	ldr	r1, [r1, #4]
 8017350:	6923      	ldr	r3, [r4, #16]
 8017352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8017356:	68a3      	ldr	r3, [r4, #8]
 8017358:	4607      	mov	r7, r0
 801735a:	4691      	mov	r9, r2
 801735c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8017360:	f108 0601 	add.w	r6, r8, #1
 8017364:	42b3      	cmp	r3, r6
 8017366:	db0b      	blt.n	8017380 <__lshift+0x38>
 8017368:	4638      	mov	r0, r7
 801736a:	f7ff fde7 	bl	8016f3c <_Balloc>
 801736e:	4605      	mov	r5, r0
 8017370:	b948      	cbnz	r0, 8017386 <__lshift+0x3e>
 8017372:	4602      	mov	r2, r0
 8017374:	4b28      	ldr	r3, [pc, #160]	@ (8017418 <__lshift+0xd0>)
 8017376:	4829      	ldr	r0, [pc, #164]	@ (801741c <__lshift+0xd4>)
 8017378:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801737c:	f7fd fce8 	bl	8014d50 <__assert_func>
 8017380:	3101      	adds	r1, #1
 8017382:	005b      	lsls	r3, r3, #1
 8017384:	e7ee      	b.n	8017364 <__lshift+0x1c>
 8017386:	2300      	movs	r3, #0
 8017388:	f100 0114 	add.w	r1, r0, #20
 801738c:	f100 0210 	add.w	r2, r0, #16
 8017390:	4618      	mov	r0, r3
 8017392:	4553      	cmp	r3, sl
 8017394:	db33      	blt.n	80173fe <__lshift+0xb6>
 8017396:	6920      	ldr	r0, [r4, #16]
 8017398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801739c:	f104 0314 	add.w	r3, r4, #20
 80173a0:	f019 091f 	ands.w	r9, r9, #31
 80173a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80173a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80173ac:	d02b      	beq.n	8017406 <__lshift+0xbe>
 80173ae:	f1c9 0e20 	rsb	lr, r9, #32
 80173b2:	468a      	mov	sl, r1
 80173b4:	2200      	movs	r2, #0
 80173b6:	6818      	ldr	r0, [r3, #0]
 80173b8:	fa00 f009 	lsl.w	r0, r0, r9
 80173bc:	4310      	orrs	r0, r2
 80173be:	f84a 0b04 	str.w	r0, [sl], #4
 80173c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80173c6:	459c      	cmp	ip, r3
 80173c8:	fa22 f20e 	lsr.w	r2, r2, lr
 80173cc:	d8f3      	bhi.n	80173b6 <__lshift+0x6e>
 80173ce:	ebac 0304 	sub.w	r3, ip, r4
 80173d2:	3b15      	subs	r3, #21
 80173d4:	f023 0303 	bic.w	r3, r3, #3
 80173d8:	3304      	adds	r3, #4
 80173da:	f104 0015 	add.w	r0, r4, #21
 80173de:	4560      	cmp	r0, ip
 80173e0:	bf88      	it	hi
 80173e2:	2304      	movhi	r3, #4
 80173e4:	50ca      	str	r2, [r1, r3]
 80173e6:	b10a      	cbz	r2, 80173ec <__lshift+0xa4>
 80173e8:	f108 0602 	add.w	r6, r8, #2
 80173ec:	3e01      	subs	r6, #1
 80173ee:	4638      	mov	r0, r7
 80173f0:	612e      	str	r6, [r5, #16]
 80173f2:	4621      	mov	r1, r4
 80173f4:	f7ff fde2 	bl	8016fbc <_Bfree>
 80173f8:	4628      	mov	r0, r5
 80173fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8017402:	3301      	adds	r3, #1
 8017404:	e7c5      	b.n	8017392 <__lshift+0x4a>
 8017406:	3904      	subs	r1, #4
 8017408:	f853 2b04 	ldr.w	r2, [r3], #4
 801740c:	f841 2f04 	str.w	r2, [r1, #4]!
 8017410:	459c      	cmp	ip, r3
 8017412:	d8f9      	bhi.n	8017408 <__lshift+0xc0>
 8017414:	e7ea      	b.n	80173ec <__lshift+0xa4>
 8017416:	bf00      	nop
 8017418:	08019ad4 	.word	0x08019ad4
 801741c:	08019af6 	.word	0x08019af6

08017420 <__mcmp>:
 8017420:	690a      	ldr	r2, [r1, #16]
 8017422:	4603      	mov	r3, r0
 8017424:	6900      	ldr	r0, [r0, #16]
 8017426:	1a80      	subs	r0, r0, r2
 8017428:	b530      	push	{r4, r5, lr}
 801742a:	d10e      	bne.n	801744a <__mcmp+0x2a>
 801742c:	3314      	adds	r3, #20
 801742e:	3114      	adds	r1, #20
 8017430:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8017434:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8017438:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801743c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017440:	4295      	cmp	r5, r2
 8017442:	d003      	beq.n	801744c <__mcmp+0x2c>
 8017444:	d205      	bcs.n	8017452 <__mcmp+0x32>
 8017446:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801744a:	bd30      	pop	{r4, r5, pc}
 801744c:	42a3      	cmp	r3, r4
 801744e:	d3f3      	bcc.n	8017438 <__mcmp+0x18>
 8017450:	e7fb      	b.n	801744a <__mcmp+0x2a>
 8017452:	2001      	movs	r0, #1
 8017454:	e7f9      	b.n	801744a <__mcmp+0x2a>
	...

08017458 <__mdiff>:
 8017458:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801745c:	4689      	mov	r9, r1
 801745e:	4606      	mov	r6, r0
 8017460:	4611      	mov	r1, r2
 8017462:	4648      	mov	r0, r9
 8017464:	4614      	mov	r4, r2
 8017466:	f7ff ffdb 	bl	8017420 <__mcmp>
 801746a:	1e05      	subs	r5, r0, #0
 801746c:	d112      	bne.n	8017494 <__mdiff+0x3c>
 801746e:	4629      	mov	r1, r5
 8017470:	4630      	mov	r0, r6
 8017472:	f7ff fd63 	bl	8016f3c <_Balloc>
 8017476:	4602      	mov	r2, r0
 8017478:	b928      	cbnz	r0, 8017486 <__mdiff+0x2e>
 801747a:	4b3f      	ldr	r3, [pc, #252]	@ (8017578 <__mdiff+0x120>)
 801747c:	f240 2137 	movw	r1, #567	@ 0x237
 8017480:	483e      	ldr	r0, [pc, #248]	@ (801757c <__mdiff+0x124>)
 8017482:	f7fd fc65 	bl	8014d50 <__assert_func>
 8017486:	2301      	movs	r3, #1
 8017488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801748c:	4610      	mov	r0, r2
 801748e:	b003      	add	sp, #12
 8017490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017494:	bfbc      	itt	lt
 8017496:	464b      	movlt	r3, r9
 8017498:	46a1      	movlt	r9, r4
 801749a:	4630      	mov	r0, r6
 801749c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80174a0:	bfba      	itte	lt
 80174a2:	461c      	movlt	r4, r3
 80174a4:	2501      	movlt	r5, #1
 80174a6:	2500      	movge	r5, #0
 80174a8:	f7ff fd48 	bl	8016f3c <_Balloc>
 80174ac:	4602      	mov	r2, r0
 80174ae:	b918      	cbnz	r0, 80174b8 <__mdiff+0x60>
 80174b0:	4b31      	ldr	r3, [pc, #196]	@ (8017578 <__mdiff+0x120>)
 80174b2:	f240 2145 	movw	r1, #581	@ 0x245
 80174b6:	e7e3      	b.n	8017480 <__mdiff+0x28>
 80174b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80174bc:	6926      	ldr	r6, [r4, #16]
 80174be:	60c5      	str	r5, [r0, #12]
 80174c0:	f109 0310 	add.w	r3, r9, #16
 80174c4:	f109 0514 	add.w	r5, r9, #20
 80174c8:	f104 0e14 	add.w	lr, r4, #20
 80174cc:	f100 0b14 	add.w	fp, r0, #20
 80174d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80174d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80174d8:	9301      	str	r3, [sp, #4]
 80174da:	46d9      	mov	r9, fp
 80174dc:	f04f 0c00 	mov.w	ip, #0
 80174e0:	9b01      	ldr	r3, [sp, #4]
 80174e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80174e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80174ea:	9301      	str	r3, [sp, #4]
 80174ec:	fa1f f38a 	uxth.w	r3, sl
 80174f0:	4619      	mov	r1, r3
 80174f2:	b283      	uxth	r3, r0
 80174f4:	1acb      	subs	r3, r1, r3
 80174f6:	0c00      	lsrs	r0, r0, #16
 80174f8:	4463      	add	r3, ip
 80174fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80174fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8017502:	b29b      	uxth	r3, r3
 8017504:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8017508:	4576      	cmp	r6, lr
 801750a:	f849 3b04 	str.w	r3, [r9], #4
 801750e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017512:	d8e5      	bhi.n	80174e0 <__mdiff+0x88>
 8017514:	1b33      	subs	r3, r6, r4
 8017516:	3b15      	subs	r3, #21
 8017518:	f023 0303 	bic.w	r3, r3, #3
 801751c:	3415      	adds	r4, #21
 801751e:	3304      	adds	r3, #4
 8017520:	42a6      	cmp	r6, r4
 8017522:	bf38      	it	cc
 8017524:	2304      	movcc	r3, #4
 8017526:	441d      	add	r5, r3
 8017528:	445b      	add	r3, fp
 801752a:	461e      	mov	r6, r3
 801752c:	462c      	mov	r4, r5
 801752e:	4544      	cmp	r4, r8
 8017530:	d30e      	bcc.n	8017550 <__mdiff+0xf8>
 8017532:	f108 0103 	add.w	r1, r8, #3
 8017536:	1b49      	subs	r1, r1, r5
 8017538:	f021 0103 	bic.w	r1, r1, #3
 801753c:	3d03      	subs	r5, #3
 801753e:	45a8      	cmp	r8, r5
 8017540:	bf38      	it	cc
 8017542:	2100      	movcc	r1, #0
 8017544:	440b      	add	r3, r1
 8017546:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801754a:	b191      	cbz	r1, 8017572 <__mdiff+0x11a>
 801754c:	6117      	str	r7, [r2, #16]
 801754e:	e79d      	b.n	801748c <__mdiff+0x34>
 8017550:	f854 1b04 	ldr.w	r1, [r4], #4
 8017554:	46e6      	mov	lr, ip
 8017556:	0c08      	lsrs	r0, r1, #16
 8017558:	fa1c fc81 	uxtah	ip, ip, r1
 801755c:	4471      	add	r1, lr
 801755e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8017562:	b289      	uxth	r1, r1
 8017564:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8017568:	f846 1b04 	str.w	r1, [r6], #4
 801756c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017570:	e7dd      	b.n	801752e <__mdiff+0xd6>
 8017572:	3f01      	subs	r7, #1
 8017574:	e7e7      	b.n	8017546 <__mdiff+0xee>
 8017576:	bf00      	nop
 8017578:	08019ad4 	.word	0x08019ad4
 801757c:	08019af6 	.word	0x08019af6

08017580 <__d2b>:
 8017580:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017584:	460f      	mov	r7, r1
 8017586:	2101      	movs	r1, #1
 8017588:	ec59 8b10 	vmov	r8, r9, d0
 801758c:	4616      	mov	r6, r2
 801758e:	f7ff fcd5 	bl	8016f3c <_Balloc>
 8017592:	4604      	mov	r4, r0
 8017594:	b930      	cbnz	r0, 80175a4 <__d2b+0x24>
 8017596:	4602      	mov	r2, r0
 8017598:	4b23      	ldr	r3, [pc, #140]	@ (8017628 <__d2b+0xa8>)
 801759a:	4824      	ldr	r0, [pc, #144]	@ (801762c <__d2b+0xac>)
 801759c:	f240 310f 	movw	r1, #783	@ 0x30f
 80175a0:	f7fd fbd6 	bl	8014d50 <__assert_func>
 80175a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80175a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80175ac:	b10d      	cbz	r5, 80175b2 <__d2b+0x32>
 80175ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80175b2:	9301      	str	r3, [sp, #4]
 80175b4:	f1b8 0300 	subs.w	r3, r8, #0
 80175b8:	d023      	beq.n	8017602 <__d2b+0x82>
 80175ba:	4668      	mov	r0, sp
 80175bc:	9300      	str	r3, [sp, #0]
 80175be:	f7ff fd84 	bl	80170ca <__lo0bits>
 80175c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80175c6:	b1d0      	cbz	r0, 80175fe <__d2b+0x7e>
 80175c8:	f1c0 0320 	rsb	r3, r0, #32
 80175cc:	fa02 f303 	lsl.w	r3, r2, r3
 80175d0:	430b      	orrs	r3, r1
 80175d2:	40c2      	lsrs	r2, r0
 80175d4:	6163      	str	r3, [r4, #20]
 80175d6:	9201      	str	r2, [sp, #4]
 80175d8:	9b01      	ldr	r3, [sp, #4]
 80175da:	61a3      	str	r3, [r4, #24]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	bf0c      	ite	eq
 80175e0:	2201      	moveq	r2, #1
 80175e2:	2202      	movne	r2, #2
 80175e4:	6122      	str	r2, [r4, #16]
 80175e6:	b1a5      	cbz	r5, 8017612 <__d2b+0x92>
 80175e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80175ec:	4405      	add	r5, r0
 80175ee:	603d      	str	r5, [r7, #0]
 80175f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80175f4:	6030      	str	r0, [r6, #0]
 80175f6:	4620      	mov	r0, r4
 80175f8:	b003      	add	sp, #12
 80175fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80175fe:	6161      	str	r1, [r4, #20]
 8017600:	e7ea      	b.n	80175d8 <__d2b+0x58>
 8017602:	a801      	add	r0, sp, #4
 8017604:	f7ff fd61 	bl	80170ca <__lo0bits>
 8017608:	9b01      	ldr	r3, [sp, #4]
 801760a:	6163      	str	r3, [r4, #20]
 801760c:	3020      	adds	r0, #32
 801760e:	2201      	movs	r2, #1
 8017610:	e7e8      	b.n	80175e4 <__d2b+0x64>
 8017612:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8017616:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801761a:	6038      	str	r0, [r7, #0]
 801761c:	6918      	ldr	r0, [r3, #16]
 801761e:	f7ff fd35 	bl	801708c <__hi0bits>
 8017622:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8017626:	e7e5      	b.n	80175f4 <__d2b+0x74>
 8017628:	08019ad4 	.word	0x08019ad4
 801762c:	08019af6 	.word	0x08019af6

08017630 <__sread>:
 8017630:	b510      	push	{r4, lr}
 8017632:	460c      	mov	r4, r1
 8017634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017638:	f000 f984 	bl	8017944 <_read_r>
 801763c:	2800      	cmp	r0, #0
 801763e:	bfab      	itete	ge
 8017640:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017642:	89a3      	ldrhlt	r3, [r4, #12]
 8017644:	181b      	addge	r3, r3, r0
 8017646:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801764a:	bfac      	ite	ge
 801764c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801764e:	81a3      	strhlt	r3, [r4, #12]
 8017650:	bd10      	pop	{r4, pc}

08017652 <__swrite>:
 8017652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017656:	461f      	mov	r7, r3
 8017658:	898b      	ldrh	r3, [r1, #12]
 801765a:	05db      	lsls	r3, r3, #23
 801765c:	4605      	mov	r5, r0
 801765e:	460c      	mov	r4, r1
 8017660:	4616      	mov	r6, r2
 8017662:	d505      	bpl.n	8017670 <__swrite+0x1e>
 8017664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017668:	2302      	movs	r3, #2
 801766a:	2200      	movs	r2, #0
 801766c:	f000 f958 	bl	8017920 <_lseek_r>
 8017670:	89a3      	ldrh	r3, [r4, #12]
 8017672:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017676:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801767a:	81a3      	strh	r3, [r4, #12]
 801767c:	4632      	mov	r2, r6
 801767e:	463b      	mov	r3, r7
 8017680:	4628      	mov	r0, r5
 8017682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017686:	f000 b96f 	b.w	8017968 <_write_r>

0801768a <__sseek>:
 801768a:	b510      	push	{r4, lr}
 801768c:	460c      	mov	r4, r1
 801768e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017692:	f000 f945 	bl	8017920 <_lseek_r>
 8017696:	1c43      	adds	r3, r0, #1
 8017698:	89a3      	ldrh	r3, [r4, #12]
 801769a:	bf15      	itete	ne
 801769c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801769e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80176a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80176a6:	81a3      	strheq	r3, [r4, #12]
 80176a8:	bf18      	it	ne
 80176aa:	81a3      	strhne	r3, [r4, #12]
 80176ac:	bd10      	pop	{r4, pc}

080176ae <__sclose>:
 80176ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80176b2:	f000 b96b 	b.w	801798c <_close_r>

080176b6 <_realloc_r>:
 80176b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80176ba:	4607      	mov	r7, r0
 80176bc:	4614      	mov	r4, r2
 80176be:	460d      	mov	r5, r1
 80176c0:	b921      	cbnz	r1, 80176cc <_realloc_r+0x16>
 80176c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80176c6:	4611      	mov	r1, r2
 80176c8:	f7fd be42 	b.w	8015350 <_malloc_r>
 80176cc:	b92a      	cbnz	r2, 80176da <_realloc_r+0x24>
 80176ce:	f7ff f8a5 	bl	801681c <_free_r>
 80176d2:	4625      	mov	r5, r4
 80176d4:	4628      	mov	r0, r5
 80176d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80176da:	f000 f99f 	bl	8017a1c <_malloc_usable_size_r>
 80176de:	4284      	cmp	r4, r0
 80176e0:	4606      	mov	r6, r0
 80176e2:	d802      	bhi.n	80176ea <_realloc_r+0x34>
 80176e4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80176e8:	d8f4      	bhi.n	80176d4 <_realloc_r+0x1e>
 80176ea:	4621      	mov	r1, r4
 80176ec:	4638      	mov	r0, r7
 80176ee:	f7fd fe2f 	bl	8015350 <_malloc_r>
 80176f2:	4680      	mov	r8, r0
 80176f4:	b908      	cbnz	r0, 80176fa <_realloc_r+0x44>
 80176f6:	4645      	mov	r5, r8
 80176f8:	e7ec      	b.n	80176d4 <_realloc_r+0x1e>
 80176fa:	42b4      	cmp	r4, r6
 80176fc:	4622      	mov	r2, r4
 80176fe:	4629      	mov	r1, r5
 8017700:	bf28      	it	cs
 8017702:	4632      	movcs	r2, r6
 8017704:	f7fe fa38 	bl	8015b78 <memcpy>
 8017708:	4629      	mov	r1, r5
 801770a:	4638      	mov	r0, r7
 801770c:	f7ff f886 	bl	801681c <_free_r>
 8017710:	e7f1      	b.n	80176f6 <_realloc_r+0x40>

08017712 <__swbuf_r>:
 8017712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017714:	460e      	mov	r6, r1
 8017716:	4614      	mov	r4, r2
 8017718:	4605      	mov	r5, r0
 801771a:	b118      	cbz	r0, 8017724 <__swbuf_r+0x12>
 801771c:	6a03      	ldr	r3, [r0, #32]
 801771e:	b90b      	cbnz	r3, 8017724 <__swbuf_r+0x12>
 8017720:	f7fe f8dc 	bl	80158dc <__sinit>
 8017724:	69a3      	ldr	r3, [r4, #24]
 8017726:	60a3      	str	r3, [r4, #8]
 8017728:	89a3      	ldrh	r3, [r4, #12]
 801772a:	071a      	lsls	r2, r3, #28
 801772c:	d501      	bpl.n	8017732 <__swbuf_r+0x20>
 801772e:	6923      	ldr	r3, [r4, #16]
 8017730:	b943      	cbnz	r3, 8017744 <__swbuf_r+0x32>
 8017732:	4621      	mov	r1, r4
 8017734:	4628      	mov	r0, r5
 8017736:	f000 f82b 	bl	8017790 <__swsetup_r>
 801773a:	b118      	cbz	r0, 8017744 <__swbuf_r+0x32>
 801773c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8017740:	4638      	mov	r0, r7
 8017742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017744:	6823      	ldr	r3, [r4, #0]
 8017746:	6922      	ldr	r2, [r4, #16]
 8017748:	1a98      	subs	r0, r3, r2
 801774a:	6963      	ldr	r3, [r4, #20]
 801774c:	b2f6      	uxtb	r6, r6
 801774e:	4283      	cmp	r3, r0
 8017750:	4637      	mov	r7, r6
 8017752:	dc05      	bgt.n	8017760 <__swbuf_r+0x4e>
 8017754:	4621      	mov	r1, r4
 8017756:	4628      	mov	r0, r5
 8017758:	f7ff fbc8 	bl	8016eec <_fflush_r>
 801775c:	2800      	cmp	r0, #0
 801775e:	d1ed      	bne.n	801773c <__swbuf_r+0x2a>
 8017760:	68a3      	ldr	r3, [r4, #8]
 8017762:	3b01      	subs	r3, #1
 8017764:	60a3      	str	r3, [r4, #8]
 8017766:	6823      	ldr	r3, [r4, #0]
 8017768:	1c5a      	adds	r2, r3, #1
 801776a:	6022      	str	r2, [r4, #0]
 801776c:	701e      	strb	r6, [r3, #0]
 801776e:	6962      	ldr	r2, [r4, #20]
 8017770:	1c43      	adds	r3, r0, #1
 8017772:	429a      	cmp	r2, r3
 8017774:	d004      	beq.n	8017780 <__swbuf_r+0x6e>
 8017776:	89a3      	ldrh	r3, [r4, #12]
 8017778:	07db      	lsls	r3, r3, #31
 801777a:	d5e1      	bpl.n	8017740 <__swbuf_r+0x2e>
 801777c:	2e0a      	cmp	r6, #10
 801777e:	d1df      	bne.n	8017740 <__swbuf_r+0x2e>
 8017780:	4621      	mov	r1, r4
 8017782:	4628      	mov	r0, r5
 8017784:	f7ff fbb2 	bl	8016eec <_fflush_r>
 8017788:	2800      	cmp	r0, #0
 801778a:	d0d9      	beq.n	8017740 <__swbuf_r+0x2e>
 801778c:	e7d6      	b.n	801773c <__swbuf_r+0x2a>
	...

08017790 <__swsetup_r>:
 8017790:	b538      	push	{r3, r4, r5, lr}
 8017792:	4b29      	ldr	r3, [pc, #164]	@ (8017838 <__swsetup_r+0xa8>)
 8017794:	4605      	mov	r5, r0
 8017796:	6818      	ldr	r0, [r3, #0]
 8017798:	460c      	mov	r4, r1
 801779a:	b118      	cbz	r0, 80177a4 <__swsetup_r+0x14>
 801779c:	6a03      	ldr	r3, [r0, #32]
 801779e:	b90b      	cbnz	r3, 80177a4 <__swsetup_r+0x14>
 80177a0:	f7fe f89c 	bl	80158dc <__sinit>
 80177a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80177a8:	0719      	lsls	r1, r3, #28
 80177aa:	d422      	bmi.n	80177f2 <__swsetup_r+0x62>
 80177ac:	06da      	lsls	r2, r3, #27
 80177ae:	d407      	bmi.n	80177c0 <__swsetup_r+0x30>
 80177b0:	2209      	movs	r2, #9
 80177b2:	602a      	str	r2, [r5, #0]
 80177b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80177b8:	81a3      	strh	r3, [r4, #12]
 80177ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80177be:	e033      	b.n	8017828 <__swsetup_r+0x98>
 80177c0:	0758      	lsls	r0, r3, #29
 80177c2:	d512      	bpl.n	80177ea <__swsetup_r+0x5a>
 80177c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80177c6:	b141      	cbz	r1, 80177da <__swsetup_r+0x4a>
 80177c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80177cc:	4299      	cmp	r1, r3
 80177ce:	d002      	beq.n	80177d6 <__swsetup_r+0x46>
 80177d0:	4628      	mov	r0, r5
 80177d2:	f7ff f823 	bl	801681c <_free_r>
 80177d6:	2300      	movs	r3, #0
 80177d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80177da:	89a3      	ldrh	r3, [r4, #12]
 80177dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80177e0:	81a3      	strh	r3, [r4, #12]
 80177e2:	2300      	movs	r3, #0
 80177e4:	6063      	str	r3, [r4, #4]
 80177e6:	6923      	ldr	r3, [r4, #16]
 80177e8:	6023      	str	r3, [r4, #0]
 80177ea:	89a3      	ldrh	r3, [r4, #12]
 80177ec:	f043 0308 	orr.w	r3, r3, #8
 80177f0:	81a3      	strh	r3, [r4, #12]
 80177f2:	6923      	ldr	r3, [r4, #16]
 80177f4:	b94b      	cbnz	r3, 801780a <__swsetup_r+0x7a>
 80177f6:	89a3      	ldrh	r3, [r4, #12]
 80177f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80177fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017800:	d003      	beq.n	801780a <__swsetup_r+0x7a>
 8017802:	4621      	mov	r1, r4
 8017804:	4628      	mov	r0, r5
 8017806:	f000 f83f 	bl	8017888 <__smakebuf_r>
 801780a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801780e:	f013 0201 	ands.w	r2, r3, #1
 8017812:	d00a      	beq.n	801782a <__swsetup_r+0x9a>
 8017814:	2200      	movs	r2, #0
 8017816:	60a2      	str	r2, [r4, #8]
 8017818:	6962      	ldr	r2, [r4, #20]
 801781a:	4252      	negs	r2, r2
 801781c:	61a2      	str	r2, [r4, #24]
 801781e:	6922      	ldr	r2, [r4, #16]
 8017820:	b942      	cbnz	r2, 8017834 <__swsetup_r+0xa4>
 8017822:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8017826:	d1c5      	bne.n	80177b4 <__swsetup_r+0x24>
 8017828:	bd38      	pop	{r3, r4, r5, pc}
 801782a:	0799      	lsls	r1, r3, #30
 801782c:	bf58      	it	pl
 801782e:	6962      	ldrpl	r2, [r4, #20]
 8017830:	60a2      	str	r2, [r4, #8]
 8017832:	e7f4      	b.n	801781e <__swsetup_r+0x8e>
 8017834:	2000      	movs	r0, #0
 8017836:	e7f7      	b.n	8017828 <__swsetup_r+0x98>
 8017838:	24000030 	.word	0x24000030

0801783c <__swhatbuf_r>:
 801783c:	b570      	push	{r4, r5, r6, lr}
 801783e:	460c      	mov	r4, r1
 8017840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017844:	2900      	cmp	r1, #0
 8017846:	b096      	sub	sp, #88	@ 0x58
 8017848:	4615      	mov	r5, r2
 801784a:	461e      	mov	r6, r3
 801784c:	da0d      	bge.n	801786a <__swhatbuf_r+0x2e>
 801784e:	89a3      	ldrh	r3, [r4, #12]
 8017850:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017854:	f04f 0100 	mov.w	r1, #0
 8017858:	bf14      	ite	ne
 801785a:	2340      	movne	r3, #64	@ 0x40
 801785c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017860:	2000      	movs	r0, #0
 8017862:	6031      	str	r1, [r6, #0]
 8017864:	602b      	str	r3, [r5, #0]
 8017866:	b016      	add	sp, #88	@ 0x58
 8017868:	bd70      	pop	{r4, r5, r6, pc}
 801786a:	466a      	mov	r2, sp
 801786c:	f000 f89e 	bl	80179ac <_fstat_r>
 8017870:	2800      	cmp	r0, #0
 8017872:	dbec      	blt.n	801784e <__swhatbuf_r+0x12>
 8017874:	9901      	ldr	r1, [sp, #4]
 8017876:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801787a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801787e:	4259      	negs	r1, r3
 8017880:	4159      	adcs	r1, r3
 8017882:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017886:	e7eb      	b.n	8017860 <__swhatbuf_r+0x24>

08017888 <__smakebuf_r>:
 8017888:	898b      	ldrh	r3, [r1, #12]
 801788a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801788c:	079d      	lsls	r5, r3, #30
 801788e:	4606      	mov	r6, r0
 8017890:	460c      	mov	r4, r1
 8017892:	d507      	bpl.n	80178a4 <__smakebuf_r+0x1c>
 8017894:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017898:	6023      	str	r3, [r4, #0]
 801789a:	6123      	str	r3, [r4, #16]
 801789c:	2301      	movs	r3, #1
 801789e:	6163      	str	r3, [r4, #20]
 80178a0:	b003      	add	sp, #12
 80178a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80178a4:	ab01      	add	r3, sp, #4
 80178a6:	466a      	mov	r2, sp
 80178a8:	f7ff ffc8 	bl	801783c <__swhatbuf_r>
 80178ac:	9f00      	ldr	r7, [sp, #0]
 80178ae:	4605      	mov	r5, r0
 80178b0:	4639      	mov	r1, r7
 80178b2:	4630      	mov	r0, r6
 80178b4:	f7fd fd4c 	bl	8015350 <_malloc_r>
 80178b8:	b948      	cbnz	r0, 80178ce <__smakebuf_r+0x46>
 80178ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80178be:	059a      	lsls	r2, r3, #22
 80178c0:	d4ee      	bmi.n	80178a0 <__smakebuf_r+0x18>
 80178c2:	f023 0303 	bic.w	r3, r3, #3
 80178c6:	f043 0302 	orr.w	r3, r3, #2
 80178ca:	81a3      	strh	r3, [r4, #12]
 80178cc:	e7e2      	b.n	8017894 <__smakebuf_r+0xc>
 80178ce:	89a3      	ldrh	r3, [r4, #12]
 80178d0:	6020      	str	r0, [r4, #0]
 80178d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80178d6:	81a3      	strh	r3, [r4, #12]
 80178d8:	9b01      	ldr	r3, [sp, #4]
 80178da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80178de:	b15b      	cbz	r3, 80178f8 <__smakebuf_r+0x70>
 80178e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80178e4:	4630      	mov	r0, r6
 80178e6:	f000 f80b 	bl	8017900 <_isatty_r>
 80178ea:	b128      	cbz	r0, 80178f8 <__smakebuf_r+0x70>
 80178ec:	89a3      	ldrh	r3, [r4, #12]
 80178ee:	f023 0303 	bic.w	r3, r3, #3
 80178f2:	f043 0301 	orr.w	r3, r3, #1
 80178f6:	81a3      	strh	r3, [r4, #12]
 80178f8:	89a3      	ldrh	r3, [r4, #12]
 80178fa:	431d      	orrs	r5, r3
 80178fc:	81a5      	strh	r5, [r4, #12]
 80178fe:	e7cf      	b.n	80178a0 <__smakebuf_r+0x18>

08017900 <_isatty_r>:
 8017900:	b538      	push	{r3, r4, r5, lr}
 8017902:	4d06      	ldr	r5, [pc, #24]	@ (801791c <_isatty_r+0x1c>)
 8017904:	2300      	movs	r3, #0
 8017906:	4604      	mov	r4, r0
 8017908:	4608      	mov	r0, r1
 801790a:	602b      	str	r3, [r5, #0]
 801790c:	f7ed f8b6 	bl	8004a7c <_isatty>
 8017910:	1c43      	adds	r3, r0, #1
 8017912:	d102      	bne.n	801791a <_isatty_r+0x1a>
 8017914:	682b      	ldr	r3, [r5, #0]
 8017916:	b103      	cbz	r3, 801791a <_isatty_r+0x1a>
 8017918:	6023      	str	r3, [r4, #0]
 801791a:	bd38      	pop	{r3, r4, r5, pc}
 801791c:	2400ace4 	.word	0x2400ace4

08017920 <_lseek_r>:
 8017920:	b538      	push	{r3, r4, r5, lr}
 8017922:	4d07      	ldr	r5, [pc, #28]	@ (8017940 <_lseek_r+0x20>)
 8017924:	4604      	mov	r4, r0
 8017926:	4608      	mov	r0, r1
 8017928:	4611      	mov	r1, r2
 801792a:	2200      	movs	r2, #0
 801792c:	602a      	str	r2, [r5, #0]
 801792e:	461a      	mov	r2, r3
 8017930:	f7ed f8af 	bl	8004a92 <_lseek>
 8017934:	1c43      	adds	r3, r0, #1
 8017936:	d102      	bne.n	801793e <_lseek_r+0x1e>
 8017938:	682b      	ldr	r3, [r5, #0]
 801793a:	b103      	cbz	r3, 801793e <_lseek_r+0x1e>
 801793c:	6023      	str	r3, [r4, #0]
 801793e:	bd38      	pop	{r3, r4, r5, pc}
 8017940:	2400ace4 	.word	0x2400ace4

08017944 <_read_r>:
 8017944:	b538      	push	{r3, r4, r5, lr}
 8017946:	4d07      	ldr	r5, [pc, #28]	@ (8017964 <_read_r+0x20>)
 8017948:	4604      	mov	r4, r0
 801794a:	4608      	mov	r0, r1
 801794c:	4611      	mov	r1, r2
 801794e:	2200      	movs	r2, #0
 8017950:	602a      	str	r2, [r5, #0]
 8017952:	461a      	mov	r2, r3
 8017954:	f7ed f83d 	bl	80049d2 <_read>
 8017958:	1c43      	adds	r3, r0, #1
 801795a:	d102      	bne.n	8017962 <_read_r+0x1e>
 801795c:	682b      	ldr	r3, [r5, #0]
 801795e:	b103      	cbz	r3, 8017962 <_read_r+0x1e>
 8017960:	6023      	str	r3, [r4, #0]
 8017962:	bd38      	pop	{r3, r4, r5, pc}
 8017964:	2400ace4 	.word	0x2400ace4

08017968 <_write_r>:
 8017968:	b538      	push	{r3, r4, r5, lr}
 801796a:	4d07      	ldr	r5, [pc, #28]	@ (8017988 <_write_r+0x20>)
 801796c:	4604      	mov	r4, r0
 801796e:	4608      	mov	r0, r1
 8017970:	4611      	mov	r1, r2
 8017972:	2200      	movs	r2, #0
 8017974:	602a      	str	r2, [r5, #0]
 8017976:	461a      	mov	r2, r3
 8017978:	f7ed f848 	bl	8004a0c <_write>
 801797c:	1c43      	adds	r3, r0, #1
 801797e:	d102      	bne.n	8017986 <_write_r+0x1e>
 8017980:	682b      	ldr	r3, [r5, #0]
 8017982:	b103      	cbz	r3, 8017986 <_write_r+0x1e>
 8017984:	6023      	str	r3, [r4, #0]
 8017986:	bd38      	pop	{r3, r4, r5, pc}
 8017988:	2400ace4 	.word	0x2400ace4

0801798c <_close_r>:
 801798c:	b538      	push	{r3, r4, r5, lr}
 801798e:	4d06      	ldr	r5, [pc, #24]	@ (80179a8 <_close_r+0x1c>)
 8017990:	2300      	movs	r3, #0
 8017992:	4604      	mov	r4, r0
 8017994:	4608      	mov	r0, r1
 8017996:	602b      	str	r3, [r5, #0]
 8017998:	f7ed f854 	bl	8004a44 <_close>
 801799c:	1c43      	adds	r3, r0, #1
 801799e:	d102      	bne.n	80179a6 <_close_r+0x1a>
 80179a0:	682b      	ldr	r3, [r5, #0]
 80179a2:	b103      	cbz	r3, 80179a6 <_close_r+0x1a>
 80179a4:	6023      	str	r3, [r4, #0]
 80179a6:	bd38      	pop	{r3, r4, r5, pc}
 80179a8:	2400ace4 	.word	0x2400ace4

080179ac <_fstat_r>:
 80179ac:	b538      	push	{r3, r4, r5, lr}
 80179ae:	4d07      	ldr	r5, [pc, #28]	@ (80179cc <_fstat_r+0x20>)
 80179b0:	2300      	movs	r3, #0
 80179b2:	4604      	mov	r4, r0
 80179b4:	4608      	mov	r0, r1
 80179b6:	4611      	mov	r1, r2
 80179b8:	602b      	str	r3, [r5, #0]
 80179ba:	f7ed f84f 	bl	8004a5c <_fstat>
 80179be:	1c43      	adds	r3, r0, #1
 80179c0:	d102      	bne.n	80179c8 <_fstat_r+0x1c>
 80179c2:	682b      	ldr	r3, [r5, #0]
 80179c4:	b103      	cbz	r3, 80179c8 <_fstat_r+0x1c>
 80179c6:	6023      	str	r3, [r4, #0]
 80179c8:	bd38      	pop	{r3, r4, r5, pc}
 80179ca:	bf00      	nop
 80179cc:	2400ace4 	.word	0x2400ace4

080179d0 <_calloc_r>:
 80179d0:	b570      	push	{r4, r5, r6, lr}
 80179d2:	fba1 5402 	umull	r5, r4, r1, r2
 80179d6:	b934      	cbnz	r4, 80179e6 <_calloc_r+0x16>
 80179d8:	4629      	mov	r1, r5
 80179da:	f7fd fcb9 	bl	8015350 <_malloc_r>
 80179de:	4606      	mov	r6, r0
 80179e0:	b928      	cbnz	r0, 80179ee <_calloc_r+0x1e>
 80179e2:	4630      	mov	r0, r6
 80179e4:	bd70      	pop	{r4, r5, r6, pc}
 80179e6:	220c      	movs	r2, #12
 80179e8:	6002      	str	r2, [r0, #0]
 80179ea:	2600      	movs	r6, #0
 80179ec:	e7f9      	b.n	80179e2 <_calloc_r+0x12>
 80179ee:	462a      	mov	r2, r5
 80179f0:	4621      	mov	r1, r4
 80179f2:	f7fd ffd5 	bl	80159a0 <memset>
 80179f6:	e7f4      	b.n	80179e2 <_calloc_r+0x12>

080179f8 <__ascii_mbtowc>:
 80179f8:	b082      	sub	sp, #8
 80179fa:	b901      	cbnz	r1, 80179fe <__ascii_mbtowc+0x6>
 80179fc:	a901      	add	r1, sp, #4
 80179fe:	b142      	cbz	r2, 8017a12 <__ascii_mbtowc+0x1a>
 8017a00:	b14b      	cbz	r3, 8017a16 <__ascii_mbtowc+0x1e>
 8017a02:	7813      	ldrb	r3, [r2, #0]
 8017a04:	600b      	str	r3, [r1, #0]
 8017a06:	7812      	ldrb	r2, [r2, #0]
 8017a08:	1e10      	subs	r0, r2, #0
 8017a0a:	bf18      	it	ne
 8017a0c:	2001      	movne	r0, #1
 8017a0e:	b002      	add	sp, #8
 8017a10:	4770      	bx	lr
 8017a12:	4610      	mov	r0, r2
 8017a14:	e7fb      	b.n	8017a0e <__ascii_mbtowc+0x16>
 8017a16:	f06f 0001 	mvn.w	r0, #1
 8017a1a:	e7f8      	b.n	8017a0e <__ascii_mbtowc+0x16>

08017a1c <_malloc_usable_size_r>:
 8017a1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017a20:	1f18      	subs	r0, r3, #4
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	bfbc      	itt	lt
 8017a26:	580b      	ldrlt	r3, [r1, r0]
 8017a28:	18c0      	addlt	r0, r0, r3
 8017a2a:	4770      	bx	lr

08017a2c <__ascii_wctomb>:
 8017a2c:	4603      	mov	r3, r0
 8017a2e:	4608      	mov	r0, r1
 8017a30:	b141      	cbz	r1, 8017a44 <__ascii_wctomb+0x18>
 8017a32:	2aff      	cmp	r2, #255	@ 0xff
 8017a34:	d904      	bls.n	8017a40 <__ascii_wctomb+0x14>
 8017a36:	228a      	movs	r2, #138	@ 0x8a
 8017a38:	601a      	str	r2, [r3, #0]
 8017a3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017a3e:	4770      	bx	lr
 8017a40:	700a      	strb	r2, [r1, #0]
 8017a42:	2001      	movs	r0, #1
 8017a44:	4770      	bx	lr
	...

08017a48 <_init>:
 8017a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a4a:	bf00      	nop
 8017a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017a4e:	bc08      	pop	{r3}
 8017a50:	469e      	mov	lr, r3
 8017a52:	4770      	bx	lr

08017a54 <_fini>:
 8017a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a56:	bf00      	nop
 8017a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017a5a:	bc08      	pop	{r3}
 8017a5c:	469e      	mov	lr, r3
 8017a5e:	4770      	bx	lr
