Info: Generated by version: 18.0.1 build 261
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/xcvr_test_system.qsys --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/xcvr_test_system_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi_v18.0.1b261/xcvr_test_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [altera_generic_component 1.0]
Progress: Parameterizing module clk_50
Progress: Adding data_pattern_checker_0 [altera_generic_component 1.0]
Progress: Parameterizing module data_pattern_checker_0
Progress: Adding data_pattern_generator_0 [altera_generic_component 1.0]
Progress: Parameterizing module data_pattern_generator_0
Progress: Adding freq_counter_0 [altera_generic_component 1.0]
Progress: Parameterizing module freq_counter_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding rx_fifo [altera_generic_component 1.0]
Progress: Parameterizing module rx_fifo
Progress: Adding tx_fifo [altera_generic_component 1.0]
Progress: Parameterizing module tx_fifo
Progress: Adding xcvr_tx_rx_clkout2_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_tx_rx_clkout2_converter_0
Progress: Adding xcvr_user_rx_fifo_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_user_rx_fifo_converter_0
Progress: Adding xcvr_user_tx_fifo_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_user_tx_fifo_converter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: xcvr_test_system.clk_50: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/xcvr_test_system.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/xcvr_test_system_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi_v18.0.1b261/xcvr_test_system.qsys
Progress: Reading input file
Progress: Adding clk_50 [altera_generic_component 1.0]
Progress: Parameterizing module clk_50
Progress: Adding data_pattern_checker_0 [altera_generic_component 1.0]
Progress: Parameterizing module data_pattern_checker_0
Progress: Adding data_pattern_generator_0 [altera_generic_component 1.0]
Progress: Parameterizing module data_pattern_generator_0
Progress: Adding freq_counter_0 [altera_generic_component 1.0]
Progress: Parameterizing module freq_counter_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding rx_fifo [altera_generic_component 1.0]
Progress: Parameterizing module rx_fifo
Progress: Adding tx_fifo [altera_generic_component 1.0]
Progress: Parameterizing module tx_fifo
Progress: Adding xcvr_tx_rx_clkout2_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_tx_rx_clkout2_converter_0
Progress: Adding xcvr_user_rx_fifo_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_user_rx_fifo_converter_0
Progress: Adding xcvr_user_tx_fifo_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_user_tx_fifo_converter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: xcvr_test_system.clk_50: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: xcvr_test_system: "Transforming system: xcvr_test_system"
Info: xcvr_test_system: Running transform generation_view_transform
Info: xcvr_test_system: Running transform generation_view_transform took 0.000s
Info: xcvr_test_system: Running transform interconnect_transform_chooser
Info: xcvr_test_system: Running transform interconnect_transform_chooser took 0.439s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.113s
Info: xcvr_test_system: "Naming system components in system: xcvr_test_system"
Info: xcvr_test_system: "Processing generation queue"
Info: xcvr_test_system: "Generating: xcvr_test_system"
Info: xcvr_test_system: "Generating: xcvr_test_system_clk_50"
Info: xcvr_test_system: "Generating: xcvr_test_system_data_pattern_checker_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_data_pattern_generator_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_freq_counter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_mm_bridge_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_rx_fifo"
Info: xcvr_test_system: "Generating: xcvr_test_system_tx_fifo"
Info: xcvr_test_system: "Generating: xcvr_test_system_xcvr_tx_rx_clkout2_converter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_xcvr_user_rx_fifo_converter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_xcvr_user_tx_fifo_converter_0"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_mm_interconnect_180_4hotjxa"
Info: xcvr_test_system: "Generating: altera_reset_controller"
Info: xcvr_test_system: "Generating: altera_merlin_master_translator"
Info: xcvr_test_system: "Generating: altera_merlin_slave_translator"
Info: xcvr_test_system: "Generating: altera_merlin_master_agent"
Info: xcvr_test_system: "Generating: altera_merlin_slave_agent"
Info: xcvr_test_system: "Generating: altera_avalon_sc_fifo"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_router_180_k7o5svy"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_router_180_ypfb5li"
Info: xcvr_test_system: "Generating: altera_merlin_traffic_limiter"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_demultiplexer_180_bpr4moq"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_multiplexer_180_gey3rmi"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_demultiplexer_180_34dxk6i"
Info: xcvr_test_system: "Generating: xcvr_test_system_altera_merlin_multiplexer_180_4yqwema"
Info: xcvr_test_system: "Generating: altera_avalon_st_pipeline_stage"
Info: xcvr_test_system: Done "xcvr_test_system" with 26 modules, 25 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in xcvr_test_system_0. No files generated.
Info: Finished: Generate IP Core Documentation
