{
  "module_name": "spdif_out_regs.h",
  "hash_id": "2a30e5fc48b978e2b2a40cb77b9b29be98fd5ac673f05112372b72f6e49cb291",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/spear/spdif_out_regs.h",
  "human_readable_source": " \n \n\n#ifndef SPDIF_OUT_REGS_H\n#define SPDIF_OUT_REGS_H\n\n#define SPDIF_OUT_SOFT_RST\t0x00\n\t#define SPDIF_OUT_RESET\t\t(1 << 0)\n#define SPDIF_OUT_FIFO_DATA\t0x04\n#define SPDIF_OUT_INT_STA\t0x08\n#define SPDIF_OUT_INT_STA_CLR\t0x0C\n\t#define SPDIF_INT_UNDERFLOW\t(1 << 0)\n\t#define SPDIF_INT_EODATA\t(1 << 1)\n\t#define SPDIF_INT_EOBLOCK\t(1 << 2)\n\t#define SPDIF_INT_EOLATENCY\t(1 << 3)\n\t#define SPDIF_INT_EOPD_DATA\t(1 << 4)\n\t#define SPDIF_INT_MEMFULLREAD\t(1 << 5)\n\t#define SPDIF_INT_EOPD_PAUSE\t(1 << 6)\n\n#define SPDIF_OUT_INT_EN\t0x10\n#define SPDIF_OUT_INT_EN_SET\t0x14\n#define SPDIF_OUT_INT_EN_CLR\t0x18\n#define SPDIF_OUT_CTRL\t\t0x1C\n\t#define SPDIF_OPMODE_MASK\t(7 << 0)\n\t#define SPDIF_OPMODE_OFF\t(0 << 0)\n\t#define SPDIF_OPMODE_MUTE_PCM\t(1 << 0)\n\t#define SPDIF_OPMODE_MUTE_PAUSE\t(2 << 0)\n\t#define SPDIF_OPMODE_AUD_DATA\t(3 << 0)\n\t#define SPDIF_OPMODE_ENCODE\t(4 << 0)\n\t#define SPDIF_STATE_NORMAL\t(1 << 3)\n\t#define SPDIF_DIVIDER_MASK\t(0xff << 5)\n\t#define SPDIF_DIVIDER_SHIFT\t(5)\n\t#define SPDIF_SAMPLEREAD_MASK\t(0x1ffff << 15)\n\t#define SPDIF_SAMPLEREAD_SHIFT\t(15)\n#define SPDIF_OUT_STA\t\t0x20\n#define SPDIF_OUT_PA_PB\t\t0x24\n#define SPDIF_OUT_PC_PD\t\t0x28\n#define SPDIF_OUT_CL1\t\t0x2C\n#define SPDIF_OUT_CR1\t\t0x30\n#define SPDIF_OUT_CL2_CR2_UV\t0x34\n#define SPDIF_OUT_PAUSE_LAT\t0x38\n#define SPDIF_OUT_FRMLEN_BRST\t0x3C\n#define SPDIF_OUT_CFG\t\t0x40\n\t#define SPDIF_OUT_MEMFMT_16_0\t(0 << 5)\n\t#define SPDIF_OUT_MEMFMT_16_16\t(1 << 5)\n\t#define SPDIF_OUT_VALID_DMA\t(0 << 3)\n\t#define SPDIF_OUT_VALID_HW\t(1 << 3)\n\t#define SPDIF_OUT_USER_DMA\t(0 << 2)\n\t#define SPDIF_OUT_USER_HW\t(1 << 2)\n\t#define SPDIF_OUT_CHNLSTA_DMA\t(0 << 1)\n\t#define SPDIF_OUT_CHNLSTA_HW\t(1 << 1)\n\t#define SPDIF_OUT_PARITY_HW\t(0 << 0)\n\t#define SPDIF_OUT_PARITY_DMA\t(1 << 0)\n\t#define SPDIF_OUT_FDMA_TRIG_2\t(2 << 8)\n\t#define SPDIF_OUT_FDMA_TRIG_6\t(6 << 8)\n\t#define SPDIF_OUT_FDMA_TRIG_8\t(8 << 8)\n\t#define SPDIF_OUT_FDMA_TRIG_10\t(10 << 8)\n\t#define SPDIF_OUT_FDMA_TRIG_12\t(12 << 8)\n\t#define SPDIF_OUT_FDMA_TRIG_16\t(16 << 8)\n\t#define SPDIF_OUT_FDMA_TRIG_18\t(18 << 8)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}