
q
Command: %s
53*	vivadotcl2I
5synth_design -top aicontroller -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
ñ
%s*synth2Ü
rStarting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 230.848 ; gain = 99.648
2default:default
Ú
synthesizing module '%s'638*oasys2 
aicontroller2default:default2Ä
jD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
232default:default8@Z8-638
d
%s*synth2U
A	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
2default:default
P
%s*synth2A
-	Parameter DONE bound to: 4 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys2
	score_ten2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
232default:default8@Z8-638
d
%s*synth2U
A	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
2default:default
Q
%s*synth2B
.	Parameter DONE bound to: 10 - type: integer 
2default:default
Ù
synthesizing module '%s'638*oasys2
	placement2default:default2Ö
oD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v2default:default2
232default:default8@Z8-638
P
%s*synth2A
-	Parameter WAIT bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
2default:default
Q
%s*synth2B
.	Parameter FIRST bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter SECOND bound to: 3 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter THIRD bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter NXT bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DONE bound to: 6 - type: integer 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	placement2default:default2
12default:default2
12default:default2Ö
oD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/imports/new/placement.v2default:default2
232default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2

eval_block2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
252default:default8@Z8-638
P
%s*synth2A
-	Parameter WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SHFTR bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SHFTD bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter ADJUST bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DONE bound to: 4 - type: integer 
2default:default
®
%done synthesizing module '%s' (%s#%s)256*oasys2

eval_block2default:default2
22default:default2
12default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
252default:default8@Z8-256
Ì
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block002default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
732default:default8@Z8-350
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block012default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
1162default:default8@Z8-350
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block022default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
1592default:default8@Z8-350
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block032default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
2022default:default8@Z8-350
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block042default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
2452default:default8@Z8-350
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block052default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
2882default:default8@Z8-350
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block062default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3312default:default8@Z8-350
Ò
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col02default:default2
42default:default2
	placement2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3622default:default8@Z8-689
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block072default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3742default:default8@Z8-350
Ò
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col02default:default2
42default:default2
	placement2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4052default:default8@Z8-689
Ò
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col12default:default2
42default:default2
	placement2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4062default:default8@Z8-689
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block082default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4172default:default8@Z8-350
Ò
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col02default:default2
42default:default2
	placement2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4482default:default8@Z8-689
Ò
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col12default:default2
42default:default2
	placement2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4492default:default8@Z8-689
Ò
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
12default:default2
	next_col22default:default2
42default:default2
	placement2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4502default:default8@Z8-689
Ó
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
eval_block092default:default2

eval_block2default:default2
172default:default2
152default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
4602default:default8@Z8-350
•
0Net %s in module/entity %s does not have driver.3422*oasys2
	dummy_arr2default:default2
	score_ten2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3622default:default8@Z8-3848
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
	score_ten2default:default2
32default:default2
12default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
232default:default8@Z8-256
≠
%done synthesizing module '%s' (%s#%s)256*oasys2 
aicontroller2default:default2
42default:default2
12default:default2Ä
jD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
232default:default8@Z8-256
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[13]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[12]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[11]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[10]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[9]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[8]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[7]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[6]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[5]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[4]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[3]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[2]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[1]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[0]2default:defaultZ8-3331
ó
%s*synth2á
sFinished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 279.660 ; gain = 148.461
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 279.660 ; gain = 148.461
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 279.660 ; gain = 148.461
2default:default
à
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
	placement2default:defaultZ8-802
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
–
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
1782default:default8@Z8-3537
à
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
	score_ten2default:defaultZ8-802
∑
merging register '%s' into '%s'3619*oasys2-
next_array3_rot1_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2Ä
jD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
892default:default8@Z8-4471
∑
merging register '%s' into '%s'3619*oasys2-
next_array3_rot2_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2Ä
jD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
932default:default8@Z8-4471
∑
merging register '%s' into '%s'3619*oasys2-
next_array2_rot3_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2Ä
jD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
962default:default8@Z8-4471
∑
merging register '%s' into '%s'3619*oasys2-
next_array3_rot3_reg[3:0]2default:default2-
next_array2_rot1_reg[3:0]2default:default2Ä
jD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/new/aicontroller.v2default:default2
972default:default8@Z8-4471
ã
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2 
aicontroller2default:defaultZ8-802
ª
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
	placement2default:defaultZ8-3354
ª
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
	score_ten2default:defaultZ8-3354
•
0Net %s in module/entity %s does not have driver.3422*oasys2
	dummy_arr2default:default2
	score_ten2default:default2}
gD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/score_ten.v2default:default2
3622default:default8@Z8-3848
æ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2 
aicontroller2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
W
%s*synth2H
4+------+------------------+------------+----------+
2default:default
W
%s*synth2H
4|      |RTL Partition     |Replication |Instances |
2default:default
W
%s*synth2H
4+------+------------------+------------+----------+
2default:default
W
%s*synth2H
4|1     |score_ten__GBM0   |           1|     42780|
2default:default
W
%s*synth2H
4|2     |score_ten__GBM1   |           1|     15690|
2default:default
W
%s*synth2H
4|3     |score_ten__GBM2   |           1|     23535|
2default:default
W
%s*synth2H
4|4     |aicontroller__GC0 |           1|      1027|
2default:default
W
%s*synth2H
4+------+------------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 80    
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 80    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 320   
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1000  
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1600  
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 400   
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 800   
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 49    
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 560   
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 160   
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 880   
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1622  
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 290   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	  12 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 200   
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 400   
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 200   
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  11 Input     12 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 160   
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 160   
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 800   
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 400   
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	  12 Input      4 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   6 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 800   
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1600  
2default:default
Q
%s*synth2B
.	   8 Input      4 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 120   
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 160   
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 1004  
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 255   
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 244   
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
8
%s*synth2)
Module aicontroller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 14    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      4 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   6 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
8
%s*synth2)
Module placement__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
9
%s*synth2*
Module eval_block__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
9
%s*synth2*
Module eval_block__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
8
%s*synth2)
Module placement__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
6
%s*synth2'
Module eval_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	  20 Input     23 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	  10 Input     14 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 20    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 40    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit         XORs := 20    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 21    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 40    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     20 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      5 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 25    
2default:default
5
%s*synth2&
Module placement 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               20 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   8 Input     20 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
5
%s*synth2&
Module score_ten 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  12 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  11 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  12 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 4     
2default:default
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[5] 2default:default2!
eval_block__12default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[4] 2default:default2!
eval_block__12default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[3] 2default:default2!
eval_block__12default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[2] 2default:default2!
eval_block__12default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[1] 2default:default2!
eval_block__12default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[0] 2default:default2!
eval_block__12default:defaultZ8-3332
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[5] 2default:default2!
eval_block__22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[4] 2default:default2!
eval_block__22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[3] 2default:default2!
eval_block__22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[2] 2default:default2!
eval_block__22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[1] 2default:default2!
eval_block__22default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[0] 2default:default2!
eval_block__22default:defaultZ8-3332
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[19] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[18] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[17] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[16] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[15] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[14] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[13] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[12] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[11] 2default:default2 
placement__32default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[10] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[9] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[8] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[7] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[6] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[5] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[4] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[3] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[2] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[1] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[0] 2default:default2 
placement__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[5] 2default:default2!
eval_block__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[4] 2default:default2!
eval_block__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[3] 2default:default2!
eval_block__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[2] 2default:default2!
eval_block__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[1] 2default:default2!
eval_block__32default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[0] 2default:default2!
eval_block__32default:defaultZ8-3332
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[19] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[18] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[17] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[16] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[15] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[14] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[13] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[12] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[11] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[10] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[9] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[8] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[7] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[6] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[5] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[4] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[3] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[2] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[1] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[0] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[19] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[18] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[17] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[16] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[15] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[14] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[13] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[12] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[11] 2default:default2 
placement__42default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out1_reg[10] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[9] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[8] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[7] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[6] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[5] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[4] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[3] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[2] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[1] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out1_reg[0] 2default:default2 
placement__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[5] 2default:default2!
eval_block__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[4] 2default:default2!
eval_block__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[3] 2default:default2!
eval_block__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[2] 2default:default2!
eval_block__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[1] 2default:default2!
eval_block__42default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\num_rmv_reg[0] 2default:default2!
eval_block__42default:defaultZ8-3332
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[19] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[18] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[17] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[16] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[15] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[14] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[13] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[12] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[11] 2default:default2 
placement__52default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\col_out0_reg[10] 2default:default2 
placement__52default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[9] 2default:default2 
placement__52default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[8] 2default:default2 
placement__52default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[7] 2default:default2 
placement__52default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[6] 2default:default2 
placement__52default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[5] 2default:default2 
placement__52default:defaultZ8-3332
ß
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\col_out0_reg[4] 2default:default2 
placement__52default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
©
merging register '%s' into '%s'3619*oasys2'
num_filled_reg[5:0]2default:default2'
num_filled_reg[5:0]2default:default2~
hD:/Libraries/University/ECE532/Milestone4_b/IP/aicontroller/aicontroller.srcs/sources_1/src/eval_block.v2default:default2
2012default:default8@Z8-4471
~
%s*synth2o
[DSP Report: Generating DSP score_reg0, operation Mode is: (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
l
%s*synth2]
IDSP Report: Generating DSP score_reg1, operation Mode is: (A:0x1194)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register max_height_reg is absorbed into DSP score_reg1.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg1 is absorbed into DSP score_reg1.
2default:default
j
%s*synth2[
GDSP Report: Generating DSP score_reg6, operation Mode is: (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg4, operation Mode is: (A:0x2484)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg4 is absorbed into DSP score_reg4.
2default:default
k
%s*synth2\
HDSP Report: Generating DSP score_reg3, operation Mode is: (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
i
%s*synth2Z
FDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
o
%s*synth2`
LDSP Report: Generating DSP score_reg0, operation Mode is: PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[13]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[12]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[11]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2

SWITCH[10]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[9]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[8]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[7]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[6]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[5]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[4]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[3]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[2]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[1]2default:defaultZ8-3331
{
!design %s has unconnected port %s3331*oasys2 
aicontroller2default:default2
	SWITCH[0]2default:defaultZ8-3331
ÿ
tResources of type %s have been overutilized. Used = %s, Available = %s. Use report_utilization command for details.
3323*oasys2
DSP2default:default2
3202default:default2
2402default:defaultZ8-3323
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
ö
%s*synth2ä
vDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): (C:0xffff80000000)+(A:0xd5a)*B2.
2default:default
h
%s*synth2Y
EDSP Report: register num_filled_reg is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg2 is absorbed into DSP score_reg0.
2default:default
Ö
%s*synth2v
bDSP Report: Generating DSP score_reg6, operation Mode is (post resource management): (A:0xc91)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg6 is absorbed into DSP score_reg6.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
Ü
%s*synth2w
cDSP Report: Generating DSP score_reg3, operation Mode is (post resource management): (A:0x1edb)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg3 is absorbed into DSP score_reg3.
2default:default
Ñ
%s*synth2u
aDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-A:B-C.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
ä
%s*synth2{
gDSP Report: Generating DSP score_reg0, operation Mode is (post resource management): PCIN-(A:0xd39)*B.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg0 is absorbed into DSP score_reg0.
2default:default
d
%s*synth2U
ADSP Report: operator score_reg5 is absorbed into DSP score_reg0.
2default:default
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:38 . Memory (MB): peak = 612.309 ; gain = 481.109
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
)
%s*synth2

DSP:
2default:default
ø
%s*synth2Ø
ö+------------+---------------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
¿
%s*synth2∞
õ|Module Name | OP MODE                         | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
2default:default
ø
%s*synth2Ø
ö+------------+---------------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (C:0xffff80000000)+(A:0xd5a)*B2 | No           | 6 (N)            | 12 (N) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1194)*B2                   | No           | 6 (N)            | 13 (N) | 48 (N) | 25 (N) | 19 (N) | 1    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0xc91)*B                     | No           | 9 (N)            | 12 (N) | 48 (N) | 25 (N) | 21 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x2484)*B                    | No           | 9 (N)            | 14 (N) | 48 (N) | 25 (N) | 23 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | (A:0x1edb)*B                    | No           | 9 (N)            | 13 (N) | 48 (N) | 25 (N) | 22 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-A:B-C                      | No           | 14 (N)           | 18 (N) | 32 (N) | -1 (Y) | -1 (Y) | 0    | 0    | 0    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ|eval_block  | PCIN-(A:0xd39)*B                | No           | 12 (N)           | 9 (N)  | 32 (N) | 25 (N) | 32 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¿
%s*synth2∞
õ+------------+---------------------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

2default:default
–
%s*synth2¿
´Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM2:/eval_block03/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM2:/eval_block04/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM2:/eval_block06/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM2__1:/eval_block03/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM2__1:/eval_block04/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM2__1:/eval_block06/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM1:/eval_block02/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM1:/eval_block05/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM1__1:/eval_block02/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM1__1:/eval_block05/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM0:/eval_block01/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM0:/eval_block00/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM0:/eval_block07/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM0:/eval_block09/\cur_state_reg[4] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0score_ten__GBM0:/eval_block08/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM0__1:/eval_block01/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM0__1:/eval_block00/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM0__1:/eval_block07/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM0__1:/eval_block09/\cur_state_reg[4] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3score_ten__GBM0__1:/eval_block08/\cur_state_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
\next_array0_rot2_reg[3] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
\next_array2_rot1_reg[0] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
\next_array2_rot1_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
\next_array2_rot1_reg[2] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
\next_array2_rot1_reg[3] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
\next_array1_rot1_reg[3] 2default:defaultZ8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2!
\LED_reg[13] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[9] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[8] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[7] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[12] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[11] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[10] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[15] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[14] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[13] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[18] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[17] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[16] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[0] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement09/\col_out3_reg[19] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[3] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[2] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[6] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[5] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement09/\col_out3_reg[4] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[9] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[9] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[8] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[8] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[7] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[7] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[12] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[12] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[11] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[11] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[10] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[10] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[15] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[15] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[14] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[14] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[13] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[13] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[18] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[18] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[17] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[17] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[16] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[16] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[0] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[0] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out3_reg[19] 2default:defaultZ8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
placement08/\col_out2_reg[19] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[3] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[3] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[2] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[2] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[6] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[6] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[5] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[5] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out3_reg[4] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
placement08/\col_out2_reg[4] 2default:defaultZ8-3333
ê
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2(
placement08/done_reg2default:defaultZ8-3333
ê
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2(
placement09/done_reg2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement08/\down_reg[0] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement08/\down_reg[1] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
placement08/\down_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement08/\down_reg[2] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement08/\down_reg[3] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2-
placement09/\down_reg[4] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement09/\down_reg[2] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement09/\down_reg[3] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement09/\down_reg[0] 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2-
placement09/\down_reg[1] 2default:defaultZ8-3333
°
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default29
%placement08/\FSM_onehot_state_reg[0] 2default:defaultZ8-3333
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33332default:default2
1002default:defaultZ17-14
†
%s*synth2ê
|Finished Area Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:04:15 . Memory (MB): peak = 1885.234 ; gain = 1754.035
2default:default
¢
%s*synth2í
~Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:04:15 . Memory (MB): peak = 1885.234 ; gain = 1754.035
2default:default
°
%s*synth2ë
}Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:04:45 . Memory (MB): peak = 1992.391 ; gain = 1861.191
2default:default
õ
%s*synth2ã
wFinished IO Insertion : Time (s): cpu = 00:03:33 ; elapsed = 00:04:53 . Memory (MB): peak = 1992.391 ; gain = 1861.191
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¨
%s*synth2ú
áFinished Renaming Generated Instances : Time (s): cpu = 00:03:34 ; elapsed = 00:04:53 . Memory (MB): peak = 1992.391 ; gain = 1861.191
2default:default
©
%s*synth2ô
ÑFinished Rebuilding User Hierarchy : Time (s): cpu = 00:03:37 ; elapsed = 00:04:57 . Memory (MB): peak = 1992.391 ; gain = 1861.191
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|      |Cell    |Count |
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|1     |BUFG    |     1|
2default:default
<
%s*synth2-
|2     |CARRY4  |  1032|
2default:default
<
%s*synth2-
|3     |DSP48E1 |   222|
2default:default
<
%s*synth2-
|4     |LUT1    |   893|
2default:default
<
%s*synth2-
|5     |LUT2    |  2817|
2default:default
<
%s*synth2-
|6     |LUT3    |  9321|
2default:default
<
%s*synth2-
|7     |LUT4    |  7832|
2default:default
<
%s*synth2-
|8     |LUT5    | 13909|
2default:default
<
%s*synth2-
|9     |LUT6    | 22282|
2default:default
<
%s*synth2-
|10    |MUXF7   |   485|
2default:default
<
%s*synth2-
|11    |FDRE    | 22952|
2default:default
<
%s*synth2-
|12    |FDSE    |   249|
2default:default
<
%s*synth2-
|13    |IBUF    |   205|
2default:default
<
%s*synth2-
|14    |OBUF    |    23|
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
T
%s*synth2E
1+------+-----------------+--------------+------+
2default:default
T
%s*synth2E
1|      |Instance         |Module        |Cells |
2default:default
T
%s*synth2E
1+------+-----------------+--------------+------+
2default:default
T
%s*synth2E
1|1     |top              |              | 82223|
2default:default
T
%s*synth2E
1|2     |  score_rot0     |score_ten     | 22043|
2default:default
T
%s*synth2E
1|3     |    eval_block00 |eval_block_55 |  1550|
2default:default
T
%s*synth2E
1|4     |    eval_block01 |eval_block_56 |  1553|
2default:default
T
%s*synth2E
1|5     |    eval_block02 |eval_block_57 |  1574|
2default:default
T
%s*synth2E
1|6     |    eval_block03 |eval_block_58 |  1603|
2default:default
T
%s*synth2E
1|7     |    eval_block04 |eval_block_59 |  1579|
2default:default
T
%s*synth2E
1|8     |    eval_block05 |eval_block_60 |  1575|
2default:default
T
%s*synth2E
1|9     |    eval_block06 |eval_block_61 |  1606|
2default:default
T
%s*synth2E
1|10    |    eval_block07 |eval_block_62 |  1555|
2default:default
T
%s*synth2E
1|11    |    eval_block08 |eval_block_63 |  1584|
2default:default
T
%s*synth2E
1|12    |    eval_block09 |eval_block_64 |  1552|
2default:default
T
%s*synth2E
1|13    |    placement00  |placement_65  |   656|
2default:default
T
%s*synth2E
1|14    |    placement01  |placement_66  |   656|
2default:default
T
%s*synth2E
1|15    |    placement02  |placement_67  |   663|
2default:default
T
%s*synth2E
1|16    |    placement03  |placement_68  |   660|
2default:default
T
%s*synth2E
1|17    |    placement04  |placement_69  |   663|
2default:default
T
%s*synth2E
1|18    |    placement05  |placement_70  |   673|
2default:default
T
%s*synth2E
1|19    |    placement06  |placement_71  |   664|
2default:default
T
%s*synth2E
1|20    |    placement07  |placement_72  |   565|
2default:default
T
%s*synth2E
1|21    |    placement08  |placement_73  |   427|
2default:default
T
%s*synth2E
1|22    |    placement09  |placement_74  |   283|
2default:default
T
%s*synth2E
1|23    |  score_rot1     |score_ten_0   | 21949|
2default:default
T
%s*synth2E
1|24    |    eval_block00 |eval_block_35 |  1550|
2default:default
T
%s*synth2E
1|25    |    eval_block01 |eval_block_36 |  1552|
2default:default
T
%s*synth2E
1|26    |    eval_block02 |eval_block_37 |  1574|
2default:default
T
%s*synth2E
1|27    |    eval_block03 |eval_block_38 |  1581|
2default:default
T
%s*synth2E
1|28    |    eval_block04 |eval_block_39 |  1557|
2default:default
T
%s*synth2E
1|29    |    eval_block05 |eval_block_40 |  1575|
2default:default
T
%s*synth2E
1|30    |    eval_block06 |eval_block_41 |  1584|
2default:default
T
%s*synth2E
1|31    |    eval_block07 |eval_block_42 |  1555|
2default:default
T
%s*synth2E
1|32    |    eval_block08 |eval_block_43 |  1584|
2default:default
T
%s*synth2E
1|33    |    eval_block09 |eval_block_44 |  1552|
2default:default
T
%s*synth2E
1|34    |    placement00  |placement_45  |   664|
2default:default
T
%s*synth2E
1|35    |    placement01  |placement_46  |   664|
2default:default
T
%s*synth2E
1|36    |    placement02  |placement_47  |   642|
2default:default
T
%s*synth2E
1|37    |    placement03  |placement_48  |   647|
2default:default
T
%s*synth2E
1|38    |    placement04  |placement_49  |   645|
2default:default
T
%s*synth2E
1|39    |    placement05  |placement_50  |   639|
2default:default
T
%s*synth2E
1|40    |    placement06  |placement_51  |   628|
2default:default
T
%s*synth2E
1|41    |    placement07  |placement_52  |   582|
2default:default
T
%s*synth2E
1|42    |    placement08  |placement_53  |   433|
2default:default
T
%s*synth2E
1|43    |    placement09  |placement_54  |   302|
2default:default
T
%s*synth2E
1|44    |  score_rot2     |score_ten_1   | 18006|
2default:default
T
%s*synth2E
1|45    |    eval_block00 |eval_block_19 |  1517|
2default:default
T
%s*synth2E
1|46    |    eval_block01 |eval_block_20 |  1584|
2default:default
T
%s*synth2E
1|47    |    eval_block02 |eval_block_21 |  1575|
2default:default
T
%s*synth2E
1|48    |    eval_block03 |eval_block_22 |  1571|
2default:default
T
%s*synth2E
1|49    |    eval_block04 |eval_block_23 |  1605|
2default:default
T
%s*synth2E
1|50    |    eval_block05 |eval_block_24 |  1574|
2default:default
T
%s*synth2E
1|51    |    eval_block06 |eval_block_25 |  1574|
2default:default
T
%s*synth2E
1|52    |    eval_block07 |eval_block_26 |  1586|
2default:default
T
%s*synth2E
1|53    |    placement00  |placement_27  |   633|
2default:default
T
%s*synth2E
1|54    |    placement01  |placement_28  |   633|
2default:default
T
%s*synth2E
1|55    |    placement02  |placement_29  |   651|
2default:default
T
%s*synth2E
1|56    |    placement03  |placement_30  |   651|
2default:default
T
%s*synth2E
1|57    |    placement04  |placement_31  |   650|
2default:default
T
%s*synth2E
1|58    |    placement05  |placement_32  |   654|
2default:default
T
%s*synth2E
1|59    |    placement06  |placement_33  |   649|
2default:default
T
%s*synth2E
1|60    |    placement07  |placement_34  |   555|
2default:default
T
%s*synth2E
1|61    |  score_rot3     |score_ten_2   | 19869|
2default:default
T
%s*synth2E
1|62    |    eval_block00 |eval_block    |  1515|
2default:default
T
%s*synth2E
1|63    |    eval_block01 |eval_block_3  |  1554|
2default:default
T
%s*synth2E
1|64    |    eval_block02 |eval_block_4  |  1584|
2default:default
T
%s*synth2E
1|65    |    eval_block03 |eval_block_5  |  1549|
2default:default
T
%s*synth2E
1|66    |    eval_block04 |eval_block_6  |  1553|
2default:default
T
%s*synth2E
1|67    |    eval_block05 |eval_block_7  |  1585|
2default:default
T
%s*synth2E
1|68    |    eval_block06 |eval_block_8  |  1552|
2default:default
T
%s*synth2E
1|69    |    eval_block07 |eval_block_9  |  1554|
2default:default
T
%s*synth2E
1|70    |    eval_block08 |eval_block_10 |  1617|
2default:default
T
%s*synth2E
1|71    |    placement00  |placement     |   634|
2default:default
T
%s*synth2E
1|72    |    placement01  |placement_11  |   633|
2default:default
T
%s*synth2E
1|73    |    placement02  |placement_12  |   640|
2default:default
T
%s*synth2E
1|74    |    placement03  |placement_13  |   628|
2default:default
T
%s*synth2E
1|75    |    placement04  |placement_14  |   614|
2default:default
T
%s*synth2E
1|76    |    placement05  |placement_15  |   626|
2default:default
T
%s*synth2E
1|77    |    placement06  |placement_16  |   627|
2default:default
T
%s*synth2E
1|78    |    placement07  |placement_17  |   564|
2default:default
T
%s*synth2E
1|79    |    placement08  |placement_18  |   461|
2default:default
T
%s*synth2E
1+------+-----------------+--------------+------+
2default:default
®
%s*synth2ò
ÉFinished Writing Synthesis Report : Time (s): cpu = 00:03:43 ; elapsed = 00:05:02 . Memory (MB): peak = 1992.391 ; gain = 1861.191
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 1493 warnings.
2default:default
¶
%s*synth2ñ
ÅSynthesis Optimization Complete : Time (s): cpu = 00:03:43 ; elapsed = 00:05:02 . Memory (MB): peak = 1992.391 ; gain = 1861.191
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
4272default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1462default:default2
1472default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:03:562default:default2
00:05:242default:default2
1992.3912default:default2
1815.4652default:defaultZ17-268
Ä
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1992.391 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Mar 12 19:27:07 20152default:defaultZ17-206