// Seed: 2999656423
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output logic id_3
);
  assign id_2 = 1;
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_1 = id_0;
  supply0 id_7;
  logic   id_8;
  type_20(
      .id_0(1), .id_1(1), .id_2(id_0), .id_3(id_2)
  );
  logic id_9, id_10 = id_7[1];
  logic id_11, id_12;
endmodule
