#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002d0df2959f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale -9 -12;
v000002d0df332ad0_0 .net "PC", 31 0, v000002d0df32c8f0_0;  1 drivers
v000002d0df3327b0_0 .var "clk", 0 0;
v000002d0df332df0_0 .net "clkout", 0 0, L_000002d0df32aa90;  1 drivers
v000002d0df3322b0_0 .net "cycles_consumed", 31 0, v000002d0df331ce0_0;  1 drivers
v000002d0df332850_0 .net "regs0", 31 0, L_000002d0df32a6a0;  1 drivers
v000002d0df333250_0 .net "regs1", 31 0, L_000002d0df32a710;  1 drivers
v000002d0df333750_0 .net "regs2", 31 0, L_000002d0df32ae80;  1 drivers
v000002d0df332350_0 .net "regs3", 31 0, L_000002d0df32a780;  1 drivers
v000002d0df333ed0_0 .net "regs4", 31 0, L_000002d0df32ab70;  1 drivers
v000002d0df333110_0 .net "regs5", 31 0, L_000002d0df32a8d0;  1 drivers
v000002d0df3339d0_0 .var "rst", 0 0;
S_000002d0df296d20 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000002d0df2959f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002d0df297480 .param/l "RType" 0 4 9, C4<000000>;
P_000002d0df2974b8 .param/l "add" 0 4 11, C4<100000>;
P_000002d0df2974f0 .param/l "addi" 0 4 13, C4<001000>;
P_000002d0df297528 .param/l "addu" 0 4 11, C4<100001>;
P_000002d0df297560 .param/l "and_" 0 4 11, C4<100100>;
P_000002d0df297598 .param/l "andi" 0 4 13, C4<001100>;
P_000002d0df2975d0 .param/l "beq" 0 4 13, C4<000100>;
P_000002d0df297608 .param/l "bne" 0 4 13, C4<000101>;
P_000002d0df297640 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002d0df297678 .param/l "j" 0 4 14, C4<000010>;
P_000002d0df2976b0 .param/l "jal" 0 4 14, C4<000011>;
P_000002d0df2976e8 .param/l "jr" 0 4 12, C4<001000>;
P_000002d0df297720 .param/l "lw" 0 4 13, C4<100011>;
P_000002d0df297758 .param/l "nor_" 0 4 11, C4<100111>;
P_000002d0df297790 .param/l "or_" 0 4 11, C4<100101>;
P_000002d0df2977c8 .param/l "ori" 0 4 13, C4<001101>;
P_000002d0df297800 .param/l "sgt" 0 4 12, C4<101011>;
P_000002d0df297838 .param/l "sll" 0 4 12, C4<000000>;
P_000002d0df297870 .param/l "slt" 0 4 11, C4<101010>;
P_000002d0df2978a8 .param/l "slti" 0 4 13, C4<101010>;
P_000002d0df2978e0 .param/l "srl" 0 4 12, C4<000010>;
P_000002d0df297918 .param/l "sub" 0 4 11, C4<100010>;
P_000002d0df297950 .param/l "subu" 0 4 11, C4<100011>;
P_000002d0df297988 .param/l "sw" 0 4 13, C4<101011>;
P_000002d0df2979c0 .param/l "xor_" 0 4 11, C4<100110>;
P_000002d0df2979f8 .param/l "xori" 0 4 13, C4<001110>;
L_000002d0df32a5c0 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32a390 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32a550 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32a1d0 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32a7f0 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32aa20 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32a630 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32a860 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32aa90 .functor OR 1, v000002d0df3327b0_0, v000002d0df28adf0_0, C4<0>, C4<0>;
L_000002d0df32a320 .functor OR 1, L_000002d0df332e90, L_000002d0df333430, C4<0>, C4<0>;
L_000002d0df32ae10 .functor AND 1, L_000002d0df3336b0, L_000002d0df333570, C4<1>, C4<1>;
L_000002d0df32a400 .functor OR 1, L_000002d0df332c10, L_000002d0df332cb0, C4<0>, C4<0>;
L_000002d0df32a4e0 .functor NOT 1, v000002d0df3339d0_0, C4<0>, C4<0>, C4<0>;
L_000002d0df32a940 .functor OR 1, L_000002d0df390cf0, L_000002d0df3906b0, C4<0>, C4<0>;
L_000002d0df32a9b0 .functor OR 1, L_000002d0df32a940, L_000002d0df391a10, C4<0>, C4<0>;
L_000002d0df32ac50 .functor OR 1, L_000002d0df3907f0, L_000002d0df390890, C4<0>, C4<0>;
L_000002d0df32af60 .functor AND 1, L_000002d0df390a70, L_000002d0df32ac50, C4<1>, C4<1>;
L_000002d0df32abe0 .functor OR 1, L_000002d0df391ab0, L_000002d0df390b10, C4<0>, C4<0>;
L_000002d0df32acc0 .functor AND 1, L_000002d0df3909d0, L_000002d0df32abe0, C4<1>, C4<1>;
v000002d0df32b590_0 .net "ALUOp", 3 0, v000002d0df289f90_0;  1 drivers
v000002d0df32b4f0_0 .net "ALUResult", 31 0, v000002d0df327be0_0;  1 drivers
v000002d0df32b8b0_0 .net "ALUSrc", 0 0, v000002d0df28a030_0;  1 drivers
v000002d0df32bdb0_0 .net "ALUin2", 31 0, L_000002d0df390610;  1 drivers
v000002d0df32cf30_0 .net "MemReadEn", 0 0, v000002d0df28b570_0;  1 drivers
v000002d0df32c030_0 .net "MemWriteEn", 0 0, v000002d0df28ae90_0;  1 drivers
v000002d0df32b770_0 .net "MemtoReg", 0 0, v000002d0df28b250_0;  1 drivers
v000002d0df32be50_0 .net "PC", 31 0, v000002d0df32c8f0_0;  alias, 1 drivers
v000002d0df32c5d0_0 .net "PCPlus1", 31 0, L_000002d0df332a30;  1 drivers
v000002d0df32b130_0 .net "PCsrc", 0 0, v000002d0df327820_0;  1 drivers
v000002d0df32b950_0 .net "RegDst", 0 0, v000002d0df28a210_0;  1 drivers
v000002d0df32c990_0 .net "RegWriteEn", 0 0, v000002d0df28b430_0;  1 drivers
v000002d0df32ccb0_0 .net "WriteRegister", 4 0, L_000002d0df390bb0;  1 drivers
v000002d0df32cad0_0 .net *"_ivl_0", 0 0, L_000002d0df32a5c0;  1 drivers
L_000002d0df3340e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d0df32cd50_0 .net/2u *"_ivl_10", 4 0, L_000002d0df3340e0;  1 drivers
L_000002d0df3344d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32bc70_0 .net *"_ivl_101", 25 0, L_000002d0df3344d0;  1 drivers
L_000002d0df334518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32c490_0 .net/2u *"_ivl_102", 31 0, L_000002d0df334518;  1 drivers
v000002d0df32ca30_0 .net *"_ivl_104", 0 0, L_000002d0df3336b0;  1 drivers
L_000002d0df334560 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002d0df32b310_0 .net/2u *"_ivl_106", 5 0, L_000002d0df334560;  1 drivers
v000002d0df32b3b0_0 .net *"_ivl_108", 0 0, L_000002d0df333570;  1 drivers
v000002d0df32b1d0_0 .net *"_ivl_111", 0 0, L_000002d0df32ae10;  1 drivers
L_000002d0df3345a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d0df32cb70_0 .net/2u *"_ivl_112", 5 0, L_000002d0df3345a8;  1 drivers
v000002d0df32ce90_0 .net *"_ivl_114", 0 0, L_000002d0df332c10;  1 drivers
L_000002d0df3345f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d0df32b9f0_0 .net/2u *"_ivl_116", 5 0, L_000002d0df3345f0;  1 drivers
v000002d0df32b090_0 .net *"_ivl_118", 0 0, L_000002d0df332cb0;  1 drivers
L_000002d0df334128 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d0df32b270_0 .net/2u *"_ivl_12", 5 0, L_000002d0df334128;  1 drivers
v000002d0df32ba90_0 .net *"_ivl_121", 0 0, L_000002d0df32a400;  1 drivers
v000002d0df32b810_0 .net *"_ivl_123", 9 0, L_000002d0df332f30;  1 drivers
v000002d0df32bef0_0 .net *"_ivl_124", 31 0, L_000002d0df333930;  1 drivers
L_000002d0df334638 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32b450_0 .net *"_ivl_127", 21 0, L_000002d0df334638;  1 drivers
v000002d0df32bb30_0 .net *"_ivl_128", 31 0, L_000002d0df333070;  1 drivers
v000002d0df32bbd0_0 .net *"_ivl_130", 31 0, L_000002d0df333b10;  1 drivers
v000002d0df32c210_0 .net *"_ivl_132", 31 0, L_000002d0df3337f0;  1 drivers
v000002d0df32c710_0 .net *"_ivl_136", 0 0, L_000002d0df32a4e0;  1 drivers
L_000002d0df3346c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32bd10_0 .net/2u *"_ivl_138", 31 0, L_000002d0df3346c8;  1 drivers
v000002d0df32bf90_0 .net *"_ivl_14", 0 0, L_000002d0df332d50;  1 drivers
L_000002d0df3347a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002d0df32c0d0_0 .net/2u *"_ivl_142", 5 0, L_000002d0df3347a0;  1 drivers
v000002d0df32c850_0 .net *"_ivl_144", 0 0, L_000002d0df390cf0;  1 drivers
L_000002d0df3347e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002d0df32cc10_0 .net/2u *"_ivl_146", 5 0, L_000002d0df3347e8;  1 drivers
v000002d0df32c170_0 .net *"_ivl_148", 0 0, L_000002d0df3906b0;  1 drivers
v000002d0df32cdf0_0 .net *"_ivl_151", 0 0, L_000002d0df32a940;  1 drivers
L_000002d0df334830 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002d0df32c350_0 .net/2u *"_ivl_152", 5 0, L_000002d0df334830;  1 drivers
v000002d0df32c3f0_0 .net *"_ivl_154", 0 0, L_000002d0df391a10;  1 drivers
v000002d0df32c530_0 .net *"_ivl_157", 0 0, L_000002d0df32a9b0;  1 drivers
L_000002d0df334878 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32d3c0_0 .net/2u *"_ivl_158", 15 0, L_000002d0df334878;  1 drivers
L_000002d0df334170 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002d0df32d960_0 .net/2u *"_ivl_16", 4 0, L_000002d0df334170;  1 drivers
v000002d0df32eae0_0 .net *"_ivl_160", 31 0, L_000002d0df391bf0;  1 drivers
v000002d0df32daa0_0 .net *"_ivl_163", 0 0, L_000002d0df391150;  1 drivers
v000002d0df32dbe0_0 .net *"_ivl_164", 15 0, L_000002d0df391b50;  1 drivers
v000002d0df32eb80_0 .net *"_ivl_166", 31 0, L_000002d0df391fb0;  1 drivers
v000002d0df32e5e0_0 .net *"_ivl_170", 31 0, L_000002d0df390390;  1 drivers
L_000002d0df3348c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32d8c0_0 .net *"_ivl_173", 25 0, L_000002d0df3348c0;  1 drivers
L_000002d0df334908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32d460_0 .net/2u *"_ivl_174", 31 0, L_000002d0df334908;  1 drivers
v000002d0df32ed60_0 .net *"_ivl_176", 0 0, L_000002d0df390a70;  1 drivers
L_000002d0df334950 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32d280_0 .net/2u *"_ivl_178", 5 0, L_000002d0df334950;  1 drivers
v000002d0df32e360_0 .net *"_ivl_180", 0 0, L_000002d0df3907f0;  1 drivers
L_000002d0df334998 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d0df32db40_0 .net/2u *"_ivl_182", 5 0, L_000002d0df334998;  1 drivers
v000002d0df32d0a0_0 .net *"_ivl_184", 0 0, L_000002d0df390890;  1 drivers
v000002d0df32e540_0 .net *"_ivl_187", 0 0, L_000002d0df32ac50;  1 drivers
v000002d0df32d640_0 .net *"_ivl_189", 0 0, L_000002d0df32af60;  1 drivers
v000002d0df32e680_0 .net *"_ivl_19", 4 0, L_000002d0df333610;  1 drivers
L_000002d0df3349e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d0df32e860_0 .net/2u *"_ivl_190", 5 0, L_000002d0df3349e0;  1 drivers
v000002d0df32d780_0 .net *"_ivl_192", 0 0, L_000002d0df391f10;  1 drivers
L_000002d0df334a28 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d0df32d820_0 .net/2u *"_ivl_194", 31 0, L_000002d0df334a28;  1 drivers
v000002d0df32e180_0 .net *"_ivl_196", 31 0, L_000002d0df391c90;  1 drivers
L_000002d0df334098 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32e220_0 .net/2u *"_ivl_2", 5 0, L_000002d0df334098;  1 drivers
v000002d0df32eea0_0 .net *"_ivl_20", 4 0, L_000002d0df332170;  1 drivers
v000002d0df32dc80_0 .net *"_ivl_200", 31 0, L_000002d0df391e70;  1 drivers
L_000002d0df334a70 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32da00_0 .net *"_ivl_203", 25 0, L_000002d0df334a70;  1 drivers
L_000002d0df334ab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32de60_0 .net/2u *"_ivl_204", 31 0, L_000002d0df334ab8;  1 drivers
v000002d0df32e720_0 .net *"_ivl_206", 0 0, L_000002d0df3909d0;  1 drivers
L_000002d0df334b00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32dd20_0 .net/2u *"_ivl_208", 5 0, L_000002d0df334b00;  1 drivers
v000002d0df32ee00_0 .net *"_ivl_210", 0 0, L_000002d0df391ab0;  1 drivers
L_000002d0df334b48 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d0df32e040_0 .net/2u *"_ivl_212", 5 0, L_000002d0df334b48;  1 drivers
v000002d0df32ddc0_0 .net *"_ivl_214", 0 0, L_000002d0df390b10;  1 drivers
v000002d0df32d320_0 .net *"_ivl_217", 0 0, L_000002d0df32abe0;  1 drivers
v000002d0df32d500_0 .net *"_ivl_219", 0 0, L_000002d0df32acc0;  1 drivers
L_000002d0df334b90 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d0df32e9a0_0 .net/2u *"_ivl_220", 5 0, L_000002d0df334b90;  1 drivers
v000002d0df32df00_0 .net *"_ivl_222", 0 0, L_000002d0df390c50;  1 drivers
v000002d0df32d5a0_0 .net *"_ivl_224", 31 0, L_000002d0df390430;  1 drivers
v000002d0df32ecc0_0 .net *"_ivl_24", 0 0, L_000002d0df32a550;  1 drivers
L_000002d0df3341b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d0df32d140_0 .net/2u *"_ivl_26", 4 0, L_000002d0df3341b8;  1 drivers
v000002d0df32dfa0_0 .net *"_ivl_29", 4 0, L_000002d0df333f70;  1 drivers
v000002d0df32d6e0_0 .net *"_ivl_32", 0 0, L_000002d0df32a1d0;  1 drivers
L_000002d0df334200 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d0df32e0e0_0 .net/2u *"_ivl_34", 4 0, L_000002d0df334200;  1 drivers
v000002d0df32ef40_0 .net *"_ivl_37", 4 0, L_000002d0df333a70;  1 drivers
v000002d0df32e4a0_0 .net *"_ivl_40", 0 0, L_000002d0df32a7f0;  1 drivers
L_000002d0df334248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32e2c0_0 .net/2u *"_ivl_42", 15 0, L_000002d0df334248;  1 drivers
v000002d0df32e400_0 .net *"_ivl_45", 15 0, L_000002d0df332210;  1 drivers
v000002d0df32e7c0_0 .net *"_ivl_48", 0 0, L_000002d0df32aa20;  1 drivers
v000002d0df32d1e0_0 .net *"_ivl_5", 5 0, L_000002d0df3332f0;  1 drivers
L_000002d0df334290 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32e900_0 .net/2u *"_ivl_50", 36 0, L_000002d0df334290;  1 drivers
L_000002d0df3342d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df32ec20_0 .net/2u *"_ivl_52", 31 0, L_000002d0df3342d8;  1 drivers
v000002d0df32ea40_0 .net *"_ivl_55", 4 0, L_000002d0df332530;  1 drivers
v000002d0df330660_0 .net *"_ivl_56", 36 0, L_000002d0df3320d0;  1 drivers
v000002d0df3302a0_0 .net *"_ivl_58", 36 0, L_000002d0df333c50;  1 drivers
v000002d0df330480_0 .net *"_ivl_62", 0 0, L_000002d0df32a630;  1 drivers
L_000002d0df334320 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d0df330340_0 .net/2u *"_ivl_64", 5 0, L_000002d0df334320;  1 drivers
v000002d0df331e20_0 .net *"_ivl_67", 5 0, L_000002d0df332670;  1 drivers
v000002d0df331ec0_0 .net *"_ivl_70", 0 0, L_000002d0df32a860;  1 drivers
L_000002d0df334368 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df330980_0 .net/2u *"_ivl_72", 57 0, L_000002d0df334368;  1 drivers
L_000002d0df3343b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df331c40_0 .net/2u *"_ivl_74", 31 0, L_000002d0df3343b0;  1 drivers
v000002d0df330520_0 .net *"_ivl_77", 25 0, L_000002d0df333e30;  1 drivers
v000002d0df331100_0 .net *"_ivl_78", 57 0, L_000002d0df332990;  1 drivers
v000002d0df331600_0 .net *"_ivl_8", 0 0, L_000002d0df32a390;  1 drivers
v000002d0df330e80_0 .net *"_ivl_80", 57 0, L_000002d0df3328f0;  1 drivers
L_000002d0df3343f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d0df331f60_0 .net/2u *"_ivl_84", 31 0, L_000002d0df3343f8;  1 drivers
L_000002d0df334440 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d0df330700_0 .net/2u *"_ivl_88", 5 0, L_000002d0df334440;  1 drivers
v000002d0df3305c0_0 .net *"_ivl_90", 0 0, L_000002d0df332e90;  1 drivers
L_000002d0df334488 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d0df330f20_0 .net/2u *"_ivl_92", 5 0, L_000002d0df334488;  1 drivers
v000002d0df3307a0_0 .net *"_ivl_94", 0 0, L_000002d0df333430;  1 drivers
v000002d0df3303e0_0 .net *"_ivl_97", 0 0, L_000002d0df32a320;  1 drivers
v000002d0df330840_0 .net *"_ivl_98", 31 0, L_000002d0df332fd0;  1 drivers
v000002d0df330b60_0 .net "adderResult", 31 0, L_000002d0df333890;  1 drivers
v000002d0df3308e0_0 .net "address", 31 0, L_000002d0df3334d0;  1 drivers
v000002d0df331ba0_0 .net "clk", 0 0, L_000002d0df32aa90;  alias, 1 drivers
v000002d0df331ce0_0 .var "cycles_consumed", 31 0;
v000002d0df331380_0 .net "extImm", 31 0, L_000002d0df391830;  1 drivers
v000002d0df3317e0_0 .net "funct", 5 0, L_000002d0df332710;  1 drivers
v000002d0df3316a0_0 .net "hlt", 0 0, v000002d0df28adf0_0;  1 drivers
v000002d0df330a20_0 .net "imm", 15 0, L_000002d0df333390;  1 drivers
v000002d0df3300c0_0 .net "immediate", 31 0, L_000002d0df3901b0;  1 drivers
v000002d0df3311a0_0 .net "input_clk", 0 0, v000002d0df3327b0_0;  1 drivers
v000002d0df330ac0_0 .net "instruction", 31 0, L_000002d0df390750;  1 drivers
v000002d0df330160_0 .net "memoryReadData", 31 0, v000002d0df3261a0_0;  1 drivers
v000002d0df331a60_0 .net "nextPC", 31 0, L_000002d0df333bb0;  1 drivers
v000002d0df330c00_0 .net "opcode", 5 0, L_000002d0df3325d0;  1 drivers
v000002d0df331740_0 .net "rd", 4 0, L_000002d0df3331b0;  1 drivers
v000002d0df331880_0 .net "readData1", 31 0, L_000002d0df32a0f0;  1 drivers
v000002d0df331420_0 .net "readData1_w", 31 0, L_000002d0df3904d0;  1 drivers
v000002d0df3314c0_0 .net "readData2", 31 0, L_000002d0df32a470;  1 drivers
v000002d0df331b00_0 .net "regs0", 31 0, L_000002d0df32a6a0;  alias, 1 drivers
v000002d0df331d80_0 .net "regs1", 31 0, L_000002d0df32a710;  alias, 1 drivers
v000002d0df330200_0 .net "regs2", 31 0, L_000002d0df32ae80;  alias, 1 drivers
v000002d0df330ca0_0 .net "regs3", 31 0, L_000002d0df32a780;  alias, 1 drivers
v000002d0df330d40_0 .net "regs4", 31 0, L_000002d0df32ab70;  alias, 1 drivers
v000002d0df331560_0 .net "regs5", 31 0, L_000002d0df32a8d0;  alias, 1 drivers
v000002d0df330de0_0 .net "rs", 4 0, L_000002d0df3323f0;  1 drivers
v000002d0df331920_0 .net "rst", 0 0, v000002d0df3339d0_0;  1 drivers
v000002d0df330fc0_0 .net "rt", 4 0, L_000002d0df332490;  1 drivers
v000002d0df3312e0_0 .net "shamt", 31 0, L_000002d0df332b70;  1 drivers
v000002d0df331060_0 .net "wire_instruction", 31 0, L_000002d0df32ab00;  1 drivers
v000002d0df331240_0 .net "writeData", 31 0, L_000002d0df390d90;  1 drivers
v000002d0df3319c0_0 .net "zero", 0 0, L_000002d0df391010;  1 drivers
L_000002d0df3332f0 .part L_000002d0df390750, 26, 6;
L_000002d0df3325d0 .functor MUXZ 6, L_000002d0df3332f0, L_000002d0df334098, L_000002d0df32a5c0, C4<>;
L_000002d0df332d50 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df334128;
L_000002d0df333610 .part L_000002d0df390750, 11, 5;
L_000002d0df332170 .functor MUXZ 5, L_000002d0df333610, L_000002d0df334170, L_000002d0df332d50, C4<>;
L_000002d0df3331b0 .functor MUXZ 5, L_000002d0df332170, L_000002d0df3340e0, L_000002d0df32a390, C4<>;
L_000002d0df333f70 .part L_000002d0df390750, 21, 5;
L_000002d0df3323f0 .functor MUXZ 5, L_000002d0df333f70, L_000002d0df3341b8, L_000002d0df32a550, C4<>;
L_000002d0df333a70 .part L_000002d0df390750, 16, 5;
L_000002d0df332490 .functor MUXZ 5, L_000002d0df333a70, L_000002d0df334200, L_000002d0df32a1d0, C4<>;
L_000002d0df332210 .part L_000002d0df390750, 0, 16;
L_000002d0df333390 .functor MUXZ 16, L_000002d0df332210, L_000002d0df334248, L_000002d0df32a7f0, C4<>;
L_000002d0df332530 .part L_000002d0df390750, 6, 5;
L_000002d0df3320d0 .concat [ 5 32 0 0], L_000002d0df332530, L_000002d0df3342d8;
L_000002d0df333c50 .functor MUXZ 37, L_000002d0df3320d0, L_000002d0df334290, L_000002d0df32aa20, C4<>;
L_000002d0df332b70 .part L_000002d0df333c50, 0, 32;
L_000002d0df332670 .part L_000002d0df390750, 0, 6;
L_000002d0df332710 .functor MUXZ 6, L_000002d0df332670, L_000002d0df334320, L_000002d0df32a630, C4<>;
L_000002d0df333e30 .part L_000002d0df390750, 0, 26;
L_000002d0df332990 .concat [ 26 32 0 0], L_000002d0df333e30, L_000002d0df3343b0;
L_000002d0df3328f0 .functor MUXZ 58, L_000002d0df332990, L_000002d0df334368, L_000002d0df32a860, C4<>;
L_000002d0df3334d0 .part L_000002d0df3328f0, 0, 32;
L_000002d0df332a30 .arith/sum 32, v000002d0df32c8f0_0, L_000002d0df3343f8;
L_000002d0df332e90 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df334440;
L_000002d0df333430 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df334488;
L_000002d0df332fd0 .concat [ 6 26 0 0], L_000002d0df3325d0, L_000002d0df3344d0;
L_000002d0df3336b0 .cmp/eq 32, L_000002d0df332fd0, L_000002d0df334518;
L_000002d0df333570 .cmp/eq 6, L_000002d0df332710, L_000002d0df334560;
L_000002d0df332c10 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df3345a8;
L_000002d0df332cb0 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df3345f0;
L_000002d0df332f30 .part L_000002d0df333390, 0, 10;
L_000002d0df333930 .concat [ 10 22 0 0], L_000002d0df332f30, L_000002d0df334638;
L_000002d0df333070 .arith/sum 32, v000002d0df32c8f0_0, L_000002d0df333930;
L_000002d0df333b10 .functor MUXZ 32, L_000002d0df333070, L_000002d0df3334d0, L_000002d0df32a400, C4<>;
L_000002d0df3337f0 .functor MUXZ 32, L_000002d0df333b10, L_000002d0df32a0f0, L_000002d0df32ae10, C4<>;
L_000002d0df333890 .functor MUXZ 32, L_000002d0df3337f0, L_000002d0df3334d0, L_000002d0df32a320, C4<>;
L_000002d0df390750 .functor MUXZ 32, L_000002d0df32ab00, L_000002d0df3346c8, L_000002d0df32a4e0, C4<>;
L_000002d0df390cf0 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df3347a0;
L_000002d0df3906b0 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df3347e8;
L_000002d0df391a10 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df334830;
L_000002d0df391bf0 .concat [ 16 16 0 0], L_000002d0df333390, L_000002d0df334878;
L_000002d0df391150 .part L_000002d0df333390, 15, 1;
LS_000002d0df391b50_0_0 .concat [ 1 1 1 1], L_000002d0df391150, L_000002d0df391150, L_000002d0df391150, L_000002d0df391150;
LS_000002d0df391b50_0_4 .concat [ 1 1 1 1], L_000002d0df391150, L_000002d0df391150, L_000002d0df391150, L_000002d0df391150;
LS_000002d0df391b50_0_8 .concat [ 1 1 1 1], L_000002d0df391150, L_000002d0df391150, L_000002d0df391150, L_000002d0df391150;
LS_000002d0df391b50_0_12 .concat [ 1 1 1 1], L_000002d0df391150, L_000002d0df391150, L_000002d0df391150, L_000002d0df391150;
L_000002d0df391b50 .concat [ 4 4 4 4], LS_000002d0df391b50_0_0, LS_000002d0df391b50_0_4, LS_000002d0df391b50_0_8, LS_000002d0df391b50_0_12;
L_000002d0df391fb0 .concat [ 16 16 0 0], L_000002d0df333390, L_000002d0df391b50;
L_000002d0df391830 .functor MUXZ 32, L_000002d0df391fb0, L_000002d0df391bf0, L_000002d0df32a9b0, C4<>;
L_000002d0df390390 .concat [ 6 26 0 0], L_000002d0df3325d0, L_000002d0df3348c0;
L_000002d0df390a70 .cmp/eq 32, L_000002d0df390390, L_000002d0df334908;
L_000002d0df3907f0 .cmp/eq 6, L_000002d0df332710, L_000002d0df334950;
L_000002d0df390890 .cmp/eq 6, L_000002d0df332710, L_000002d0df334998;
L_000002d0df391f10 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df3349e0;
L_000002d0df391c90 .functor MUXZ 32, L_000002d0df391830, L_000002d0df334a28, L_000002d0df391f10, C4<>;
L_000002d0df3901b0 .functor MUXZ 32, L_000002d0df391c90, L_000002d0df332b70, L_000002d0df32af60, C4<>;
L_000002d0df391e70 .concat [ 6 26 0 0], L_000002d0df3325d0, L_000002d0df334a70;
L_000002d0df3909d0 .cmp/eq 32, L_000002d0df391e70, L_000002d0df334ab8;
L_000002d0df391ab0 .cmp/eq 6, L_000002d0df332710, L_000002d0df334b00;
L_000002d0df390b10 .cmp/eq 6, L_000002d0df332710, L_000002d0df334b48;
L_000002d0df390c50 .cmp/eq 6, L_000002d0df3325d0, L_000002d0df334b90;
L_000002d0df390430 .functor MUXZ 32, L_000002d0df32a0f0, v000002d0df32c8f0_0, L_000002d0df390c50, C4<>;
L_000002d0df3904d0 .functor MUXZ 32, L_000002d0df390430, L_000002d0df32a470, L_000002d0df32acc0, C4<>;
L_000002d0df391970 .part v000002d0df327be0_0, 0, 8;
S_000002d0df296eb0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d0df27c4a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d0df32a080 .functor NOT 1, v000002d0df28a030_0, C4<0>, C4<0>, C4<0>;
v000002d0df28b750_0 .net *"_ivl_0", 0 0, L_000002d0df32a080;  1 drivers
v000002d0df289db0_0 .net "in1", 31 0, L_000002d0df32a470;  alias, 1 drivers
v000002d0df289e50_0 .net "in2", 31 0, L_000002d0df3901b0;  alias, 1 drivers
v000002d0df28a710_0 .net "out", 31 0, L_000002d0df390610;  alias, 1 drivers
v000002d0df289ef0_0 .net "s", 0 0, v000002d0df28a030_0;  alias, 1 drivers
L_000002d0df390610 .functor MUXZ 32, L_000002d0df3901b0, L_000002d0df32a470, L_000002d0df32a080, C4<>;
S_000002d0df2303f0 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002d0df2adab0 .param/l "RType" 0 4 9, C4<000000>;
P_000002d0df2adae8 .param/l "add" 0 4 11, C4<100000>;
P_000002d0df2adb20 .param/l "addi" 0 4 13, C4<001000>;
P_000002d0df2adb58 .param/l "addu" 0 4 11, C4<100001>;
P_000002d0df2adb90 .param/l "and_" 0 4 11, C4<100100>;
P_000002d0df2adbc8 .param/l "andi" 0 4 13, C4<001100>;
P_000002d0df2adc00 .param/l "beq" 0 4 13, C4<000100>;
P_000002d0df2adc38 .param/l "bne" 0 4 13, C4<000101>;
P_000002d0df2adc70 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002d0df2adca8 .param/l "j" 0 4 14, C4<000010>;
P_000002d0df2adce0 .param/l "jal" 0 4 14, C4<000011>;
P_000002d0df2add18 .param/l "jr" 0 4 12, C4<001000>;
P_000002d0df2add50 .param/l "lw" 0 4 13, C4<100011>;
P_000002d0df2add88 .param/l "nor_" 0 4 11, C4<100111>;
P_000002d0df2addc0 .param/l "or_" 0 4 11, C4<100101>;
P_000002d0df2addf8 .param/l "ori" 0 4 13, C4<001101>;
P_000002d0df2ade30 .param/l "sgt" 0 4 12, C4<101011>;
P_000002d0df2ade68 .param/l "sll" 0 4 12, C4<000000>;
P_000002d0df2adea0 .param/l "slt" 0 4 11, C4<101010>;
P_000002d0df2aded8 .param/l "slti" 0 4 13, C4<101010>;
P_000002d0df2adf10 .param/l "srl" 0 4 12, C4<000010>;
P_000002d0df2adf48 .param/l "sub" 0 4 11, C4<100010>;
P_000002d0df2adf80 .param/l "subu" 0 4 11, C4<100011>;
P_000002d0df2adfb8 .param/l "sw" 0 4 13, C4<101011>;
P_000002d0df2adff0 .param/l "xor_" 0 4 11, C4<100110>;
P_000002d0df2ae028 .param/l "xori" 0 4 13, C4<001110>;
v000002d0df289f90_0 .var "ALUOp", 3 0;
v000002d0df28a030_0 .var "ALUSrc", 0 0;
v000002d0df28b570_0 .var "MemReadEn", 0 0;
v000002d0df28ae90_0 .var "MemWriteEn", 0 0;
v000002d0df28b250_0 .var "MemtoReg", 0 0;
v000002d0df28a210_0 .var "RegDst", 0 0;
v000002d0df28b430_0 .var "RegWriteEn", 0 0;
v000002d0df28a2b0_0 .net "funct", 5 0, L_000002d0df332710;  alias, 1 drivers
v000002d0df28adf0_0 .var "hlt", 0 0;
v000002d0df28a490_0 .net "opcode", 5 0, L_000002d0df3325d0;  alias, 1 drivers
v000002d0df28ad50_0 .net "rst", 0 0, v000002d0df3339d0_0;  alias, 1 drivers
E_000002d0df27bca0 .event anyedge, v000002d0df28ad50_0, v000002d0df28a490_0, v000002d0df28a2b0_0;
S_000002d0df230640 .scope module, "InstMem" "IM" 3 63, 7 2 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002d0df32ab00 .functor BUFZ 32, L_000002d0df333cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df28b610 .array "InstMem", 0 1023, 31 0;
v000002d0df28aad0_0 .net *"_ivl_0", 31 0, L_000002d0df333cf0;  1 drivers
v000002d0df28a350_0 .net *"_ivl_3", 9 0, L_000002d0df333d90;  1 drivers
v000002d0df28aa30_0 .net *"_ivl_4", 11 0, L_000002d0df390250;  1 drivers
L_000002d0df334680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d0df28afd0_0 .net *"_ivl_7", 1 0, L_000002d0df334680;  1 drivers
v000002d0df28b6b0_0 .net "address", 31 0, v000002d0df32c8f0_0;  alias, 1 drivers
v000002d0df28a3f0_0 .net "q", 31 0, L_000002d0df32ab00;  alias, 1 drivers
L_000002d0df333cf0 .array/port v000002d0df28b610, L_000002d0df390250;
L_000002d0df333d90 .part v000002d0df32c8f0_0, 0, 10;
L_000002d0df390250 .concat [ 10 2 0 0], L_000002d0df333d90, L_000002d0df334680;
S_000002d0df215280 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d0df27bea0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d0df32a2b0 .functor NOT 1, v000002d0df327820_0, C4<0>, C4<0>, C4<0>;
v000002d0df28a530_0 .net *"_ivl_0", 0 0, L_000002d0df32a2b0;  1 drivers
v000002d0df28a7b0_0 .net "in1", 31 0, L_000002d0df332a30;  alias, 1 drivers
v000002d0df28ab70_0 .net "in2", 31 0, L_000002d0df333890;  alias, 1 drivers
v000002d0df28b2f0_0 .net "out", 31 0, L_000002d0df333bb0;  alias, 1 drivers
v000002d0df28b070_0 .net "s", 0 0, v000002d0df327820_0;  alias, 1 drivers
L_000002d0df333bb0 .functor MUXZ 32, L_000002d0df333890, L_000002d0df332a30, L_000002d0df32a2b0, C4<>;
S_000002d0df215410 .scope module, "RF" "registerFile" 3 73, 8 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002d0df32a0f0 .functor BUFZ 32, L_000002d0df390110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002d0df32a470 .functor BUFZ 32, L_000002d0df391790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df326740_1 .array/port v000002d0df326740, 1;
L_000002d0df32a6a0 .functor BUFZ 32, v000002d0df326740_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df326740_2 .array/port v000002d0df326740, 2;
L_000002d0df32a710 .functor BUFZ 32, v000002d0df326740_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df326740_3 .array/port v000002d0df326740, 3;
L_000002d0df32ae80 .functor BUFZ 32, v000002d0df326740_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df326740_4 .array/port v000002d0df326740, 4;
L_000002d0df32a780 .functor BUFZ 32, v000002d0df326740_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df326740_5 .array/port v000002d0df326740, 5;
L_000002d0df32ab70 .functor BUFZ 32, v000002d0df326740_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df326740_6 .array/port v000002d0df326740, 6;
L_000002d0df32a8d0 .functor BUFZ 32, v000002d0df326740_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d0df25c630_0 .net *"_ivl_0", 31 0, L_000002d0df390110;  1 drivers
v000002d0df327320_0 .net *"_ivl_10", 6 0, L_000002d0df391dd0;  1 drivers
L_000002d0df334758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d0df3275a0_0 .net *"_ivl_13", 1 0, L_000002d0df334758;  1 drivers
v000002d0df3266a0_0 .net *"_ivl_2", 6 0, L_000002d0df391d30;  1 drivers
L_000002d0df334710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d0df3264c0_0 .net *"_ivl_5", 1 0, L_000002d0df334710;  1 drivers
v000002d0df3278c0_0 .net *"_ivl_8", 31 0, L_000002d0df391790;  1 drivers
v000002d0df327a00_0 .net "clk", 0 0, L_000002d0df32aa90;  alias, 1 drivers
v000002d0df326240_0 .var/i "i", 31 0;
v000002d0df327640_0 .net "readData1", 31 0, L_000002d0df32a0f0;  alias, 1 drivers
v000002d0df327aa0_0 .net "readData2", 31 0, L_000002d0df32a470;  alias, 1 drivers
v000002d0df3267e0_0 .net "readRegister1", 4 0, L_000002d0df3323f0;  alias, 1 drivers
v000002d0df327000_0 .net "readRegister2", 4 0, L_000002d0df332490;  alias, 1 drivers
v000002d0df326740 .array "registers", 31 0, 31 0;
v000002d0df326d80_0 .net "regs0", 31 0, L_000002d0df32a6a0;  alias, 1 drivers
v000002d0df3262e0_0 .net "regs1", 31 0, L_000002d0df32a710;  alias, 1 drivers
v000002d0df326880_0 .net "regs2", 31 0, L_000002d0df32ae80;  alias, 1 drivers
v000002d0df326920_0 .net "regs3", 31 0, L_000002d0df32a780;  alias, 1 drivers
v000002d0df3276e0_0 .net "regs4", 31 0, L_000002d0df32ab70;  alias, 1 drivers
v000002d0df326380_0 .net "regs5", 31 0, L_000002d0df32a8d0;  alias, 1 drivers
v000002d0df327e60_0 .net "rst", 0 0, v000002d0df3339d0_0;  alias, 1 drivers
v000002d0df327960_0 .net "we", 0 0, v000002d0df28b430_0;  alias, 1 drivers
v000002d0df3270a0_0 .net "writeData", 31 0, L_000002d0df390d90;  alias, 1 drivers
v000002d0df327b40_0 .net "writeRegister", 4 0, L_000002d0df390bb0;  alias, 1 drivers
E_000002d0df27c260/0 .event negedge, v000002d0df28ad50_0;
E_000002d0df27c260/1 .event posedge, v000002d0df327a00_0;
E_000002d0df27c260 .event/or E_000002d0df27c260/0, E_000002d0df27c260/1;
L_000002d0df390110 .array/port v000002d0df326740, L_000002d0df391d30;
L_000002d0df391d30 .concat [ 5 2 0 0], L_000002d0df3323f0, L_000002d0df334710;
L_000002d0df391790 .array/port v000002d0df326740, L_000002d0df391dd0;
L_000002d0df391dd0 .concat [ 5 2 0 0], L_000002d0df332490, L_000002d0df334758;
S_000002d0df1fe780 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002d0df215410;
 .timescale -9 -12;
v000002d0df25c4f0_0 .var/i "i", 31 0;
S_000002d0df1fe910 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002d0df27c120 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002d0df32ada0 .functor NOT 1, v000002d0df28a210_0, C4<0>, C4<0>, C4<0>;
v000002d0df326560_0 .net *"_ivl_0", 0 0, L_000002d0df32ada0;  1 drivers
v000002d0df327780_0 .net "in1", 4 0, L_000002d0df332490;  alias, 1 drivers
v000002d0df327280_0 .net "in2", 4 0, L_000002d0df3331b0;  alias, 1 drivers
v000002d0df327140_0 .net "out", 4 0, L_000002d0df390bb0;  alias, 1 drivers
v000002d0df327c80_0 .net "s", 0 0, v000002d0df28a210_0;  alias, 1 drivers
L_000002d0df390bb0 .functor MUXZ 5, L_000002d0df3331b0, L_000002d0df332490, L_000002d0df32ada0, C4<>;
S_000002d0df247ab0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d0df27bf20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d0df32ad30 .functor NOT 1, v000002d0df28b250_0, C4<0>, C4<0>, C4<0>;
v000002d0df326420_0 .net *"_ivl_0", 0 0, L_000002d0df32ad30;  1 drivers
v000002d0df3273c0_0 .net "in1", 31 0, v000002d0df327be0_0;  alias, 1 drivers
v000002d0df326ba0_0 .net "in2", 31 0, v000002d0df3261a0_0;  alias, 1 drivers
v000002d0df326600_0 .net "out", 31 0, L_000002d0df390d90;  alias, 1 drivers
v000002d0df327f00_0 .net "s", 0 0, v000002d0df28b250_0;  alias, 1 drivers
L_000002d0df390d90 .functor MUXZ 32, v000002d0df3261a0_0, v000002d0df327be0_0, L_000002d0df32ad30, C4<>;
S_000002d0df247c40 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002d0df1f6b30 .param/l "ADD" 0 9 12, C4<0000>;
P_000002d0df1f6b68 .param/l "AND" 0 9 12, C4<0010>;
P_000002d0df1f6ba0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002d0df1f6bd8 .param/l "OR" 0 9 12, C4<0011>;
P_000002d0df1f6c10 .param/l "SGT" 0 9 12, C4<0111>;
P_000002d0df1f6c48 .param/l "SLL" 0 9 12, C4<1000>;
P_000002d0df1f6c80 .param/l "SLT" 0 9 12, C4<0110>;
P_000002d0df1f6cb8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002d0df1f6cf0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002d0df1f6d28 .param/l "XOR" 0 9 12, C4<0100>;
P_000002d0df1f6d60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002d0df1f6d98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002d0df334bd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d0df326060_0 .net/2u *"_ivl_0", 31 0, L_000002d0df334bd8;  1 drivers
v000002d0df326c40_0 .net "opSel", 3 0, v000002d0df289f90_0;  alias, 1 drivers
v000002d0df326100_0 .net "operand1", 31 0, L_000002d0df3904d0;  alias, 1 drivers
v000002d0df3269c0_0 .net "operand2", 31 0, L_000002d0df390610;  alias, 1 drivers
v000002d0df327be0_0 .var "result", 31 0;
v000002d0df326a60_0 .net "zero", 0 0, L_000002d0df391010;  alias, 1 drivers
E_000002d0df27bf60 .event anyedge, v000002d0df289f90_0, v000002d0df326100_0, v000002d0df28a710_0;
L_000002d0df391010 .cmp/eq 32, v000002d0df327be0_0, L_000002d0df334bd8;
S_000002d0df1f6de0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002d0df2ae070 .param/l "RType" 0 4 9, C4<000000>;
P_000002d0df2ae0a8 .param/l "add" 0 4 11, C4<100000>;
P_000002d0df2ae0e0 .param/l "addi" 0 4 13, C4<001000>;
P_000002d0df2ae118 .param/l "addu" 0 4 11, C4<100001>;
P_000002d0df2ae150 .param/l "and_" 0 4 11, C4<100100>;
P_000002d0df2ae188 .param/l "andi" 0 4 13, C4<001100>;
P_000002d0df2ae1c0 .param/l "beq" 0 4 13, C4<000100>;
P_000002d0df2ae1f8 .param/l "bne" 0 4 13, C4<000101>;
P_000002d0df2ae230 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000002d0df2ae268 .param/l "j" 0 4 14, C4<000010>;
P_000002d0df2ae2a0 .param/l "jal" 0 4 14, C4<000011>;
P_000002d0df2ae2d8 .param/l "jr" 0 4 12, C4<001000>;
P_000002d0df2ae310 .param/l "lw" 0 4 13, C4<100011>;
P_000002d0df2ae348 .param/l "nor_" 0 4 11, C4<100111>;
P_000002d0df2ae380 .param/l "or_" 0 4 11, C4<100101>;
P_000002d0df2ae3b8 .param/l "ori" 0 4 13, C4<001101>;
P_000002d0df2ae3f0 .param/l "sgt" 0 4 12, C4<101011>;
P_000002d0df2ae428 .param/l "sll" 0 4 12, C4<000000>;
P_000002d0df2ae460 .param/l "slt" 0 4 11, C4<101010>;
P_000002d0df2ae498 .param/l "slti" 0 4 13, C4<101010>;
P_000002d0df2ae4d0 .param/l "srl" 0 4 12, C4<000010>;
P_000002d0df2ae508 .param/l "sub" 0 4 11, C4<100010>;
P_000002d0df2ae540 .param/l "subu" 0 4 11, C4<100011>;
P_000002d0df2ae578 .param/l "sw" 0 4 13, C4<101011>;
P_000002d0df2ae5b0 .param/l "xor_" 0 4 11, C4<100110>;
P_000002d0df2ae5e8 .param/l "xori" 0 4 13, C4<001110>;
v000002d0df327820_0 .var "PCsrc", 0 0;
v000002d0df327460_0 .net "funct", 5 0, L_000002d0df332710;  alias, 1 drivers
v000002d0df326b00_0 .net "opcode", 5 0, L_000002d0df3325d0;  alias, 1 drivers
v000002d0df326ce0_0 .net "operand1", 31 0, L_000002d0df32a0f0;  alias, 1 drivers
v000002d0df326e20_0 .net "operand2", 31 0, L_000002d0df390610;  alias, 1 drivers
v000002d0df326ec0_0 .net "rst", 0 0, v000002d0df3339d0_0;  alias, 1 drivers
E_000002d0df27c160/0 .event anyedge, v000002d0df28ad50_0, v000002d0df28a490_0, v000002d0df327640_0, v000002d0df28a710_0;
E_000002d0df27c160/1 .event anyedge, v000002d0df28a2b0_0;
E_000002d0df27c160 .event/or E_000002d0df27c160/0, E_000002d0df27c160/1;
S_000002d0df22be40 .scope module, "dataMem" "DM" 3 92, 11 2 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002d0df327d20_0 .net "address", 7 0, L_000002d0df391970;  1 drivers
v000002d0df326f60_0 .net "clock", 0 0, L_000002d0df32aa90;  alias, 1 drivers
v000002d0df3271e0_0 .net "data", 31 0, L_000002d0df32a470;  alias, 1 drivers
v000002d0df327500 .array "data_mem", 0 1023, 31 0;
v000002d0df327dc0_0 .var/i "i", 31 0;
v000002d0df3261a0_0 .var "q", 31 0;
v000002d0df32b6d0_0 .net "rden", 0 0, v000002d0df28b570_0;  alias, 1 drivers
v000002d0df32b630_0 .net "wren", 0 0, v000002d0df28ae90_0;  alias, 1 drivers
E_000002d0df27bfa0 .event negedge, v000002d0df327a00_0;
S_000002d0df22bfd0 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_000002d0df296d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002d0df27c560 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002d0df32c7b0_0 .net "PCin", 31 0, L_000002d0df333bb0;  alias, 1 drivers
v000002d0df32c8f0_0 .var "PCout", 31 0;
v000002d0df32c670_0 .net "clk", 0 0, L_000002d0df32aa90;  alias, 1 drivers
v000002d0df32c2b0_0 .net "rst", 0 0, v000002d0df3339d0_0;  alias, 1 drivers
    .scope S_000002d0df1f6de0;
T_0 ;
    %wait E_000002d0df27c160;
    %load/vec4 v000002d0df326ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d0df327820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d0df326b00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002d0df326ce0_0;
    %load/vec4 v000002d0df326e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002d0df326b00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000002d0df326ce0_0;
    %load/vec4 v000002d0df326e20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002d0df326b00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002d0df326b00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002d0df326b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002d0df327460_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df327820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d0df327820_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002d0df22bfd0;
T_1 ;
    %wait E_000002d0df27c260;
    %load/vec4 v000002d0df32c2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d0df32c8f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d0df32c7b0_0;
    %assign/vec4 v000002d0df32c8f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d0df230640;
T_2 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df28b610, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002d0df2303f0;
T_3 ;
    %wait E_000002d0df27bca0;
    %load/vec4 v000002d0df28ad50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002d0df28adf0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d0df28ae90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d0df28b250_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d0df28b570_0, 0;
    %assign/vec4 v000002d0df28a210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002d0df28adf0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002d0df289f90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002d0df28a030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d0df28b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d0df28ae90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d0df28b250_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d0df28b570_0, 0, 1;
    %store/vec4 v000002d0df28a210_0, 0, 1;
    %load/vec4 v000002d0df28a490_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28adf0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %load/vec4 v000002d0df28a2b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d0df28a210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28b250_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d0df28a030_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d0df289f90_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002d0df215410;
T_4 ;
    %wait E_000002d0df27c260;
    %fork t_1, S_000002d0df1fe780;
    %jmp t_0;
    .scope S_000002d0df1fe780;
t_1 ;
    %load/vec4 v000002d0df327e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0df25c4f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002d0df25c4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d0df25c4f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df326740, 0, 4;
    %load/vec4 v000002d0df25c4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d0df25c4f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002d0df327960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002d0df3270a0_0;
    %load/vec4 v000002d0df327b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df326740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df326740, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002d0df215410;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002d0df215410;
T_5 ;
    %delay 2004000, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0df326240_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002d0df326240_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000002d0df326240_0;
    %load/vec4a v000002d0df326740, 4;
    %ix/getv/s 4, v000002d0df326240_0;
    %load/vec4a v000002d0df326740, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000002d0df326240_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000002d0df326240_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d0df326240_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002d0df247c40;
T_6 ;
    %wait E_000002d0df27bf60;
    %load/vec4 v000002d0df326c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002d0df326100_0;
    %load/vec4 v000002d0df3269c0_0;
    %add;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002d0df326100_0;
    %load/vec4 v000002d0df3269c0_0;
    %sub;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002d0df326100_0;
    %load/vec4 v000002d0df3269c0_0;
    %and;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002d0df326100_0;
    %load/vec4 v000002d0df3269c0_0;
    %or;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002d0df326100_0;
    %load/vec4 v000002d0df3269c0_0;
    %xor;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002d0df326100_0;
    %load/vec4 v000002d0df3269c0_0;
    %or;
    %inv;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002d0df326100_0;
    %load/vec4 v000002d0df3269c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002d0df3269c0_0;
    %load/vec4 v000002d0df326100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002d0df326100_0;
    %ix/getv 4, v000002d0df3269c0_0;
    %shiftl 4;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002d0df326100_0;
    %ix/getv 4, v000002d0df3269c0_0;
    %shiftr 4;
    %assign/vec4 v000002d0df327be0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002d0df22be40;
T_7 ;
    %wait E_000002d0df27bfa0;
    %load/vec4 v000002d0df32b6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002d0df327d20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002d0df327500, 4;
    %assign/vec4 v000002d0df3261a0_0, 0;
T_7.0 ;
    %load/vec4 v000002d0df32b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002d0df3271e0_0;
    %load/vec4 v000002d0df327d20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d0df327500, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002d0df22be40;
T_8 ;
    %delay 2004000, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d0df327dc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002d0df327dc0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000002d0df327dc0_0;
    %load/vec4a v000002d0df327500, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v000002d0df327dc0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002d0df327dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d0df327dc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002d0df296d20;
T_9 ;
    %wait E_000002d0df27c260;
    %load/vec4 v000002d0df331920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d0df331ce0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002d0df331ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002d0df331ce0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002d0df2959f0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0df3327b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0df3339d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000002d0df2959f0;
T_11 ;
    %delay 1000, 0;
    %load/vec4 v000002d0df3327b0_0;
    %inv;
    %assign/vec4 v000002d0df3327b0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000002d0df2959f0;
T_12 ;
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d0df3339d0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d0df3339d0_0, 0, 1;
    %delay 2001000, 0;
    %vpi_call 2 50 "$display", "Number of cycles consumed: %d", v000002d0df3322b0_0 {0 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
