module top_module (
    input clk,
    input a,
    output [3:0] q );
    always@(posedge clk)begin
        if(a==1)
            q=4'b0100;
        else
            if(q>5)
                q<=0;
            else
                q<=q+1;
    end

endmodule
