Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 2d615c4ac0a8487181ba49b672f289d3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i9_test_behav xil_defaultlib.i9_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/CONT.v" Line 3. Module CONT has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/EXT.v" Line 3. Module EXT has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/ALU.v" Line 2. Module ALU has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/MUX.v" Line 3. Module MUX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/LED.v" Line 2. Module LED has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/TYPEC.v" Line 2. Module TYPEC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/SHOW.v" Line 3. Module SHOW has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE/I9_7980XE.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/CONT.v" Line 3. Module CONT has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/EXT.v" Line 3. Module EXT has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/ALU.v" Line 2. Module ALU has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/MUX.v" Line 3. Module MUX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/LED.v" Line 2. Module LED has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/TYPEC.v" Line 2. Module TYPEC has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/i9/SHOW.v" Line 3. Module SHOW has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE/I9_7980XE.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IS
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.DEC
Compiling module xil_defaultlib.CONT
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.REGF
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.DISP
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.JBUB
Compiling module xil_defaultlib.HALT
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DS_8b
Compiling module xil_defaultlib.DS
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.FORW
Compiling module xil_defaultlib.LOAD
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CACU
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.TYPEC
Compiling module xil_defaultlib.SHOW
Compiling module xil_defaultlib.i9_7980XE
Compiling module xil_defaultlib.i9_test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot i9_test_behav
