$date
	Sun Oct 23 00:49:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#627455
b1111 !
1"
#627458
b1111 &
b1111 %
1$
#627459
0"
#627462
b101110 &
b101110 %
#627466
b10111 &
b10111 %
#627470
b1000110 &
b1000110 %
#627474
b100011 &
b100011 %
#627478
b1101010 &
b1101010 %
#627482
b110101 &
b110101 %
#627486
b10100000 &
b10100000 %
#627490
b1010000 &
b1010000 %
#627494
b101000 &
b101000 %
#627498
b10100 &
b10100 %
#627502
b1010 &
b1010 %
#627506
b101 &
b101 %
#627510
b10000 &
b10000 %
#627514
b1000 &
b1000 %
#627518
b100 &
b100 %
#627522
b10 &
b10 %
#627526
b1 &
1#
b1 %
#627530
b0 &
b0 %
0#
0$
#1657270
b101 &
b101 %
1$
b101 !
1"
#1657271
0"
#1657274
b10000 &
b10000 %
#1657278
b1000 &
b1000 %
#1657282
b100 &
b100 %
#1657286
b10 &
b10 %
#1657290
b1 &
b1 %
1#
#1657294
b0 &
0#
b0 %
0$
#2622294
b11 &
b11 %
1$
b11 !
1"
#2622295
0"
#2622298
b1010 &
b1010 %
#2622302
b101 &
b101 %
#2622306
b10000 &
b10000 %
#2622310
b1000 &
b1000 %
#2622314
b100 &
b100 %
#2622318
b10 &
b10 %
#2622322
b1 &
b1 %
1#
#2622326
b0 &
0#
b0 %
0$
#4500012
