###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        19876   # Number of WRITE/WRITEP commands
num_reads_done                 =      1053501   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       892767   # Number of read row buffer hits
num_read_cmds                  =      1053500   # Number of READ/READP commands
num_writes_done                =        19885   # Number of read requests issued
num_write_row_hits             =         9767   # Number of write row buffer hits
num_act_cmds                   =       171638   # Number of ACT commands
num_pre_cmds                   =       171610   # Number of PRE commands
num_ondemand_pres              =       147482   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9423824   # Cyles of rank active rank.0
rank_active_cycles.1           =      9159446   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       576176   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       840554   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1001131   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22202   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13175   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5344   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2880   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2824   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3706   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1078   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          481   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          540   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20053   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           53   # Write cmd latency (cycles)
write_latency[100-119]         =           60   # Write cmd latency (cycles)
write_latency[120-139]         =           90   # Write cmd latency (cycles)
write_latency[140-159]         =           97   # Write cmd latency (cycles)
write_latency[160-179]         =          135   # Write cmd latency (cycles)
write_latency[180-199]         =          177   # Write cmd latency (cycles)
write_latency[200-]            =        19240   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       356674   # Read request latency (cycles)
read_latency[40-59]            =       131373   # Read request latency (cycles)
read_latency[60-79]            =       107321   # Read request latency (cycles)
read_latency[80-99]            =        64583   # Read request latency (cycles)
read_latency[100-119]          =        50908   # Read request latency (cycles)
read_latency[120-139]          =        46336   # Read request latency (cycles)
read_latency[140-159]          =        36223   # Read request latency (cycles)
read_latency[160-179]          =        30002   # Read request latency (cycles)
read_latency[180-199]          =        26052   # Read request latency (cycles)
read_latency[200-]             =       204022   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.9221e+07   # Write energy
read_energy                    =  4.24771e+09   # Read energy
act_energy                     =  4.69602e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.76564e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.03466e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88047e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71549e+09   # Active standby energy rank.1
average_read_latency           =      143.052   # Average read request latency (cycles)
average_interarrival           =      9.31606   # Average request interarrival latency (cycles)
total_energy                   =  1.77972e+10   # Total energy (pJ)
average_power                  =      1779.72   # Average power (mW)
average_bandwidth              =      9.15956   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        19919   # Number of WRITE/WRITEP commands
num_reads_done                 =      1106596   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       914183   # Number of read row buffer hits
num_read_cmds                  =      1106596   # Number of READ/READP commands
num_writes_done                =        19927   # Number of read requests issued
num_write_row_hits             =         9635   # Number of write row buffer hits
num_act_cmds                   =       203640   # Number of ACT commands
num_pre_cmds                   =       203613   # Number of PRE commands
num_ondemand_pres              =       179014   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9302264   # Cyles of rank active rank.0
rank_active_cycles.1           =      9274869   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       697736   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       725131   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1055368   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21588   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13156   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4888   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2845   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2904   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3616   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1084   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          535   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          497   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20073   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           21   # Write cmd latency (cycles)
write_latency[80-99]           =           21   # Write cmd latency (cycles)
write_latency[100-119]         =           41   # Write cmd latency (cycles)
write_latency[120-139]         =           44   # Write cmd latency (cycles)
write_latency[140-159]         =           60   # Write cmd latency (cycles)
write_latency[160-179]         =          108   # Write cmd latency (cycles)
write_latency[180-199]         =          183   # Write cmd latency (cycles)
write_latency[200-]            =        19438   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       343321   # Read request latency (cycles)
read_latency[40-59]            =       133595   # Read request latency (cycles)
read_latency[60-79]            =       119024   # Read request latency (cycles)
read_latency[80-99]            =        72589   # Read request latency (cycles)
read_latency[100-119]          =        58233   # Read request latency (cycles)
read_latency[120-139]          =        53420   # Read request latency (cycles)
read_latency[140-159]          =        40911   # Read request latency (cycles)
read_latency[160-179]          =        34103   # Read request latency (cycles)
read_latency[180-199]          =        28501   # Read request latency (cycles)
read_latency[200-]             =       222894   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.94356e+07   # Write energy
read_energy                    =   4.4618e+09   # Read energy
act_energy                     =  5.57159e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.34913e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.48063e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80461e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78752e+09   # Active standby energy rank.1
average_read_latency           =       146.12   # Average read request latency (cycles)
average_interarrival           =      8.87661   # Average request interarrival latency (cycles)
total_energy                   =  1.80981e+10   # Total energy (pJ)
average_power                  =      1809.81   # Average power (mW)
average_bandwidth              =        9.613   # Average bandwidth
