#ifndef __RM69030_PANEL_CFG_H__
#define __RM69030_PANEL_CFG_H__

#define RT_HW_LCD_XRES 240          /* LCD PIXEL WIDTH             */
#define RT_HW_LCD_YRES 120          /* LCD PIXEL HEIGHT            */
#define RT_HW_LCD_PIXEL_CLOCK 16300 /* pixel clock in khz          */
#define RT_HW_LCD_LANE_MBPS 480     /* DSI per lane Mbps           */
#define RT_HW_LCD_LEFT_MARGIN 0     /* Horizontal back porch       */
#define RT_HW_LCD_RIGHT_MARGIN 0    /* Horizontal front porch      */
#define RT_HW_LCD_UPPER_MARGIN 0    /* Vertical back porch         */
#define RT_HW_LCD_LOWER_MARGIN 0    /* Vertical front porch        */
#define RT_HW_LCD_HSYNC_LEN 2       /* Horizontal synchronization  */
#define RT_HW_LCD_VSYNC_LEN 4       /* Vertical synchronization    */

#define RT_HW_LCD_CONN_TYPE RK_DISPLAY_CONNECTOR_DSI
#define RT_HW_LCD_BUS_FORMAT MEDIA_BUS_FMT_RGB565_2X8_BE
#define RT_HW_LCD_INIT_CMD_TYPE CMD_TYPE_DEFAULT
#define RT_HW_LCD_DSI_LANES 1
#define RT_HW_LCD_VMODE_FLAG DSI_MODE_LPM
#define RT_HW_LCD_DISPLAY_MODE DISPLAY_CMD_MODE
#define RT_HW_LCD_AREA_DISPLAY DISABLE_AREA_DISPLAY
#define RT_HW_LCD_DCS_BACKLIGHT 1
#define RT_HW_LCD_MAX_BRIGHTNESS 255

#define RT_HW_LCD_XACT_ALIGN 1
#define RT_HW_LCD_YACT_ALIGN 1
#define RT_HW_LCD_XPOS_ALIGN 1
#define RT_HW_LCD_YPOS_ALIGN 1

const static struct rockchip_cmd cmd_on[] = {
    { 0x15, 0x00, 0x02, { 0xFE, 0x01 } },
    { 0x15, 0x00, 0x02, { 0x04, 0x20 } },  //Write write ram disable
    { 0x15, 0x00, 0x02, { 0x05, 0x70 } },  //128RGB, T->B, NW
    { 0x15, 0x00, 0x02, { 0x06, 0x3C } },  //NL = 240 line
    { 0x15, 0x00, 0x02, { 0x0E, 0x83 } },  //AVDD = 6.2V normal mode
    { 0x15, 0x00, 0x02, { 0x0F, 0x83 } },  //AVDD = 6.2V idle mode
    { 0x15, 0x00, 0x02, { 0x10, 0x11 } },  //AVDD = 2xVCI
    { 0x15, 0x00, 0x02, { 0x11, 0xA2 } },  //VCL = -1xVCI, -3.1V normal mode
    { 0x15, 0x00, 0x02, { 0x12, 0xA2 } },  //VCL = -1xVCI, -3.1V idle mode
    { 0x15, 0x00, 0x02, { 0x13, 0x80 } },  //VGH = AVDD normal mode
    { 0x15, 0x00, 0x02, { 0x14, 0x80 } },  //VGH = AVDD idle mode
    { 0x15, 0x00, 0x02, { 0x15, 0x81 } },  //VGL = VCL - VCI normal mode
    { 0x15, 0x00, 0x02, { 0x16, 0x81 } },  //VGL = VCL - VCI idle mode
    { 0x15, 0x00, 0x02, { 0x18, 0x66 } },  //VGHR = 6V normal/idle mode
    { 0x15, 0x00, 0x02, { 0x19, 0x88 } },  //VGLR = -6V normal/idle mode
    { 0x15, 0x00, 0x02, { 0x1D, 0x02 } },  //Switch EQ on
    { 0x15, 0x00, 0x02, { 0x1E, 0x02 } },  //Switch EQ on
    { 0x15, 0x00, 0x02, { 0x1F, 0x02 } },  //VSR EQ on
    { 0x15, 0x00, 0x02, { 0x20, 0x02 } },  //VSR EQ on
    { 0x15, 0x00, 0x02, { 0x25, 0x06 } },  //normal mode: gamma1, 24bit
    { 0x15, 0x00, 0x02, { 0x26, 0x80 } },  //T1A = 280(640 * 100ns = 64us)
    { 0x15, 0x00, 0x02, { 0x27, 0x16 } },  //normal mode VBP = 22
    { 0x15, 0x00, 0x02, { 0x28, 0x0E } },  //normal mode VFP = 14
    { 0x15, 0x00, 0x02, { 0x29, 0x01 } },  //normal mode skip frame off
    { 0x15, 0x00, 0x02, { 0x2A, 0x06 } },  //idle mode: gamma1, 24bit
    { 0x15, 0x00, 0x02, { 0x2B, 0x80 } },  //T1B = 280(640 * 100ns = 64us)
    { 0x15, 0x00, 0x02, { 0x2D, 0x16 } },  //idle mode VBP = 22
    { 0x15, 0x00, 0x02, { 0x2F, 0x0E } },  //idle mode VFP = 14
    { 0x15, 0x00, 0x02, { 0x30, 0x43 } },  //idle mode skip frame = 60/4 = 15Hz
    { 0x15, 0x00, 0x02, { 0x36, 0x00 } },  //AP= 3b'000
    { 0x15, 0x00, 0x02, { 0x37, 0x0C } },  //precharge to VGSP, mux 1:6

    { 0x15, 0x00, 0x02, { 0x3A, 0x08 } },  //T1_sd
    { 0x15, 0x00, 0x02, { 0x3B, 0x00 } },  //Tp_sd
    { 0x15, 0x00, 0x02, { 0x3D, 0x16 } },  //Th_sd
    { 0x15, 0x00, 0x02, { 0x3F, 0x27 } },  //Tsw_sd
    { 0x15, 0x00, 0x02, { 0x40, 0x0F } },  //Thsw_sd
    { 0x15, 0x00, 0x02, { 0x41, 0x0D } },  //Thsd_sd
    { 0x15, 0x00, 0x02, { 0x42, 0x14 } },  //Mux 142536, odd/even line SWAP
    { 0x15, 0x00, 0x02, { 0x43, 0x41 } },
    { 0x15, 0x00, 0x02, { 0x44, 0x25 } },
    { 0x15, 0x00, 0x02, { 0x45, 0x52 } },
    { 0x15, 0x00, 0x02, { 0x46, 0x36 } },
    { 0x15, 0x00, 0x02, { 0x47, 0x63 } },
    { 0x15, 0x00, 0x02, { 0x48, 0x14 } },
    { 0x15, 0x00, 0x02, { 0x49, 0x41 } },
    { 0x15, 0x00, 0x02, { 0x4A, 0x25 } },
    { 0x15, 0x00, 0x02, { 0x4B, 0x52 } },
    { 0x15, 0x00, 0x02, { 0x4C, 0x36 } },
    { 0x15, 0x00, 0x02, { 0x4D, 0x63 } },
    { 0x15, 0x00, 0x02, { 0x4E, 0x14 } },  //Data R1R2G1G2B1B2, odd/even line SWAP
    { 0x15, 0x00, 0x02, { 0x4F, 0x41 } },
    { 0x15, 0x00, 0x02, { 0x50, 0x25 } },
    { 0x15, 0x00, 0x02, { 0x51, 0x52 } },
    { 0x15, 0x00, 0x02, { 0x52, 0x36 } },
    { 0x15, 0x00, 0x02, { 0x53, 0x63 } },
    { 0x15, 0x00, 0x02, { 0x54, 0x14 } },
    { 0x15, 0x00, 0x02, { 0x55, 0x41 } },
    { 0x15, 0x00, 0x02, { 0x56, 0x25 } },
    { 0x15, 0x00, 0x02, { 0x57, 0x52 } },
    { 0x15, 0x00, 0x02, { 0x58, 0x36 } },
    { 0x15, 0x00, 0x02, { 0x59, 0x63 } },

    { 0x15, 0x00, 0x02, { 0x5B, 0x10 } },  //VREFN5 on
    { 0x15, 0x00, 0x02, { 0x62, 0x19 } },  //VREFN5 = -3V normal mode
    { 0x15, 0x00, 0x02, { 0x63, 0x19 } },  //VREFN5 = -3V idle mode
    { 0x15, 0x00, 0x02, { 0x66, 0x90 } },  //idle mode internal power
    { 0x15, 0x00, 0x02, { 0x67, 0x40 } },  //internal power delay 1 frame off
    { 0x15, 0x00, 0x02, { 0x6A, 0x05 } },  //swire 05 pulse, -2V for RT4723

    { 0x15, 0x00, 0x02, { 0x6C, 0x80 } },  //OP setting
    { 0x15, 0x00, 0x02, { 0x6D, 0x39 } },  //skip frame VGMP and VGSP regulator off
    { 0x15, 0x00, 0x02, { 0x6E, 0x00 } },  //MIPI interface ON
    { 0x15, 0x00, 0x02, { 0x70, 0xA8 } },  //display off SD to AVDD, display on SD to AVDD}},
    { 0x15, 0x00, 0x02, { 0x72, 0x1A } },  //internal OVDD = 4.6V
    { 0x15, 0x00, 0x02, { 0x73, 0x11 } },  //internal OVSS = -2V
    { 0x15, 0x00, 0x02, { 0x74, 0x0C } },  //OVDD power from AVDD, source power from AVDD

    { 0x15, 0x00, 0x02, { 0xFE, 0x02 } },
    { 0x15, 0x00, 0x02, { 0xA9, 0x30 } },  //VGMP = 130 ,5.8V
    { 0x15, 0x00, 0x02, { 0xAA, 0xB8 } },  //VGSP = 0B8 ,2.5V
    { 0x15, 0x00, 0x02, { 0xAB, 0x01 } },  //VGMP VGSP high byte

    { 0x15, 0x00, 0x02, { 0xFE, 0x03 } },
    { 0x15, 0x00, 0x02, { 0xA9, 0x30 } },  //VGMP = 130 ,5.8V
    { 0x15, 0x00, 0x02, { 0xAA, 0x90 } },  //VGSP = 090 ,2V
    { 0x15, 0x00, 0x02, { 0xAB, 0x01 } },  //VGMP VGSP high byte

    { 0x15, 0x00, 0x02, { 0xFE, 0x04 } },
    { 0x15, 0x00, 0x02, { 0x00, 0xDC } },  //VSR1=SN_CK1
    { 0x15, 0x00, 0x02, { 0x01, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x02, 0x02 } },
    { 0x15, 0x00, 0x02, { 0x03, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x04, 0x08 } },
    { 0x15, 0x00, 0x02, { 0x05, 0x01 } },
    { 0x15, 0x00, 0x02, { 0x06, 0x70 } },
    { 0x15, 0x00, 0x02, { 0x07, 0x0A } },
    { 0x15, 0x00, 0x02, { 0x08, 0x00 } },

    { 0x15, 0x00, 0x02, { 0x09, 0xDC } },  //VSR2=SN_CK2
    { 0x15, 0x00, 0x02, { 0x0a, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x0b, 0x02 } },
    { 0x15, 0x00, 0x02, { 0x0C, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x0D, 0x08 } },
    { 0x15, 0x00, 0x02, { 0x0E, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x0F, 0x70 } },
    { 0x15, 0x00, 0x02, { 0x10, 0x0A } },
    { 0x15, 0x00, 0x02, { 0x11, 0x00 } },

    { 0x15, 0x00, 0x02, { 0x12, 0xCC } },  //VSR3=EM_CK1
    { 0x15, 0x00, 0x02, { 0x13, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x14, 0x02 } },
    { 0x15, 0x00, 0x02, { 0x15, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x16, 0x20 } },
    { 0x15, 0x00, 0x02, { 0x17, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x18, 0x28 } },
    { 0x15, 0x00, 0x02, { 0x19, 0x26 } },
    { 0x15, 0x00, 0x02, { 0x1A, 0x00 } },

    { 0x15, 0x00, 0x02, { 0x1B, 0xCC } },  //VSR4=EM_CK2
    { 0x15, 0x00, 0x02, { 0x1C, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x1D, 0x02 } },
    { 0x15, 0x00, 0x02, { 0x1E, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x1F, 0x20 } },
    { 0x15, 0x00, 0x02, { 0x20, 0x01 } },
    { 0x15, 0x00, 0x02, { 0x21, 0x28 } },
    { 0x15, 0x00, 0x02, { 0x22, 0x26 } },
    { 0x15, 0x00, 0x02, { 0x23, 0x00 } },

    { 0x15, 0x00, 0x02, { 0x4C, 0x89 } },  //VST=SN_STV
    { 0x15, 0x00, 0x02, { 0x4D, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x4E, 0x01 } },
    { 0x15, 0x00, 0x02, { 0x4F, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x50, 0x01 } },
    { 0x15, 0x00, 0x02, { 0x51, 0xBB } },
    { 0x15, 0x00, 0x02, { 0x52, 0xBB } },

    { 0x15, 0x00, 0x02, { 0x53, 0xCA } },  //VEN=EM_STV
    { 0x15, 0x00, 0x02, { 0x54, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x55, 0x03 } },
    { 0x15, 0x00, 0x02, { 0x56, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x58, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x59, 0x00 } },
    { 0x15, 0x00, 0x02, { 0x65, 0x45 } },
    { 0x15, 0x00, 0x02, { 0x66, 0x0C } },
    { 0x15, 0x00, 0x02, { 0x67, 0x00 } },

    { 0x15, 0x00, 0x02, { 0x5E, 0x01 } },
    { 0x15, 0x00, 0x02, { 0x5F, 0xC8 } },
    { 0x15, 0x00, 0x02, { 0x60, 0xCC } },
    { 0x15, 0x00, 0x02, { 0x61, 0xCC } },
    { 0x15, 0x00, 0x02, { 0x62, 0xCC } },
    { 0x15, 0x00, 0x02, { 0x75, 0xCC } },
    { 0x15, 0x00, 0x02, { 0x76, 0x3C } },
    { 0x15, 0x00, 0x02, { 0x77, 0x92 } },
    { 0x15, 0x00, 0x02, { 0x78, 0xCC } },
    { 0x15, 0x00, 0x02, { 0x79, 0xCC } },
    { 0x15, 0x00, 0x02, { 0x9C, 0xF8 } },
    { 0x15, 0x00, 0x02, { 0x9D, 0xC7 } },
    { 0x15, 0x00, 0x02, { 0x9E, 0x33 } },

    { 0x15, 0x00, 0x02, { 0xA2, 0xCC } },
    { 0x15, 0x00, 0x02, { 0xA3, 0x3C } },
    { 0x15, 0x00, 0x02, { 0xA4, 0x54 } },
    { 0x15, 0x00, 0x02, { 0xA5, 0x10 } },
    { 0x15, 0x00, 0x02, { 0xA6, 0xC2 } },
    { 0x15, 0x00, 0x02, { 0xA7, 0xCC } },
    { 0x15, 0x00, 0x02, { 0x9F, 0x3F } },
    { 0x15, 0x00, 0x02, { 0xA0, 0x3F } },

    { 0x15, 0x00, 0x02, { 0x63, 0xF8 } },
    { 0x15, 0x00, 0x02, { 0x7A, 0xC7 } },
    { 0x15, 0x00, 0x02, { 0x8D, 0x1F } },
    { 0x15, 0x00, 0x02, { 0x8E, 0xE3 } },

    { 0x15, 0x00, 0x02, { 0x64, 0x0E } },

    { 0x15, 0x00, 0x02, { 0xFE, 0x00 } },

    { 0x39, 0x00, 0x05, { 0x2A, 0x00, 0X04, 0X00, 0x7B } },
    { 0x15, 0x00, 0x02, { 0x35, 0x02 } },
    { 0x15, 0x00, 0x02, { 0x51, 0xff } },  // 背光
    { 0x05, 0x00, 0x01, { 0x11 } },        // sleep out
    { 0x05, 0x78, 0x01, { 0x29 } },        //delay 120ms
};

const static struct rockchip_cmd cmd_off[] = {};

#endif /* __RM69030_PANEL_CFG_H__ */
