{:input (genetic.representation/genetic-representation "../distilledmedium/57876.DF9D60F3.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_11_16, wire1_10_11_12, wire2_10_12, wire3_16, wire4_15, wire5_14);\n  wire \\:missing_edge ;\n  input wire0_11_16;\n  wire wire0_11_16;\n  wire wire10_14;\n  wire wire11_13;\n  wire wire13_15;\n  input wire1_10_11_12;\n  wire wire1_10_11_12;\n  input wire2_10_12;\n  wire wire2_10_12;\n  output wire3_16;\n  wire wire3_16;\n  output wire4_15;\n  wire wire4_15;\n  output wire5_14;\n  wire wire5_14;\n  wire wire6;\n  wire wire7;\n  wire wire8;\n  wire wire9_12;\n  wire wire9_13;\n  assign wire9_13 = 2'h1 >> wire9_12;\n  assign wire10_14 = 4'h6 >> { wire2_10_12, wire1_10_11_12 };\n  assign wire11_13 = 4'h6 >> { wire1_10_11_12, wire0_11_16 };\n  assign wire9_12 = 4'h6 >> { wire2_10_12, wire1_10_11_12 };\n  assign wire13_15 = 4'h8 >> { wire9_13, wire11_13 };\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_16 = wire0_11_16;\n  assign wire4_15 = wire13_15;\n  assign wire5_14 = wire10_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:3.1-37.10\" *)\nmodule postsynth(wire0_11_16, wire1_10_11_12, wire2_10_12, wire3_16, wire4_15, wire5_14);\n  wire _0_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:5.9-5.20\" *)\n  input wire0_11_16;\n  wire wire0_11_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:7.8-7.17\" *)\n  wire wire10_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:9.8-9.17\" *)\n  wire wire13_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:10.9-10.23\" *)\n  input wire1_10_11_12;\n  wire wire1_10_11_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:12.9-12.20\" *)\n  input wire2_10_12;\n  wire wire2_10_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:14.10-14.18\" *)\n  output wire3_16;\n  wire wire3_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:16.10-16.18\" *)\n  output wire4_15;\n  wire wire4_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:18.10-18.18\" *)\n  output wire5_14;\n  wire wire5_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:20.8-20.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:21.8-21.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:22.8-22.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/86B3D1D1.v:23.8-23.16\" *)\n  wire wire9_12;\n  assign wire5_14 = wire2_10_12 ^ wire1_10_11_12;\n  assign _0_ = wire0_11_16 ^ wire1_10_11_12;\n  assign wire4_15 = _0_ & ~(wire5_14);\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_14 = wire5_14;\n  assign wire13_15 = wire4_15;\n  assign wire3_16 = wire0_11_16;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign wire9_12 = wire5_14;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}