/* *****************************************************************************
 * File: template.vp
 * Author: Ofer Shacham
 * 
 * Description:
 * This module is the top of the actual design.
 * 
 * REQUIRED GENESIS PARAMETERS:
 * ----------------------------
 * * IOList -  List of main design IOs. For each IO you must specify:
 *   * name
 *   * width
 *   * direction - allowed directions are 'in'/'out'
 *   * bsr - put IO on boundary scan? (yes/no)
 *   * pad - pad type (analog or anl/digital or dig)
 *   * orientation - Orientation of the IO pad. allowed values are {left, right, 
 *		     top, bottom}
 * 
 * SYSCLK_CFG_BUS_WIDTH (48) -  Bus width for system clocked configuration entities
 * SYSCLK_CFG_ADDR_WIDTH (18) - Address width for system clocked configuration entities
 * TESTCLK_CFG_BUS_WIDTH (32) - Bus width for test clocked configuration entities
 * TESTCLK_CFG_ADDR_WIDTH (12) - Address width for test clocked configuration entities
 * 
 * ds
 * Inputs:
 * -------
 * Main design inputs, plus  
 * inputs that regard the boundary scan and pads control
 * 
 * Outputs:
 * --------
 * Main design outputs, plus 
 * outputs that regard the boundary scan and pads control
 * 
 * Change bar:
 * -----------
 * Date          Author   Description
 * Mar 28, 2010  shacham  init version  --  
 * May 18, 2010  shacham  Added orientation feild to IO parameter list
 * May 24, 2010  shacham  Pulled config bus parameters to top level
 *			  Added cfg_ifc as the proper way to implement config
 *			  bus uniformity amongst modules.
 *			  Made declaration of IO params into a force_param to
 *			  make it immutable
 * ****************************************************************************/
// ACTUAL GENESIS2 PARAMETERIZATIONS
//; my $io_list = parameter(Name=>'IOList', Val=> 
//;		[	
//;		# Digital IOs
//;			# Some random signals for illustration. (connected to the reg file for no good reason)
//;			{name => 'en_v2t', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_slice', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_v2tn', bitwidth => 5, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_v2tp', bitwidth => 5, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'init', bitwidth => 2, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ALWS_ON', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_late', bitwidth => 2, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_early', bitwidth => 2, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_TDC', bitwidth => 5, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_gf', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_arb_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_delay_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_ext_Qperi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_pm_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_cal_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ext_Qperi', bitwidth => 5, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_pm_sign_pi', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'del_inc', bitwidth => 32, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'enb_unit_pi', bitwidth => 32, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_slice', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_sw', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_clk_encoder', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'disable_state', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_clk_sw', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_meas_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_meas_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_slice_rep', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_v2tn_rep', bitwidth => 5, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_v2tp_rep', bitwidth => 5, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'init_rep', bitwidth => 2, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ALWS_ON_rep', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_late_rep', bitwidth => 2, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_early_rep', bitwidth => 2, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dcdl_TDC_rep', bitwidth => 5, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_del_out', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'disable_ibuf_async', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'disable_ibuf_main', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'disable_ibuf_mdll_ref', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'disable_ibuf_mdll_mon', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_inbuf', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_clk_source', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'bypass_inbuf_div', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'bypass_inbuf_div2', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'inbuf_ndiv', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_inbuf_meas', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_biasgen', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_biasgen', bitwidth => 4, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_del_out_pi', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_del_out_pi', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_TDC_phase_reverse', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'pm_out_pi', bitwidth => 20, array=>4,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'cal_out_pi', bitwidth => 4, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Qperi', bitwidth => 5, array=>4,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'max_sel_mux', bitwidth => 5, array=>4,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'retimer_mux_ctrl_1', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'retimer_mux_ctrl_2', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'retimer_mux_ctrl_1_rep', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'retimer_mux_ctrl_2_rep', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_PFD_in', bitwidth => 2, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sign_PFD_clk_in', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_PFD_in_rep', bitwidth => 2, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sign_PFD_clk_in_rep', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'pd_offset_ext', bitwidth => 8, array=>1,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'Ki', bitwidth => 5, array=>1,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'Kp', bitwidth => 5, array=>1,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'Kr', bitwidth => 5, array=>1,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'en_ext_pi_ctl', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ext_pi_ctl', bitwidth => 9, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_freq_est', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_ramp_est', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'phase_est', bitwidth => 18, array=>1,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'freq_est', bitwidth => 18, array=>1,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'ramp_est', bitwidth => 18, array=>1,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'sel_inp_mux', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sample_state', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'invert', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'cdr_en_clamp', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'cdr_clamp_amt', bitwidth => 32, array=>1,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'ext_pi_ctl_offset', bitwidth => 9, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_ext_pfd_offset', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'bypass_pi_ctl', bitwidth => 9, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_bypass_pi_ctl', bitwidth => 9, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ext_pfd_offset', bitwidth => 8, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_ext_pfd_offset_rep', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ext_pfd_offset_rep', bitwidth => 8, array=>2,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_ext_max_sel_mux', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ext_max_sel_mux', bitwidth => 5, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_pfd_cal', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_pfd_cal_rep', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Navg_adc', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Nbin_adc', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'DZ_hist_adc', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Navg_adc_rep', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Nbin_adc_rep', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'DZ_hist_adc_rep', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'adcout_avg', bitwidth => 8, array=>16,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'adcout_sum', bitwidth => 24, array=>16,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'adcout_hist_center', bitwidth => 16, array=>16,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'adcout_hist_side', bitwidth => 16, array=>16,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'pfd_offset', bitwidth => 8, array=>16,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'adcout_avg_rep', bitwidth => 8, array=>2,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'adcout_sum_rep', bitwidth => 24, array=>2,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'adcout_hist_center_rep', bitwidth => 16, array=>2,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'adcout_hist_side_rep', bitwidth => 16, array=>2,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'pfd_offset_rep', bitwidth => 8, array=>2,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'Ndiv_clk_avg', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Ndiv_clk_cdr', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'int_rstb', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sram_rstb', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'cdr_rstb', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_rstb', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_gen_rstb', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_outbuff', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_trigbuff', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_outbuff', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_trigbuff', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Ndiv_outbuff', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'Ndiv_trigbuff', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'bypass_out', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'bypass_trig', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ffe_shift', bitwidth => 5, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'channel_shift', bitwidth => 4, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'align_pos', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'cmp_thresh', bitwidth => 10, array=>16,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'disable_product', bitwidth => 16, array=>10,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ffe_thresh', bitwidth => 10, array=>16,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'adc_thresh', bitwidth => 8, array=>16,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'sel_prbs_mux', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_cgra_clk', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'pfd_cal_ext_ave', bitwidth => 8, array=>1,  direction => 'out',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'pfd_cal_flip_feedback', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_pfd_cal_ext_ave', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_int_dump_start', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'int_dump_start', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_ext_max_sel_mux', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_ext_max_sel_mux', bitwidth => 5, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_pi_ctl', bitwidth => 9, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_bypass_pi_ctl', bitwidth => 9, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_bypass_pi_ctl', bitwidth => 9, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_rst', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_ctl_valid', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'read_errt', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'addr_errt', bitwidth => 10, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'enable_errt', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'output_data_frame_errt', bitwidth => 32, array=>5,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_mode', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_sram_ceb', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_addr', bitwidth => 8, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_source', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_src_idx', bitwidth => 5, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'data_gen_mode', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'data_gen_in_0', bitwidth => 8, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'data_gen_in_1', bitwidth => 8, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_count_upper', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_count_lower', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_total_upper', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'hist_total_lower', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'rstn_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_osc_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_dac_sdm_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_monitor_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'inj_mode_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'freeze_lf_dco_track_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'freeze_lf_dac_track_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'load_lf_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_dac_loop_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_hold_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'load_offset_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'en_fcal_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'fcal_start_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'jm_bb_out_pol_jtag', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'fb_ndiv_jtag', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'dco_ctl_offset_jtag', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'dco_ctl_track_lv_jtag', bitwidth => 10, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'dac_ctl_track_lv_jtag', bitwidth => 6, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'gain_bb_jtag', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'gain_bb_dac_jtag', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'sel_sdm_clk_jtag', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'fcal_ndiv_ref_jtag', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctl_dac_bw_thm_jtag', bitwidth => 7, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'ctlb_dac_gain_oc_jtag', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'jm_sel_clk_jtag', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'fcal_ready_2jtag', bitwidth => 1, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'fcal_cnt_2jtag', bitwidth => 10, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'dco_ctl_fine_mon_2jtag', bitwidth => 10, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'dac_ctl_mon_2jtag', bitwidth => 6, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'jm_cdf_out_2jtag', bitwidth => 25, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_cke', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_eqn', bitwidth => 32, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_chan_sel', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_inv_chicken', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_checker_mode', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_err_bits_upper', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_err_bits_lower', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_total_bits_upper', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_total_bits_lower', bitwidth => 32, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_gen_cke', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_gen_init', bitwidth => 32, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_gen_eqn', bitwidth => 32, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_gen_inj_err', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'prbs_gen_chicken', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'in_addr_multi_ffe', bitwidth => 12, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'out_data_multi_ffe', bitwidth => 8, array=>18,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'addr_multi_ffe', bitwidth => 12, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'in_addr_multi', bitwidth => 12, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'out_data_multi', bitwidth => 8, array=>18,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'addr_multi', bitwidth => 12, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_gf', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_arb_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_delay_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_ext_Qperi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_pm_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_cal_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_ext_Qperi', bitwidth => 5, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_sel_pm_sign_pi', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_del_inc', bitwidth => 32, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_enb_unit_pi', bitwidth => 32, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_ctl_dcdl_slice', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_ctl_dcdl_sw', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_ctl_dcdl_clk_encoder', bitwidth => 2, array=>4,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_disable_state', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_clk_sw', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_meas_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_sel_meas_pi', bitwidth => 4, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_inbuf', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_sel_clk_source', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_bypass_inbuf_div', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_bypass_inbuf_div2', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_inbuf_ndiv', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_inbuf_meas', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_sel_del_out_pi', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_en_del_out_pi', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_pm_out_pi', bitwidth => 20, array=>4,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_cal_out_pi', bitwidth => 4, array=>1,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_Qperi', bitwidth => 5, array=>4,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_max_sel_mux', bitwidth => 5, array=>4,  direction => 'in',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_data_gen_rst', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_data_gen_mode', bitwidth => 3, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_data_gen_cke', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_data_gen_per', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_data_gen_exec', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_data_gen_register', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_prbs_gen_init', bitwidth => 32, array=>16,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_prbs_gen_eqn', bitwidth => 32, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_prbs_gen_inj_err', bitwidth => 16, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'tx_prbs_gen_chicken', bitwidth => 2, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'wme_ffe_data', bitwidth => 32, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'wme_ffe_inst', bitwidth => 9, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'wme_ffe_exec', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'wme_ffe_read', bitwidth => 10, array=>1,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;			{name => 'wme_chan_data', bitwidth => 32, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'wme_chan_inst', bitwidth => 10, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'wme_chan_exec', bitwidth => 1, array=>1,  direction => 'out',  bsr => 'yes', signed =>0, orientation => 'top'},
//;			{name => 'wme_chan_read', bitwidth => 8, array=>1,  direction => 'in',  bsr => 'yes', signed =>1, orientation => 'top'},
//;							     				       
//;		# Digital, non-design specific IOs	     				       
//;			{name => 'tck',		bitwidth => 1,  direction => 'in',  bsr => 'no',  pad => 'digital', orientation => 'right'},
//;			{name => 'trst_n',	bitwidth => 1,  direction => 'in',  bsr => 'no',  pad => 'digital', orientation => 'right'},
//;			{name => 'tms',		bitwidth => 1,  direction => 'in',  bsr => 'no',  pad => 'digital', orientation => 'right'},
//;			{name => 'tdi',		bitwidth => 1,  direction => 'in',  bsr => 'no',  pad => 'digital', orientation => 'right'},
//;			{name => 'tdo',		bitwidth => 1,  direction => 'out', bsr => 'no',  pad => 'digital', orientation => 'right'},
//;			{name => 'tdo_en',	bitwidth => 1,  direction => 'out', bsr => 'no',  pad => 'digital', orientation => 'right'}
//;		], 
//;		Doc=>"List of all IOs of the chip with meta information about 'width', 'direction' (in/out), 'bsr' which is boundry scan register (yes/no), ".
//; 		     " 'pad' (digital/analog), and 'orientation' (top/bottom/left/right)",
//;             Force=>1 );
//; my $num_ios = scalar(@{$io_list});
//;
//;# Verify correctness of IO parameters:
//; my $cnt = 0;
//; foreach my $io (@{$io_list}){
//;   $self->error("IO $cnt is missing it's name!") 
//;	unless defined $io->{name};
//;   $self->error("IO $io->{name} (IO\# $cnt) is missing its width!") 
//;	unless defined $io->{bitwidth};
//;   $self->error("IO $io->{name} (IO\# $cnt) has an illegal width -->$io->{bitwidth}<--!") 
//;	if ($io->{bitwidth} < 1);
//;   $self->error("IO $io->{name} (IO\# $cnt) is missing its direction!") 
//;	unless defined $io->{direction};
//;   $self->error("IO $io->{name} (IO\# $cnt) has an invalid direction -->$io->{direction}<--! ".
//;		   "(allowed values: in/out)") 
//;	unless ($io->{direction} =~ m/^(in|out)$/i);
//;   $self->error("IO $io->{name} (IO\# $cnt) does not specify whether it's on the boundary scan!") 
//;	unless defined $io->{bsr};
//;   $self->error("IO $io->{name} (IO\# $cnt) has an invalid bsr flag -->$io->{bsr}<--! ".
//;		   "(allowed values: yes/no)") 
//;	unless ($io->{bsr} =~ m/^(yes|no)$/i);
//;   $cnt++;
//; } # end of "foreach my $io..."
//;
//;
//; # First we create an interface for this chip
//; my $ifc = generate('raw_jtag_ifc', 'ifc', IOList => $io_list);
//;
//; # this would enable others to use this interface
//; parameter(Name=>'IfcPtr', Val=>$ifc, force=>1, Doc=>"Declaring our interface object for others to use");
//;
//;  
//; # Now, let's decide upon the parameters of the two configuration buses:
//; my $sc_cfg_bus_width = $self->define_param(SYSCLK_CFG_BUS_WIDTH => 32);
//; my $sc_cfg_addr_width =  $self->define_param(SYSCLK_CFG_ADDR_WIDTH => 14);

//; my $tc_cfg_bus_width = $self->define_param(TESTCLK_CFG_BUS_WIDTH => 32);
//; my $tc_cfg_addr_width =  $self->define_param(TESTCLK_CFG_ADDR_WIDTH => 14);


module `mname`
  (
   // main IOs
   `$ifc->mname`.des ifc,

   // Signals for the Boundary Scan Register (these are not chip IOs though)
   output wire logic bsr_tdi,
   output wire logic bsr_sample,
   output wire logic	bsr_intest,
   output wire logic bsr_extest,
   output wire logic bsr_update_en,
   output wire logic bsr_capture_en,
   output wire logic bsr_shift_dr,
   input wire logic	bsr_tdo
   );

   //  Config interfaces for system and test clock domains
//; my $sc_jtag2rf0_ifc = generate('cfg_ifc', 'sc_jtag2rf0_ifc',
//;				DataWidth => $sc_cfg_bus_width,
//;				AddrWidth => $sc_cfg_addr_width);
//; my $sc_rf02rf1_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf02rf1_ifc');
//; my $sc_rf12rf2_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf12rf2_ifc');
//; my $sc_rf22rf3_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf22rf3_ifc');
//; my $sc_rf32rf4_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf32rf4_ifc');
//; my $sc_rf42rf5_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf42rf5_ifc');
//; my $sc_rf52rf6_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf52rf6_ifc');
//; my $sc_rf62rf7_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf62rf7_ifc');
//; my $sc_rf72rf8_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf72rf8_ifc');
//; my $sc_rf82rf9_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf82rf9_ifc');
//; my $sc_rf92rf10_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf92rf10_ifc');
//; my $sc_rf102rf11_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf102rf11_ifc');
//; my $sc_rf112rf12_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf112rf12_ifc');
//; my $sc_rf122rf13_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf122rf13_ifc');
//; my $sc_rf132rf14_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf132rf14_ifc');
//; my $sc_rf142rf15_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf142rf15_ifc');
//; my $sc_rf152rf16_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf152rf16_ifc');
//; my $sc_rf162rf17_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf162rf17_ifc');
//; my $sc_rf172rf18_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf172rf18_ifc');
//; my $sc_rf192jtag_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf192jtag_ifc');
//; my $sc_rf182rf19_ifc = clone($sc_jtag2rf0_ifc, 'sc_rf182rf19_ifc');

`$sc_jtag2rf0_ifc->instantiate`();
`$sc_rf02rf1_ifc->instantiate`();
`$sc_rf12rf2_ifc->instantiate`();
`$sc_rf22rf3_ifc->instantiate`();
`$sc_rf32rf4_ifc->instantiate`();
`$sc_rf42rf5_ifc->instantiate`();
`$sc_rf52rf6_ifc->instantiate`();
`$sc_rf62rf7_ifc->instantiate`();
`$sc_rf72rf8_ifc->instantiate`();
`$sc_rf82rf9_ifc->instantiate`();
`$sc_rf92rf10_ifc->instantiate`();
`$sc_rf102rf11_ifc->instantiate`();
`$sc_rf112rf12_ifc->instantiate`();
`$sc_rf122rf13_ifc->instantiate`();
`$sc_rf132rf14_ifc->instantiate`();
`$sc_rf142rf15_ifc->instantiate`();
`$sc_rf152rf16_ifc->instantiate`();
`$sc_rf162rf17_ifc->instantiate`();
`$sc_rf172rf18_ifc->instantiate`();
`$sc_rf192jtag_ifc->instantiate`();
`$sc_rf182rf19_ifc->instantiate`();

//; my $tc_jtag2rf0_ifc = generate('cfg_ifc', 'tc_jtag2rf0_ifc',
//;				DataWidth => $tc_cfg_bus_width,
//;				AddrWidth => $tc_cfg_addr_width);
//; my $tc_rf02rf1_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf02rf1_ifc');
//; my $tc_rf12rf2_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf12rf2_ifc');
//; my $tc_rf22rf3_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf22rf3_ifc');
//; my $tc_rf32rf4_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf32rf4_ifc');
//; my $tc_rf42rf5_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf42rf5_ifc');
//; my $tc_rf52rf6_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf52rf6_ifc');
//; my $tc_rf62rf7_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf62rf7_ifc');
//; my $tc_rf72rf8_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf72rf8_ifc');
//; my $tc_rf82rf9_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf82rf9_ifc');
//; my $tc_rf92rf10_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf92rf10_ifc');
//; my $tc_rf102rf11_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf102rf11_ifc');
//; my $tc_rf112rf12_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf112rf12_ifc');
//; my $tc_rf122rf13_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf122rf13_ifc');
//; my $tc_rf132rf14_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf132rf14_ifc');
//; my $tc_rf142rf15_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf142rf15_ifc');
//; my $tc_rf152rf16_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf152rf16_ifc');
//; my $tc_rf162rf17_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf162rf17_ifc');
//; my $tc_rf172rf18_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf172rf18_ifc');
//; my $tc_rf182rf19_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf182rf19_ifc');
//; my $tc_rf192rf20_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf192rf20_ifc');
//; my $tc_rf202rf21_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf202rf21_ifc');
//; my $tc_rf212rf22_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf212rf22_ifc');
//; my $tc_rf222rf23_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf222rf23_ifc');
//; my $tc_rf232rf24_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf232rf24_ifc');
//; my $tc_rf242rf25_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf242rf25_ifc');
//; my $tc_rf252rf26_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf252rf26_ifc');
//; my $tc_rf262rf27_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf262rf27_ifc');
//; my $tc_rf272rf28_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf272rf28_ifc');
//; my $tc_rf282rf29_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf282rf29_ifc');
//; my $tc_rf292rf30_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf292rf30_ifc');
//; my $tc_rf302rf31_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf302rf31_ifc');
//; my $tc_rf312rf32_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf312rf32_ifc');
//; my $tc_rf322rf33_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf322rf33_ifc');
//; my $tc_rf332rf34_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf332rf34_ifc');
//; my $tc_rf342rf35_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf342rf35_ifc');
//; my $tc_rf352rf36_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf352rf36_ifc');
//; my $tc_rf362rf37_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf362rf37_ifc');
//; my $tc_rf372rf38_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf372rf38_ifc');
//; my $tc_rf382rf39_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf382rf39_ifc');
//; my $tc_rf392rf40_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf392rf40_ifc');
//; my $tc_rf402rf41_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf402rf41_ifc');
//; my $tc_rf412rf42_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf412rf42_ifc');
//; my $tc_rf422rf43_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf422rf43_ifc');
//; my $tc_rf442jtag_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf442jtag_ifc');
//; my $tc_rf432rf44_ifc = clone($tc_jtag2rf0_ifc, 'tc_rf432rf44_ifc');

`$tc_jtag2rf0_ifc->instantiate`();
`$tc_rf02rf1_ifc->instantiate`();
`$tc_rf12rf2_ifc->instantiate`();
`$tc_rf22rf3_ifc->instantiate`();
`$tc_rf32rf4_ifc->instantiate`();
`$tc_rf42rf5_ifc->instantiate`();
`$tc_rf52rf6_ifc->instantiate`();
`$tc_rf62rf7_ifc->instantiate`();
`$tc_rf72rf8_ifc->instantiate`();
`$tc_rf82rf9_ifc->instantiate`();
`$tc_rf92rf10_ifc->instantiate`();
`$tc_rf102rf11_ifc->instantiate`();
`$tc_rf112rf12_ifc->instantiate`();
`$tc_rf122rf13_ifc->instantiate`();
`$tc_rf132rf14_ifc->instantiate`();
`$tc_rf142rf15_ifc->instantiate`();
`$tc_rf152rf16_ifc->instantiate`();
`$tc_rf162rf17_ifc->instantiate`();
`$tc_rf172rf18_ifc->instantiate`();
`$tc_rf182rf19_ifc->instantiate`();
`$tc_rf192rf20_ifc->instantiate`();
`$tc_rf202rf21_ifc->instantiate`();
`$tc_rf212rf22_ifc->instantiate`();
`$tc_rf222rf23_ifc->instantiate`();
`$tc_rf232rf24_ifc->instantiate`();
`$tc_rf242rf25_ifc->instantiate`();
`$tc_rf252rf26_ifc->instantiate`();
`$tc_rf262rf27_ifc->instantiate`();
`$tc_rf272rf28_ifc->instantiate`();
`$tc_rf282rf29_ifc->instantiate`();
`$tc_rf292rf30_ifc->instantiate`();
`$tc_rf302rf31_ifc->instantiate`();
`$tc_rf312rf32_ifc->instantiate`();
`$tc_rf322rf33_ifc->instantiate`();
`$tc_rf332rf34_ifc->instantiate`();
`$tc_rf342rf35_ifc->instantiate`();
`$tc_rf352rf36_ifc->instantiate`();
`$tc_rf362rf37_ifc->instantiate`();
`$tc_rf372rf38_ifc->instantiate`();
`$tc_rf382rf39_ifc->instantiate`();
`$tc_rf392rf40_ifc->instantiate`();
`$tc_rf402rf41_ifc->instantiate`();
`$tc_rf412rf42_ifc->instantiate`();
`$tc_rf422rf43_ifc->instantiate`();
`$tc_rf442jtag_ifc->instantiate`();
`$tc_rf432rf44_ifc->instantiate`();


   // Reset to the test clock domain (this is different than the trst signal)
   logic 				test_logic_reset;


   //;
   //;
   //;
   //; # Create the JTAG to reg-files controller object
//; my $cfg_dbg = generate('cfg_and_dbg', 'cfg_and_dbg',
//;			SC_CFG_BUS => 'yes', SC_CFG_IFC_REF => $sc_jtag2rf0_ifc,
//;			TC_CFG_BUS => 'yes', TC_CFG_IFC_REF => $tc_jtag2rf0_ifc);

   //;

   // Instantiate the JTAG to reg-files controller
   `$cfg_dbg->instantiate`
     (
      // JTAG signals
      .tms(ifc.tms),
      .tck(ifc.tck),
      .trst_n(ifc.trst_n),
      .tdi(ifc.tdi),
      .tdo(ifc.tdo),
      .tdo_en(ifc.tdo_en),

      // BSR interface
      .bsr_extest(bsr_extest),
      .bsr_intest(bsr_intest),
      .bsr_sample(bsr_sample),
      .bsr_capture_en(bsr_capture_en),
      .bsr_shift_dr(bsr_shift_dr),
      .bsr_update_en(bsr_update_en),
      .bsr_tdo(bsr_tdo),
      .bsr_tdi(bsr_tdi),

      // signals to the system clocked regfile
			.sc_cfgReq(`$sc_jtag2rf0_ifc->iname`.cfgOut),
			.sc_cfgRep(`$sc_rf192jtag_ifc->iname`.cfgIn),

      .Clk(ifc.Clk),
      .Reset(ifc.Reset),

      // signals to the jtag clocked regfile
			.tc_cfgReq(`$tc_jtag2rf0_ifc->iname`.cfgOut),
			.tc_cfgRep(`$tc_rf442jtag_ifc->iname`.cfgIn),

      .test_logic_reset(test_logic_reset)
      );


   // Instantiate a couple of SYSTEM CLOCK domain reg-files and concatenate them
   // Note that signals A and B are IO's to the system. We'll also define signal C here:
   //; my $sc_cfg_ops = $cfg_dbg->get_param('SC_CFG_OPCODES');
//sc Domain: Register Bank 0:
//;my $regfile0_on_sysclk = generate('reg_file', 'regfile0_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1000,
//;			RegList =>[
//;					{Name  =>'cal_out_pi', Width => 4, IEO   =>'i'},
//;					{Name  =>'phase_est', Width => 18, IEO   =>'i'},
//;					{Name  =>'freq_est', Width => 18, IEO   =>'i'},
//;					{Name  =>'ramp_est', Width => 18, IEO   =>'i'},
//;					{Name  =>'prbs_rstb', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'prbs_gen_rstb', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_prbs_mux', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'hist_mode', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'hist_sram_ceb', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'hist_addr', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'hist_source', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'hist_src_idx', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'data_gen_mode', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'data_gen_in_0', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'data_gen_in_1', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'hist_count_upper', Width => 32, IEO   =>'i'},
//;					{Name  =>'hist_count_lower', Width => 32, IEO   =>'i'},
//;					{Name  =>'hist_total_upper', Width => 32, IEO   =>'i'},
//;					{Name  =>'hist_total_lower', Width => 32, IEO   =>'i'},
//;					{Name  =>'fcal_ready_2jtag', Width => 1, IEO   =>'i'},
//;					{Name  =>'fcal_cnt_2jtag', Width => 10, IEO   =>'i'},
//;					{Name  =>'dco_ctl_fine_mon_2jtag', Width => 10, IEO   =>'i'},
//;					{Name  =>'dac_ctl_mon_2jtag', Width => 6, IEO   =>'i'},
//;					{Name  =>'jm_cdf_out_2jtag', Width => 25, IEO   =>'i'},
//;					{Name  =>'prbs_cke', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'prbs_eqn', Width => 32, IEO   =>'o',Default => 96},
//;					{Name  =>'prbs_chan_sel', Width => 16, IEO   =>'o',Default => 65535},
//;					{Name  =>'prbs_inv_chicken', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'prbs_checker_mode', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'prbs_err_bits_upper', Width => 32, IEO   =>'i'},
//;					{Name  =>'prbs_err_bits_lower', Width => 32, IEO   =>'i'},
//;					{Name  =>'prbs_total_bits_upper', Width => 32, IEO   =>'i'},
//;					{Name  =>'prbs_total_bits_lower', Width => 32, IEO   =>'i'},
//;					{Name  =>'prbs_gen_cke', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'prbs_gen_init', Width => 32, IEO   =>'o',Default => 1},
//;					{Name  =>'prbs_gen_eqn', Width => 32, IEO   =>'o',Default => 96},
//;					{Name  =>'prbs_gen_inj_err', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'prbs_gen_chicken', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'addr_multi_ffe', Width => 12, IEO   =>'i'},
//;					{Name  =>'addr_multi', Width => 12, IEO   =>'i'},
//;					{Name  =>'tx_cal_out_pi', Width => 4, IEO   =>'i'},
//;					{Name  =>'wme_ffe_read', Width => 10, IEO   =>'i'},
//;					{Name  =>'wme_chan_read', Width => 8, IEO   =>'i'}
//;				]
//;			);
`$regfile0_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_jtag2rf0_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf02rf1_ifc->iname`.cfgOut),
			.cal_out_pi_d(ifc.cal_out_pi),
			.phase_est_d(ifc.phase_est),
			.freq_est_d(ifc.freq_est),
			.ramp_est_d(ifc.ramp_est),
			.prbs_rstb_q(ifc.prbs_rstb),
			.prbs_gen_rstb_q(ifc.prbs_gen_rstb),
			.sel_prbs_mux_q(ifc.sel_prbs_mux),
			.hist_mode_q(ifc.hist_mode),
			.hist_sram_ceb_q(ifc.hist_sram_ceb),
			.hist_addr_q(ifc.hist_addr),
			.hist_source_q(ifc.hist_source),
			.hist_src_idx_q(ifc.hist_src_idx),
			.data_gen_mode_q(ifc.data_gen_mode),
			.data_gen_in_0_q(ifc.data_gen_in_0),
			.data_gen_in_1_q(ifc.data_gen_in_1),
			.hist_count_upper_d(ifc.hist_count_upper),
			.hist_count_lower_d(ifc.hist_count_lower),
			.hist_total_upper_d(ifc.hist_total_upper),
			.hist_total_lower_d(ifc.hist_total_lower),
			.fcal_ready_2jtag_d(ifc.fcal_ready_2jtag),
			.fcal_cnt_2jtag_d(ifc.fcal_cnt_2jtag),
			.dco_ctl_fine_mon_2jtag_d(ifc.dco_ctl_fine_mon_2jtag),
			.dac_ctl_mon_2jtag_d(ifc.dac_ctl_mon_2jtag),
			.jm_cdf_out_2jtag_d(ifc.jm_cdf_out_2jtag),
			.prbs_cke_q(ifc.prbs_cke),
			.prbs_eqn_q(ifc.prbs_eqn),
			.prbs_chan_sel_q(ifc.prbs_chan_sel),
			.prbs_inv_chicken_q(ifc.prbs_inv_chicken),
			.prbs_checker_mode_q(ifc.prbs_checker_mode),
			.prbs_err_bits_upper_d(ifc.prbs_err_bits_upper),
			.prbs_err_bits_lower_d(ifc.prbs_err_bits_lower),
			.prbs_total_bits_upper_d(ifc.prbs_total_bits_upper),
			.prbs_total_bits_lower_d(ifc.prbs_total_bits_lower),
			.prbs_gen_cke_q(ifc.prbs_gen_cke),
			.prbs_gen_init_q(ifc.prbs_gen_init),
			.prbs_gen_eqn_q(ifc.prbs_gen_eqn),
			.prbs_gen_inj_err_q(ifc.prbs_gen_inj_err),
			.prbs_gen_chicken_q(ifc.prbs_gen_chicken),
			.addr_multi_ffe_d(ifc.addr_multi_ffe),
			.addr_multi_d(ifc.addr_multi),
			.tx_cal_out_pi_d(ifc.tx_cal_out_pi),
			.wme_ffe_read_d(ifc.wme_ffe_read),
			.wme_chan_read_d(ifc.wme_chan_read)
			);
//sc Domain: Register Bank 1:
//;my $regfile1_on_sysclk = generate('reg_file', 'regfile1_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1400,
//;			RegList =>[
//;					{Name  =>'pm_out_pi_0', Width => 20, IEO   =>'i'},
//;					{Name  =>'pm_out_pi_1', Width => 20, IEO   =>'i'},
//;					{Name  =>'pm_out_pi_2', Width => 20, IEO   =>'i'},
//;					{Name  =>'pm_out_pi_3', Width => 20, IEO   =>'i'}
//;				]
//;			);
`$regfile1_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf02rf1_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf12rf2_ifc->iname`.cfgOut),
			.pm_out_pi_0_d(ifc.pm_out_pi[0]),
			.pm_out_pi_1_d(ifc.pm_out_pi[1]),
			.pm_out_pi_2_d(ifc.pm_out_pi[2]),
			.pm_out_pi_3_d(ifc.pm_out_pi[3])
			);
//sc Domain: Register Bank 2:
//;my $regfile2_on_sysclk = generate('reg_file', 'regfile2_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1500,
//;			RegList =>[
//;					{Name  =>'Qperi_0', Width => 5, IEO   =>'i'},
//;					{Name  =>'Qperi_1', Width => 5, IEO   =>'i'},
//;					{Name  =>'Qperi_2', Width => 5, IEO   =>'i'},
//;					{Name  =>'Qperi_3', Width => 5, IEO   =>'i'}
//;				]
//;			);
`$regfile2_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf12rf2_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf22rf3_ifc->iname`.cfgOut),
			.Qperi_0_d(ifc.Qperi[0]),
			.Qperi_1_d(ifc.Qperi[1]),
			.Qperi_2_d(ifc.Qperi[2]),
			.Qperi_3_d(ifc.Qperi[3])
			);
//sc Domain: Register Bank 3:
//;my $regfile3_on_sysclk = generate('reg_file', 'regfile3_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1600,
//;			RegList =>[
//;					{Name  =>'max_sel_mux_0', Width => 5, IEO   =>'i'},
//;					{Name  =>'max_sel_mux_1', Width => 5, IEO   =>'i'},
//;					{Name  =>'max_sel_mux_2', Width => 5, IEO   =>'i'},
//;					{Name  =>'max_sel_mux_3', Width => 5, IEO   =>'i'}
//;				]
//;			);
`$regfile3_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf22rf3_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf32rf4_ifc->iname`.cfgOut),
			.max_sel_mux_0_d(ifc.max_sel_mux[0]),
			.max_sel_mux_1_d(ifc.max_sel_mux[1]),
			.max_sel_mux_2_d(ifc.max_sel_mux[2]),
			.max_sel_mux_3_d(ifc.max_sel_mux[3])
			);
//sc Domain: Register Bank 4:
//;my $regfile4_on_sysclk = generate('reg_file', 'regfile4_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1700,
//;			RegList =>[
//;					{Name  =>'adcout_avg_0', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_1', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_2', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_3', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_4', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_5', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_6', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_7', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_8', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_9', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_10', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_11', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_12', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_13', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_14', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_15', Width => 8, IEO   =>'i'}
//;				]
//;			);
`$regfile4_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf32rf4_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf42rf5_ifc->iname`.cfgOut),
			.adcout_avg_0_d(ifc.adcout_avg[0]),
			.adcout_avg_1_d(ifc.adcout_avg[1]),
			.adcout_avg_2_d(ifc.adcout_avg[2]),
			.adcout_avg_3_d(ifc.adcout_avg[3]),
			.adcout_avg_4_d(ifc.adcout_avg[4]),
			.adcout_avg_5_d(ifc.adcout_avg[5]),
			.adcout_avg_6_d(ifc.adcout_avg[6]),
			.adcout_avg_7_d(ifc.adcout_avg[7]),
			.adcout_avg_8_d(ifc.adcout_avg[8]),
			.adcout_avg_9_d(ifc.adcout_avg[9]),
			.adcout_avg_10_d(ifc.adcout_avg[10]),
			.adcout_avg_11_d(ifc.adcout_avg[11]),
			.adcout_avg_12_d(ifc.adcout_avg[12]),
			.adcout_avg_13_d(ifc.adcout_avg[13]),
			.adcout_avg_14_d(ifc.adcout_avg[14]),
			.adcout_avg_15_d(ifc.adcout_avg[15])
			);
//sc Domain: Register Bank 5:
//;my $regfile5_on_sysclk = generate('reg_file', 'regfile5_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1800,
//;			RegList =>[
//;					{Name  =>'adcout_sum_0', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_1', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_2', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_3', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_4', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_5', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_6', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_7', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_8', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_9', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_10', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_11', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_12', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_13', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_14', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_15', Width => 24, IEO   =>'i'}
//;				]
//;			);
`$regfile5_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf42rf5_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf52rf6_ifc->iname`.cfgOut),
			.adcout_sum_0_d(ifc.adcout_sum[0]),
			.adcout_sum_1_d(ifc.adcout_sum[1]),
			.adcout_sum_2_d(ifc.adcout_sum[2]),
			.adcout_sum_3_d(ifc.adcout_sum[3]),
			.adcout_sum_4_d(ifc.adcout_sum[4]),
			.adcout_sum_5_d(ifc.adcout_sum[5]),
			.adcout_sum_6_d(ifc.adcout_sum[6]),
			.adcout_sum_7_d(ifc.adcout_sum[7]),
			.adcout_sum_8_d(ifc.adcout_sum[8]),
			.adcout_sum_9_d(ifc.adcout_sum[9]),
			.adcout_sum_10_d(ifc.adcout_sum[10]),
			.adcout_sum_11_d(ifc.adcout_sum[11]),
			.adcout_sum_12_d(ifc.adcout_sum[12]),
			.adcout_sum_13_d(ifc.adcout_sum[13]),
			.adcout_sum_14_d(ifc.adcout_sum[14]),
			.adcout_sum_15_d(ifc.adcout_sum[15])
			);
//sc Domain: Register Bank 6:
//;my $regfile6_on_sysclk = generate('reg_file', 'regfile6_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1900,
//;			RegList =>[
//;					{Name  =>'adcout_hist_center_0', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_1', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_2', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_3', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_4', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_5', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_6', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_7', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_8', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_9', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_10', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_11', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_12', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_13', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_14', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_15', Width => 16, IEO   =>'i'}
//;				]
//;			);
`$regfile6_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf52rf6_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf62rf7_ifc->iname`.cfgOut),
			.adcout_hist_center_0_d(ifc.adcout_hist_center[0]),
			.adcout_hist_center_1_d(ifc.adcout_hist_center[1]),
			.adcout_hist_center_2_d(ifc.adcout_hist_center[2]),
			.adcout_hist_center_3_d(ifc.adcout_hist_center[3]),
			.adcout_hist_center_4_d(ifc.adcout_hist_center[4]),
			.adcout_hist_center_5_d(ifc.adcout_hist_center[5]),
			.adcout_hist_center_6_d(ifc.adcout_hist_center[6]),
			.adcout_hist_center_7_d(ifc.adcout_hist_center[7]),
			.adcout_hist_center_8_d(ifc.adcout_hist_center[8]),
			.adcout_hist_center_9_d(ifc.adcout_hist_center[9]),
			.adcout_hist_center_10_d(ifc.adcout_hist_center[10]),
			.adcout_hist_center_11_d(ifc.adcout_hist_center[11]),
			.adcout_hist_center_12_d(ifc.adcout_hist_center[12]),
			.adcout_hist_center_13_d(ifc.adcout_hist_center[13]),
			.adcout_hist_center_14_d(ifc.adcout_hist_center[14]),
			.adcout_hist_center_15_d(ifc.adcout_hist_center[15])
			);
//sc Domain: Register Bank 7:
//;my $regfile7_on_sysclk = generate('reg_file', 'regfile7_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1a00,
//;			RegList =>[
//;					{Name  =>'adcout_hist_side_0', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_1', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_2', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_3', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_4', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_5', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_6', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_7', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_8', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_9', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_10', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_11', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_12', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_13', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_14', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_15', Width => 16, IEO   =>'i'}
//;				]
//;			);
`$regfile7_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf62rf7_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf72rf8_ifc->iname`.cfgOut),
			.adcout_hist_side_0_d(ifc.adcout_hist_side[0]),
			.adcout_hist_side_1_d(ifc.adcout_hist_side[1]),
			.adcout_hist_side_2_d(ifc.adcout_hist_side[2]),
			.adcout_hist_side_3_d(ifc.adcout_hist_side[3]),
			.adcout_hist_side_4_d(ifc.adcout_hist_side[4]),
			.adcout_hist_side_5_d(ifc.adcout_hist_side[5]),
			.adcout_hist_side_6_d(ifc.adcout_hist_side[6]),
			.adcout_hist_side_7_d(ifc.adcout_hist_side[7]),
			.adcout_hist_side_8_d(ifc.adcout_hist_side[8]),
			.adcout_hist_side_9_d(ifc.adcout_hist_side[9]),
			.adcout_hist_side_10_d(ifc.adcout_hist_side[10]),
			.adcout_hist_side_11_d(ifc.adcout_hist_side[11]),
			.adcout_hist_side_12_d(ifc.adcout_hist_side[12]),
			.adcout_hist_side_13_d(ifc.adcout_hist_side[13]),
			.adcout_hist_side_14_d(ifc.adcout_hist_side[14]),
			.adcout_hist_side_15_d(ifc.adcout_hist_side[15])
			);
//sc Domain: Register Bank 8:
//;my $regfile8_on_sysclk = generate('reg_file', 'regfile8_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1b00,
//;			RegList =>[
//;					{Name  =>'pfd_offset_0', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_1', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_2', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_3', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_4', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_5', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_6', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_7', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_8', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_9', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_10', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_11', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_12', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_13', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_14', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_15', Width => 8, IEO   =>'i'}
//;				]
//;			);
`$regfile8_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf72rf8_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf82rf9_ifc->iname`.cfgOut),
			.pfd_offset_0_d(ifc.pfd_offset[0]),
			.pfd_offset_1_d(ifc.pfd_offset[1]),
			.pfd_offset_2_d(ifc.pfd_offset[2]),
			.pfd_offset_3_d(ifc.pfd_offset[3]),
			.pfd_offset_4_d(ifc.pfd_offset[4]),
			.pfd_offset_5_d(ifc.pfd_offset[5]),
			.pfd_offset_6_d(ifc.pfd_offset[6]),
			.pfd_offset_7_d(ifc.pfd_offset[7]),
			.pfd_offset_8_d(ifc.pfd_offset[8]),
			.pfd_offset_9_d(ifc.pfd_offset[9]),
			.pfd_offset_10_d(ifc.pfd_offset[10]),
			.pfd_offset_11_d(ifc.pfd_offset[11]),
			.pfd_offset_12_d(ifc.pfd_offset[12]),
			.pfd_offset_13_d(ifc.pfd_offset[13]),
			.pfd_offset_14_d(ifc.pfd_offset[14]),
			.pfd_offset_15_d(ifc.pfd_offset[15])
			);
//sc Domain: Register Bank 9:
//;my $regfile9_on_sysclk = generate('reg_file', 'regfile9_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1c00,
//;			RegList =>[
//;					{Name  =>'adcout_avg_rep_0', Width => 8, IEO   =>'i'},
//;					{Name  =>'adcout_avg_rep_1', Width => 8, IEO   =>'i'}
//;				]
//;			);
`$regfile9_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf82rf9_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf92rf10_ifc->iname`.cfgOut),
			.adcout_avg_rep_0_d(ifc.adcout_avg_rep[0]),
			.adcout_avg_rep_1_d(ifc.adcout_avg_rep[1])
			);
//sc Domain: Register Bank 10:
//;my $regfile10_on_sysclk = generate('reg_file', 'regfile10_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1d00,
//;			RegList =>[
//;					{Name  =>'adcout_sum_rep_0', Width => 24, IEO   =>'i'},
//;					{Name  =>'adcout_sum_rep_1', Width => 24, IEO   =>'i'}
//;				]
//;			);
`$regfile10_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf92rf10_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf102rf11_ifc->iname`.cfgOut),
			.adcout_sum_rep_0_d(ifc.adcout_sum_rep[0]),
			.adcout_sum_rep_1_d(ifc.adcout_sum_rep[1])
			);
//sc Domain: Register Bank 11:
//;my $regfile11_on_sysclk = generate('reg_file', 'regfile11_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1e00,
//;			RegList =>[
//;					{Name  =>'adcout_hist_center_rep_0', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_center_rep_1', Width => 16, IEO   =>'i'}
//;				]
//;			);
`$regfile11_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf102rf11_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf112rf12_ifc->iname`.cfgOut),
			.adcout_hist_center_rep_0_d(ifc.adcout_hist_center_rep[0]),
			.adcout_hist_center_rep_1_d(ifc.adcout_hist_center_rep[1])
			);
//sc Domain: Register Bank 12:
//;my $regfile12_on_sysclk = generate('reg_file', 'regfile12_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x1f00,
//;			RegList =>[
//;					{Name  =>'adcout_hist_side_rep_0', Width => 16, IEO   =>'i'},
//;					{Name  =>'adcout_hist_side_rep_1', Width => 16, IEO   =>'i'}
//;				]
//;			);
`$regfile12_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf112rf12_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf122rf13_ifc->iname`.cfgOut),
			.adcout_hist_side_rep_0_d(ifc.adcout_hist_side_rep[0]),
			.adcout_hist_side_rep_1_d(ifc.adcout_hist_side_rep[1])
			);
//sc Domain: Register Bank 13:
//;my $regfile13_on_sysclk = generate('reg_file', 'regfile13_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x2000,
//;			RegList =>[
//;					{Name  =>'pfd_offset_rep_0', Width => 8, IEO   =>'i'},
//;					{Name  =>'pfd_offset_rep_1', Width => 8, IEO   =>'i'}
//;				]
//;			);
`$regfile13_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf122rf13_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf132rf14_ifc->iname`.cfgOut),
			.pfd_offset_rep_0_d(ifc.pfd_offset_rep[0]),
			.pfd_offset_rep_1_d(ifc.pfd_offset_rep[1])
			);
//sc Domain: Register Bank 14:
//;my $regfile14_on_sysclk = generate('reg_file', 'regfile14_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x2100,
//;			RegList =>[
//;					{Name  =>'output_data_frame_errt_0', Width => 32, IEO   =>'i'},
//;					{Name  =>'output_data_frame_errt_1', Width => 32, IEO   =>'i'},
//;					{Name  =>'output_data_frame_errt_2', Width => 32, IEO   =>'i'},
//;					{Name  =>'output_data_frame_errt_3', Width => 32, IEO   =>'i'},
//;					{Name  =>'output_data_frame_errt_4', Width => 32, IEO   =>'i'}
//;				]
//;			);
`$regfile14_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf132rf14_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf142rf15_ifc->iname`.cfgOut),
			.output_data_frame_errt_0_d(ifc.output_data_frame_errt[0]),
			.output_data_frame_errt_1_d(ifc.output_data_frame_errt[1]),
			.output_data_frame_errt_2_d(ifc.output_data_frame_errt[2]),
			.output_data_frame_errt_3_d(ifc.output_data_frame_errt[3]),
			.output_data_frame_errt_4_d(ifc.output_data_frame_errt[4])
			);
//sc Domain: Register Bank 15:
//;my $regfile15_on_sysclk = generate('reg_file', 'regfile15_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x2200,
//;			RegList =>[
//;					{Name  =>'out_data_multi_ffe_0', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_1', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_2', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_3', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_4', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_5', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_6', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_7', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_8', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_9', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_10', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_11', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_12', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_13', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_14', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_15', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_16', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_ffe_17', Width => 8, IEO   =>'i'}
//;				]
//;			);
`$regfile15_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf142rf15_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf152rf16_ifc->iname`.cfgOut),
			.out_data_multi_ffe_0_d(ifc.out_data_multi_ffe[0]),
			.out_data_multi_ffe_1_d(ifc.out_data_multi_ffe[1]),
			.out_data_multi_ffe_2_d(ifc.out_data_multi_ffe[2]),
			.out_data_multi_ffe_3_d(ifc.out_data_multi_ffe[3]),
			.out_data_multi_ffe_4_d(ifc.out_data_multi_ffe[4]),
			.out_data_multi_ffe_5_d(ifc.out_data_multi_ffe[5]),
			.out_data_multi_ffe_6_d(ifc.out_data_multi_ffe[6]),
			.out_data_multi_ffe_7_d(ifc.out_data_multi_ffe[7]),
			.out_data_multi_ffe_8_d(ifc.out_data_multi_ffe[8]),
			.out_data_multi_ffe_9_d(ifc.out_data_multi_ffe[9]),
			.out_data_multi_ffe_10_d(ifc.out_data_multi_ffe[10]),
			.out_data_multi_ffe_11_d(ifc.out_data_multi_ffe[11]),
			.out_data_multi_ffe_12_d(ifc.out_data_multi_ffe[12]),
			.out_data_multi_ffe_13_d(ifc.out_data_multi_ffe[13]),
			.out_data_multi_ffe_14_d(ifc.out_data_multi_ffe[14]),
			.out_data_multi_ffe_15_d(ifc.out_data_multi_ffe[15]),
			.out_data_multi_ffe_16_d(ifc.out_data_multi_ffe[16]),
			.out_data_multi_ffe_17_d(ifc.out_data_multi_ffe[17])
			);
//sc Domain: Register Bank 16:
//;my $regfile16_on_sysclk = generate('reg_file', 'regfile16_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x2300,
//;			RegList =>[
//;					{Name  =>'out_data_multi_0', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_1', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_2', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_3', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_4', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_5', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_6', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_7', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_8', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_9', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_10', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_11', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_12', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_13', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_14', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_15', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_16', Width => 8, IEO   =>'i'},
//;					{Name  =>'out_data_multi_17', Width => 8, IEO   =>'i'}
//;				]
//;			);
`$regfile16_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf152rf16_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf162rf17_ifc->iname`.cfgOut),
			.out_data_multi_0_d(ifc.out_data_multi[0]),
			.out_data_multi_1_d(ifc.out_data_multi[1]),
			.out_data_multi_2_d(ifc.out_data_multi[2]),
			.out_data_multi_3_d(ifc.out_data_multi[3]),
			.out_data_multi_4_d(ifc.out_data_multi[4]),
			.out_data_multi_5_d(ifc.out_data_multi[5]),
			.out_data_multi_6_d(ifc.out_data_multi[6]),
			.out_data_multi_7_d(ifc.out_data_multi[7]),
			.out_data_multi_8_d(ifc.out_data_multi[8]),
			.out_data_multi_9_d(ifc.out_data_multi[9]),
			.out_data_multi_10_d(ifc.out_data_multi[10]),
			.out_data_multi_11_d(ifc.out_data_multi[11]),
			.out_data_multi_12_d(ifc.out_data_multi[12]),
			.out_data_multi_13_d(ifc.out_data_multi[13]),
			.out_data_multi_14_d(ifc.out_data_multi[14]),
			.out_data_multi_15_d(ifc.out_data_multi[15]),
			.out_data_multi_16_d(ifc.out_data_multi[16]),
			.out_data_multi_17_d(ifc.out_data_multi[17])
			);
//sc Domain: Register Bank 17:
//;my $regfile17_on_sysclk = generate('reg_file', 'regfile17_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x2400,
//;			RegList =>[
//;					{Name  =>'tx_pm_out_pi_0', Width => 20, IEO   =>'i'},
//;					{Name  =>'tx_pm_out_pi_1', Width => 20, IEO   =>'i'},
//;					{Name  =>'tx_pm_out_pi_2', Width => 20, IEO   =>'i'},
//;					{Name  =>'tx_pm_out_pi_3', Width => 20, IEO   =>'i'}
//;				]
//;			);
`$regfile17_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf162rf17_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf172rf18_ifc->iname`.cfgOut),
			.tx_pm_out_pi_0_d(ifc.tx_pm_out_pi[0]),
			.tx_pm_out_pi_1_d(ifc.tx_pm_out_pi[1]),
			.tx_pm_out_pi_2_d(ifc.tx_pm_out_pi[2]),
			.tx_pm_out_pi_3_d(ifc.tx_pm_out_pi[3])
			);
//sc Domain: Register Bank 18:
//;my $regfile18_on_sysclk = generate('reg_file', 'regfile18_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x2500,
//;			RegList =>[
//;					{Name  =>'tx_Qperi_0', Width => 5, IEO   =>'i'},
//;					{Name  =>'tx_Qperi_1', Width => 5, IEO   =>'i'},
//;					{Name  =>'tx_Qperi_2', Width => 5, IEO   =>'i'},
//;					{Name  =>'tx_Qperi_3', Width => 5, IEO   =>'i'}
//;				]
//;			);
`$regfile18_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf172rf18_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf182rf19_ifc->iname`.cfgOut),
			.tx_Qperi_0_d(ifc.tx_Qperi[0]),
			.tx_Qperi_1_d(ifc.tx_Qperi[1]),
			.tx_Qperi_2_d(ifc.tx_Qperi[2]),
			.tx_Qperi_3_d(ifc.tx_Qperi[3])
			);
//sc Domain: Register Bank 19:
//;my $regfile19_on_sysclk = generate('reg_file', 'regfile19_on_sysclk',
//;			CfgBusPtr => $sc_jtag2rf0_ifc,
//;			CfgOpcodes => $sc_cfg_ops,
//;			BaseAddr => 0x2600,
//;			RegList =>[
//;					{Name  =>'tx_max_sel_mux_0', Width => 5, IEO   =>'i'},
//;					{Name  =>'tx_max_sel_mux_1', Width => 5, IEO   =>'i'},
//;					{Name  =>'tx_max_sel_mux_2', Width => 5, IEO   =>'i'},
//;					{Name  =>'tx_max_sel_mux_3', Width => 5, IEO   =>'i'}
//;				]
//;			);
`$regfile19_on_sysclk->instantiate` (
			.Clk(ifc.Clk),
			.Reset(ifc.Reset),
			.cfgIn(`$sc_rf182rf19_ifc->iname`.cfgIn),
			.cfgOut(`$sc_rf192jtag_ifc->iname`.cfgOut),
			.tx_max_sel_mux_0_d(ifc.tx_max_sel_mux[0]),
			.tx_max_sel_mux_1_d(ifc.tx_max_sel_mux[1]),
			.tx_max_sel_mux_2_d(ifc.tx_max_sel_mux[2]),
			.tx_max_sel_mux_3_d(ifc.tx_max_sel_mux[3])
			);


   // Instantiate a JTAG CLOCK domain reg-file
   // Note that signals D and E are IO's to the system. We'll also define signal F here.
   // for testing purposes well init this signal (non synthesizable!)
   //; my $tc_cfg_ops = $cfg_dbg->get_param('TC_CFG_OPCODES');
//tc Domain: Register Bank 0:
//;my $regfile0_on_tstclk = generate('reg_file', 'regfile0_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1000,
//;			RegList =>[
//;					{Name  =>'en_v2t', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_slice', Width => 16, IEO   =>'o',Default => 65535},
//;					{Name  =>'ALWS_ON', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'en_gf', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_arb_pi', Width => 4, IEO   =>'o',Default => 15},
//;					{Name  =>'en_delay_pi', Width => 4, IEO   =>'o',Default => 15},
//;					{Name  =>'en_ext_Qperi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'en_pm_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'en_cal_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_state', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'en_clk_sw', Width => 4, IEO   =>'o',Default => 15},
//;					{Name  =>'en_meas_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_meas_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'en_slice_rep', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ALWS_ON_rep', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_del_out', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_ibuf_async', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'disable_ibuf_main', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_ibuf_mdll_ref', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'disable_ibuf_mdll_mon', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'en_inbuf', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_clk_source', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'bypass_inbuf_div', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'bypass_inbuf_div2', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'inbuf_ndiv', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'en_inbuf_meas', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_biasgen', Width => 4, IEO   =>'o',Default => 1},
//;					{Name  =>'sel_del_out_pi', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_del_out_pi', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_TDC_phase_reverse', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'retimer_mux_ctrl_1', Width => 16, IEO   =>'o',Default => 4080},
//;					{Name  =>'retimer_mux_ctrl_2', Width => 16, IEO   =>'o',Default => 61440},
//;					{Name  =>'retimer_mux_ctrl_1_rep', Width => 2, IEO   =>'o',Default => 3},
//;					{Name  =>'retimer_mux_ctrl_2_rep', Width => 2, IEO   =>'o',Default => 3},
//;					{Name  =>'sign_PFD_clk_in', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'sign_PFD_clk_in_rep', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'pd_offset_ext', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'Ki', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'Kp', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'Kr', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'en_ext_pi_ctl', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'ext_pi_ctl', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'en_freq_est', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_ramp_est', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_inp_mux', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'sample_state', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'invert', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'cdr_en_clamp', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'cdr_clamp_amt', Width => 32, IEO   =>'o',Default => 1048576},
//;					{Name  =>'en_ext_pfd_offset', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'en_bypass_pi_ctl', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'en_ext_pfd_offset_rep', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'en_ext_max_sel_mux', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_pfd_cal', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_pfd_cal_rep', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'Navg_adc', Width => 4, IEO   =>'o',Default => 10},
//;					{Name  =>'Nbin_adc', Width => 4, IEO   =>'o',Default => 6},
//;					{Name  =>'DZ_hist_adc', Width => 4, IEO   =>'o',Default => 3},
//;					{Name  =>'Navg_adc_rep', Width => 4, IEO   =>'o',Default => 10},
//;					{Name  =>'Nbin_adc_rep', Width => 4, IEO   =>'o',Default => 6},
//;					{Name  =>'DZ_hist_adc_rep', Width => 4, IEO   =>'o',Default => 3},
//;					{Name  =>'Ndiv_clk_avg', Width => 4, IEO   =>'o',Default => 10},
//;					{Name  =>'Ndiv_clk_cdr', Width => 4, IEO   =>'o',Default => 4},
//;					{Name  =>'int_rstb', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'sram_rstb', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'cdr_rstb', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'sel_outbuff', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_trigbuff', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'en_outbuff', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_trigbuff', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'Ndiv_outbuff', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'Ndiv_trigbuff', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'bypass_out', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'bypass_trig', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'align_pos', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'en_cgra_clk', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'pfd_cal_ext_ave', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'pfd_cal_flip_feedback', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_pfd_cal_ext_ave', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_int_dump_start', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'int_dump_start', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_ext_max_sel_mux', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_bypass_pi_ctl', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_rst', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'tx_ctl_valid', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'read_errt', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'addr_errt', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'enable_errt', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'rstn_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_osc_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_dac_sdm_jtag', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'en_monitor_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'inj_mode_jtag', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'freeze_lf_dco_track_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'freeze_lf_dac_track_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'load_lf_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_dac_loop_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'en_hold_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'load_offset_jtag', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'en_fcal_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'fcal_start_jtag', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'jm_bb_out_pol_jtag', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'fb_ndiv_jtag', Width => 4, IEO   =>'o',Default => 5},
//;					{Name  =>'dco_ctl_offset_jtag', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'dco_ctl_track_lv_jtag', Width => 10, IEO   =>'o',Default => 1},
//;					{Name  =>'dac_ctl_track_lv_jtag', Width => 6, IEO   =>'o',Default => 15},
//;					{Name  =>'gain_bb_jtag', Width => 4, IEO   =>'o',Default => 8},
//;					{Name  =>'gain_bb_dac_jtag', Width => 4, IEO   =>'o',Default => 1},
//;					{Name  =>'sel_sdm_clk_jtag', Width => 3, IEO   =>'o',Default => 1},
//;					{Name  =>'fcal_ndiv_ref_jtag', Width => 4, IEO   =>'o',Default => 8},
//;					{Name  =>'ctl_dac_bw_thm_jtag', Width => 7, IEO   =>'o',Default => 127},
//;					{Name  =>'ctlb_dac_gain_oc_jtag', Width => 4, IEO   =>'o',Default => 14},
//;					{Name  =>'jm_sel_clk_jtag', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'in_addr_multi_ffe', Width => 12, IEO   =>'o',Default => 0},
//;					{Name  =>'in_addr_multi', Width => 12, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_gf', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_arb_pi', Width => 4, IEO   =>'o',Default => 15},
//;					{Name  =>'tx_en_delay_pi', Width => 4, IEO   =>'o',Default => 15},
//;					{Name  =>'tx_en_ext_Qperi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_pm_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_cal_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_disable_state', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_clk_sw', Width => 4, IEO   =>'o',Default => 15},
//;					{Name  =>'tx_en_meas_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_sel_meas_pi', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_inbuf', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_sel_clk_source', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_bypass_inbuf_div', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'tx_bypass_inbuf_div2', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_inbuf_ndiv', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_inbuf_meas', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_sel_del_out_pi', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_en_del_out_pi', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_data_gen_rst', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'tx_data_gen_mode', Width => 3, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_data_gen_cke', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_data_gen_per', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_data_gen_exec', Width => 1, IEO   =>'o',Default => 1},
//;					{Name  =>'tx_data_gen_register', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_prbs_gen_eqn', Width => 32, IEO   =>'o',Default => 1048578},
//;					{Name  =>'tx_prbs_gen_inj_err', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_prbs_gen_chicken', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'wme_ffe_data', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'wme_ffe_inst', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'wme_ffe_exec', Width => 1, IEO   =>'o',Default => 0},
//;					{Name  =>'wme_chan_data', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'wme_chan_inst', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'wme_chan_exec', Width => 1, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile0_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_jtag2rf0_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf02rf1_ifc->iname`.cfgOut),
			.en_v2t_q(ifc.en_v2t),
			.en_slice_q(ifc.en_slice),
			.ALWS_ON_q(ifc.ALWS_ON),
			.en_gf_q(ifc.en_gf),
			.en_arb_pi_q(ifc.en_arb_pi),
			.en_delay_pi_q(ifc.en_delay_pi),
			.en_ext_Qperi_q(ifc.en_ext_Qperi),
			.en_pm_pi_q(ifc.en_pm_pi),
			.en_cal_pi_q(ifc.en_cal_pi),
			.disable_state_q(ifc.disable_state),
			.en_clk_sw_q(ifc.en_clk_sw),
			.en_meas_pi_q(ifc.en_meas_pi),
			.sel_meas_pi_q(ifc.sel_meas_pi),
			.en_slice_rep_q(ifc.en_slice_rep),
			.ALWS_ON_rep_q(ifc.ALWS_ON_rep),
			.sel_del_out_q(ifc.sel_del_out),
			.disable_ibuf_async_q(ifc.disable_ibuf_async),
			.disable_ibuf_main_q(ifc.disable_ibuf_main),
			.disable_ibuf_mdll_ref_q(ifc.disable_ibuf_mdll_ref),
			.disable_ibuf_mdll_mon_q(ifc.disable_ibuf_mdll_mon),
			.en_inbuf_q(ifc.en_inbuf),
			.sel_clk_source_q(ifc.sel_clk_source),
			.bypass_inbuf_div_q(ifc.bypass_inbuf_div),
			.bypass_inbuf_div2_q(ifc.bypass_inbuf_div2),
			.inbuf_ndiv_q(ifc.inbuf_ndiv),
			.en_inbuf_meas_q(ifc.en_inbuf_meas),
			.en_biasgen_q(ifc.en_biasgen),
			.sel_del_out_pi_q(ifc.sel_del_out_pi),
			.en_del_out_pi_q(ifc.en_del_out_pi),
			.en_TDC_phase_reverse_q(ifc.en_TDC_phase_reverse),
			.retimer_mux_ctrl_1_q(ifc.retimer_mux_ctrl_1),
			.retimer_mux_ctrl_2_q(ifc.retimer_mux_ctrl_2),
			.retimer_mux_ctrl_1_rep_q(ifc.retimer_mux_ctrl_1_rep),
			.retimer_mux_ctrl_2_rep_q(ifc.retimer_mux_ctrl_2_rep),
			.sign_PFD_clk_in_q(ifc.sign_PFD_clk_in),
			.sign_PFD_clk_in_rep_q(ifc.sign_PFD_clk_in_rep),
			.pd_offset_ext_q(ifc.pd_offset_ext),
			.Ki_q(ifc.Ki),
			.Kp_q(ifc.Kp),
			.Kr_q(ifc.Kr),
			.en_ext_pi_ctl_q(ifc.en_ext_pi_ctl),
			.ext_pi_ctl_q(ifc.ext_pi_ctl),
			.en_freq_est_q(ifc.en_freq_est),
			.en_ramp_est_q(ifc.en_ramp_est),
			.sel_inp_mux_q(ifc.sel_inp_mux),
			.sample_state_q(ifc.sample_state),
			.invert_q(ifc.invert),
			.cdr_en_clamp_q(ifc.cdr_en_clamp),
			.cdr_clamp_amt_q(ifc.cdr_clamp_amt),
			.en_ext_pfd_offset_q(ifc.en_ext_pfd_offset),
			.en_bypass_pi_ctl_q(ifc.en_bypass_pi_ctl),
			.en_ext_pfd_offset_rep_q(ifc.en_ext_pfd_offset_rep),
			.en_ext_max_sel_mux_q(ifc.en_ext_max_sel_mux),
			.en_pfd_cal_q(ifc.en_pfd_cal),
			.en_pfd_cal_rep_q(ifc.en_pfd_cal_rep),
			.Navg_adc_q(ifc.Navg_adc),
			.Nbin_adc_q(ifc.Nbin_adc),
			.DZ_hist_adc_q(ifc.DZ_hist_adc),
			.Navg_adc_rep_q(ifc.Navg_adc_rep),
			.Nbin_adc_rep_q(ifc.Nbin_adc_rep),
			.DZ_hist_adc_rep_q(ifc.DZ_hist_adc_rep),
			.Ndiv_clk_avg_q(ifc.Ndiv_clk_avg),
			.Ndiv_clk_cdr_q(ifc.Ndiv_clk_cdr),
			.int_rstb_q(ifc.int_rstb),
			.sram_rstb_q(ifc.sram_rstb),
			.cdr_rstb_q(ifc.cdr_rstb),
			.sel_outbuff_q(ifc.sel_outbuff),
			.sel_trigbuff_q(ifc.sel_trigbuff),
			.en_outbuff_q(ifc.en_outbuff),
			.en_trigbuff_q(ifc.en_trigbuff),
			.Ndiv_outbuff_q(ifc.Ndiv_outbuff),
			.Ndiv_trigbuff_q(ifc.Ndiv_trigbuff),
			.bypass_out_q(ifc.bypass_out),
			.bypass_trig_q(ifc.bypass_trig),
			.align_pos_q(ifc.align_pos),
			.en_cgra_clk_q(ifc.en_cgra_clk),
			.pfd_cal_ext_ave_q(ifc.pfd_cal_ext_ave),
			.pfd_cal_flip_feedback_q(ifc.pfd_cal_flip_feedback),
			.en_pfd_cal_ext_ave_q(ifc.en_pfd_cal_ext_ave),
			.en_int_dump_start_q(ifc.en_int_dump_start),
			.int_dump_start_q(ifc.int_dump_start),
			.tx_en_ext_max_sel_mux_q(ifc.tx_en_ext_max_sel_mux),
			.tx_en_bypass_pi_ctl_q(ifc.tx_en_bypass_pi_ctl),
			.tx_rst_q(ifc.tx_rst),
			.tx_ctl_valid_q(ifc.tx_ctl_valid),
			.read_errt_q(ifc.read_errt),
			.addr_errt_q(ifc.addr_errt),
			.enable_errt_q(ifc.enable_errt),
			.rstn_jtag_q(ifc.rstn_jtag),
			.en_osc_jtag_q(ifc.en_osc_jtag),
			.en_dac_sdm_jtag_q(ifc.en_dac_sdm_jtag),
			.en_monitor_jtag_q(ifc.en_monitor_jtag),
			.inj_mode_jtag_q(ifc.inj_mode_jtag),
			.freeze_lf_dco_track_jtag_q(ifc.freeze_lf_dco_track_jtag),
			.freeze_lf_dac_track_jtag_q(ifc.freeze_lf_dac_track_jtag),
			.load_lf_jtag_q(ifc.load_lf_jtag),
			.sel_dac_loop_jtag_q(ifc.sel_dac_loop_jtag),
			.en_hold_jtag_q(ifc.en_hold_jtag),
			.load_offset_jtag_q(ifc.load_offset_jtag),
			.en_fcal_jtag_q(ifc.en_fcal_jtag),
			.fcal_start_jtag_q(ifc.fcal_start_jtag),
			.jm_bb_out_pol_jtag_q(ifc.jm_bb_out_pol_jtag),
			.fb_ndiv_jtag_q(ifc.fb_ndiv_jtag),
			.dco_ctl_offset_jtag_q(ifc.dco_ctl_offset_jtag),
			.dco_ctl_track_lv_jtag_q(ifc.dco_ctl_track_lv_jtag),
			.dac_ctl_track_lv_jtag_q(ifc.dac_ctl_track_lv_jtag),
			.gain_bb_jtag_q(ifc.gain_bb_jtag),
			.gain_bb_dac_jtag_q(ifc.gain_bb_dac_jtag),
			.sel_sdm_clk_jtag_q(ifc.sel_sdm_clk_jtag),
			.fcal_ndiv_ref_jtag_q(ifc.fcal_ndiv_ref_jtag),
			.ctl_dac_bw_thm_jtag_q(ifc.ctl_dac_bw_thm_jtag),
			.ctlb_dac_gain_oc_jtag_q(ifc.ctlb_dac_gain_oc_jtag),
			.jm_sel_clk_jtag_q(ifc.jm_sel_clk_jtag),
			.in_addr_multi_ffe_q(ifc.in_addr_multi_ffe),
			.in_addr_multi_q(ifc.in_addr_multi),
			.tx_en_gf_q(ifc.tx_en_gf),
			.tx_en_arb_pi_q(ifc.tx_en_arb_pi),
			.tx_en_delay_pi_q(ifc.tx_en_delay_pi),
			.tx_en_ext_Qperi_q(ifc.tx_en_ext_Qperi),
			.tx_en_pm_pi_q(ifc.tx_en_pm_pi),
			.tx_en_cal_pi_q(ifc.tx_en_cal_pi),
			.tx_disable_state_q(ifc.tx_disable_state),
			.tx_en_clk_sw_q(ifc.tx_en_clk_sw),
			.tx_en_meas_pi_q(ifc.tx_en_meas_pi),
			.tx_sel_meas_pi_q(ifc.tx_sel_meas_pi),
			.tx_en_inbuf_q(ifc.tx_en_inbuf),
			.tx_sel_clk_source_q(ifc.tx_sel_clk_source),
			.tx_bypass_inbuf_div_q(ifc.tx_bypass_inbuf_div),
			.tx_bypass_inbuf_div2_q(ifc.tx_bypass_inbuf_div2),
			.tx_inbuf_ndiv_q(ifc.tx_inbuf_ndiv),
			.tx_en_inbuf_meas_q(ifc.tx_en_inbuf_meas),
			.tx_sel_del_out_pi_q(ifc.tx_sel_del_out_pi),
			.tx_en_del_out_pi_q(ifc.tx_en_del_out_pi),
			.tx_data_gen_rst_q(ifc.tx_data_gen_rst),
			.tx_data_gen_mode_q(ifc.tx_data_gen_mode),
			.tx_data_gen_cke_q(ifc.tx_data_gen_cke),
			.tx_data_gen_per_q(ifc.tx_data_gen_per),
			.tx_data_gen_exec_q(ifc.tx_data_gen_exec),
			.tx_data_gen_register_q(ifc.tx_data_gen_register),
			.tx_prbs_gen_eqn_q(ifc.tx_prbs_gen_eqn),
			.tx_prbs_gen_inj_err_q(ifc.tx_prbs_gen_inj_err),
			.tx_prbs_gen_chicken_q(ifc.tx_prbs_gen_chicken),
			.wme_ffe_data_q(ifc.wme_ffe_data),
			.wme_ffe_inst_q(ifc.wme_ffe_inst),
			.wme_ffe_exec_q(ifc.wme_ffe_exec),
			.wme_chan_data_q(ifc.wme_chan_data),
			.wme_chan_inst_q(ifc.wme_chan_inst),
			.wme_chan_exec_q(ifc.wme_chan_exec)
			);
//tc Domain: Register Bank 1:
//;my $regfile1_on_tstclk = generate('reg_file', 'regfile1_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1400,
//;			RegList =>[
//;					{Name  =>'ctl_v2tn_0', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_1', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_2', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_3', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_4', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_5', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_6', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_7', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_8', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_9', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_10', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_11', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_12', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_13', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_14', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tn_15', Width => 5, IEO   =>'o',Default => 7}
//;				]
//;			);
`$regfile1_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf02rf1_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf12rf2_ifc->iname`.cfgOut),
			.ctl_v2tn_0_q(ifc.ctl_v2tn[0]),
			.ctl_v2tn_1_q(ifc.ctl_v2tn[1]),
			.ctl_v2tn_2_q(ifc.ctl_v2tn[2]),
			.ctl_v2tn_3_q(ifc.ctl_v2tn[3]),
			.ctl_v2tn_4_q(ifc.ctl_v2tn[4]),
			.ctl_v2tn_5_q(ifc.ctl_v2tn[5]),
			.ctl_v2tn_6_q(ifc.ctl_v2tn[6]),
			.ctl_v2tn_7_q(ifc.ctl_v2tn[7]),
			.ctl_v2tn_8_q(ifc.ctl_v2tn[8]),
			.ctl_v2tn_9_q(ifc.ctl_v2tn[9]),
			.ctl_v2tn_10_q(ifc.ctl_v2tn[10]),
			.ctl_v2tn_11_q(ifc.ctl_v2tn[11]),
			.ctl_v2tn_12_q(ifc.ctl_v2tn[12]),
			.ctl_v2tn_13_q(ifc.ctl_v2tn[13]),
			.ctl_v2tn_14_q(ifc.ctl_v2tn[14]),
			.ctl_v2tn_15_q(ifc.ctl_v2tn[15])
			);
//tc Domain: Register Bank 2:
//;my $regfile2_on_tstclk = generate('reg_file', 'regfile2_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1500,
//;			RegList =>[
//;					{Name  =>'ctl_v2tp_0', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_1', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_2', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_3', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_4', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_5', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_6', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_7', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_8', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_9', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_10', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_11', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_12', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_13', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_14', Width => 5, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_v2tp_15', Width => 5, IEO   =>'o',Default => 7}
//;				]
//;			);
`$regfile2_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf12rf2_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf22rf3_ifc->iname`.cfgOut),
			.ctl_v2tp_0_q(ifc.ctl_v2tp[0]),
			.ctl_v2tp_1_q(ifc.ctl_v2tp[1]),
			.ctl_v2tp_2_q(ifc.ctl_v2tp[2]),
			.ctl_v2tp_3_q(ifc.ctl_v2tp[3]),
			.ctl_v2tp_4_q(ifc.ctl_v2tp[4]),
			.ctl_v2tp_5_q(ifc.ctl_v2tp[5]),
			.ctl_v2tp_6_q(ifc.ctl_v2tp[6]),
			.ctl_v2tp_7_q(ifc.ctl_v2tp[7]),
			.ctl_v2tp_8_q(ifc.ctl_v2tp[8]),
			.ctl_v2tp_9_q(ifc.ctl_v2tp[9]),
			.ctl_v2tp_10_q(ifc.ctl_v2tp[10]),
			.ctl_v2tp_11_q(ifc.ctl_v2tp[11]),
			.ctl_v2tp_12_q(ifc.ctl_v2tp[12]),
			.ctl_v2tp_13_q(ifc.ctl_v2tp[13]),
			.ctl_v2tp_14_q(ifc.ctl_v2tp[14]),
			.ctl_v2tp_15_q(ifc.ctl_v2tp[15])
			);
//tc Domain: Register Bank 3:
//;my $regfile3_on_tstclk = generate('reg_file', 'regfile3_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1600,
//;			RegList =>[
//;					{Name  =>'init_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_3', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_4', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_5', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_6', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_7', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_8', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_9', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_10', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_11', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_12', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_13', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_14', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_15', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile3_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf22rf3_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf32rf4_ifc->iname`.cfgOut),
			.init_0_q(ifc.init[0]),
			.init_1_q(ifc.init[1]),
			.init_2_q(ifc.init[2]),
			.init_3_q(ifc.init[3]),
			.init_4_q(ifc.init[4]),
			.init_5_q(ifc.init[5]),
			.init_6_q(ifc.init[6]),
			.init_7_q(ifc.init[7]),
			.init_8_q(ifc.init[8]),
			.init_9_q(ifc.init[9]),
			.init_10_q(ifc.init[10]),
			.init_11_q(ifc.init[11]),
			.init_12_q(ifc.init[12]),
			.init_13_q(ifc.init[13]),
			.init_14_q(ifc.init[14]),
			.init_15_q(ifc.init[15])
			);
//tc Domain: Register Bank 4:
//;my $regfile4_on_tstclk = generate('reg_file', 'regfile4_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1700,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_late_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_3', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_4', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_5', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_6', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_7', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_8', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_9', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_10', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_11', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_12', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_13', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_14', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_15', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile4_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf32rf4_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf42rf5_ifc->iname`.cfgOut),
			.ctl_dcdl_late_0_q(ifc.ctl_dcdl_late[0]),
			.ctl_dcdl_late_1_q(ifc.ctl_dcdl_late[1]),
			.ctl_dcdl_late_2_q(ifc.ctl_dcdl_late[2]),
			.ctl_dcdl_late_3_q(ifc.ctl_dcdl_late[3]),
			.ctl_dcdl_late_4_q(ifc.ctl_dcdl_late[4]),
			.ctl_dcdl_late_5_q(ifc.ctl_dcdl_late[5]),
			.ctl_dcdl_late_6_q(ifc.ctl_dcdl_late[6]),
			.ctl_dcdl_late_7_q(ifc.ctl_dcdl_late[7]),
			.ctl_dcdl_late_8_q(ifc.ctl_dcdl_late[8]),
			.ctl_dcdl_late_9_q(ifc.ctl_dcdl_late[9]),
			.ctl_dcdl_late_10_q(ifc.ctl_dcdl_late[10]),
			.ctl_dcdl_late_11_q(ifc.ctl_dcdl_late[11]),
			.ctl_dcdl_late_12_q(ifc.ctl_dcdl_late[12]),
			.ctl_dcdl_late_13_q(ifc.ctl_dcdl_late[13]),
			.ctl_dcdl_late_14_q(ifc.ctl_dcdl_late[14]),
			.ctl_dcdl_late_15_q(ifc.ctl_dcdl_late[15])
			);
//tc Domain: Register Bank 5:
//;my $regfile5_on_tstclk = generate('reg_file', 'regfile5_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1800,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_early_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_3', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_4', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_5', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_6', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_7', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_8', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_9', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_10', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_11', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_12', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_13', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_14', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_15', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile5_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf42rf5_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf52rf6_ifc->iname`.cfgOut),
			.ctl_dcdl_early_0_q(ifc.ctl_dcdl_early[0]),
			.ctl_dcdl_early_1_q(ifc.ctl_dcdl_early[1]),
			.ctl_dcdl_early_2_q(ifc.ctl_dcdl_early[2]),
			.ctl_dcdl_early_3_q(ifc.ctl_dcdl_early[3]),
			.ctl_dcdl_early_4_q(ifc.ctl_dcdl_early[4]),
			.ctl_dcdl_early_5_q(ifc.ctl_dcdl_early[5]),
			.ctl_dcdl_early_6_q(ifc.ctl_dcdl_early[6]),
			.ctl_dcdl_early_7_q(ifc.ctl_dcdl_early[7]),
			.ctl_dcdl_early_8_q(ifc.ctl_dcdl_early[8]),
			.ctl_dcdl_early_9_q(ifc.ctl_dcdl_early[9]),
			.ctl_dcdl_early_10_q(ifc.ctl_dcdl_early[10]),
			.ctl_dcdl_early_11_q(ifc.ctl_dcdl_early[11]),
			.ctl_dcdl_early_12_q(ifc.ctl_dcdl_early[12]),
			.ctl_dcdl_early_13_q(ifc.ctl_dcdl_early[13]),
			.ctl_dcdl_early_14_q(ifc.ctl_dcdl_early[14]),
			.ctl_dcdl_early_15_q(ifc.ctl_dcdl_early[15])
			);
//tc Domain: Register Bank 6:
//;my $regfile6_on_tstclk = generate('reg_file', 'regfile6_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1900,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_TDC_0', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_1', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_2', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_3', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_4', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_5', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_6', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_7', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_8', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_9', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_10', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_11', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_12', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_13', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_14', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_15', Width => 5, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile6_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf52rf6_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf62rf7_ifc->iname`.cfgOut),
			.ctl_dcdl_TDC_0_q(ifc.ctl_dcdl_TDC[0]),
			.ctl_dcdl_TDC_1_q(ifc.ctl_dcdl_TDC[1]),
			.ctl_dcdl_TDC_2_q(ifc.ctl_dcdl_TDC[2]),
			.ctl_dcdl_TDC_3_q(ifc.ctl_dcdl_TDC[3]),
			.ctl_dcdl_TDC_4_q(ifc.ctl_dcdl_TDC[4]),
			.ctl_dcdl_TDC_5_q(ifc.ctl_dcdl_TDC[5]),
			.ctl_dcdl_TDC_6_q(ifc.ctl_dcdl_TDC[6]),
			.ctl_dcdl_TDC_7_q(ifc.ctl_dcdl_TDC[7]),
			.ctl_dcdl_TDC_8_q(ifc.ctl_dcdl_TDC[8]),
			.ctl_dcdl_TDC_9_q(ifc.ctl_dcdl_TDC[9]),
			.ctl_dcdl_TDC_10_q(ifc.ctl_dcdl_TDC[10]),
			.ctl_dcdl_TDC_11_q(ifc.ctl_dcdl_TDC[11]),
			.ctl_dcdl_TDC_12_q(ifc.ctl_dcdl_TDC[12]),
			.ctl_dcdl_TDC_13_q(ifc.ctl_dcdl_TDC[13]),
			.ctl_dcdl_TDC_14_q(ifc.ctl_dcdl_TDC[14]),
			.ctl_dcdl_TDC_15_q(ifc.ctl_dcdl_TDC[15])
			);
//tc Domain: Register Bank 7:
//;my $regfile7_on_tstclk = generate('reg_file', 'regfile7_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1a00,
//;			RegList =>[
//;					{Name  =>'ext_Qperi_0', Width => 5, IEO   =>'o',Default => 17},
//;					{Name  =>'ext_Qperi_1', Width => 5, IEO   =>'o',Default => 17},
//;					{Name  =>'ext_Qperi_2', Width => 5, IEO   =>'o',Default => 17},
//;					{Name  =>'ext_Qperi_3', Width => 5, IEO   =>'o',Default => 17}
//;				]
//;			);
`$regfile7_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf62rf7_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf72rf8_ifc->iname`.cfgOut),
			.ext_Qperi_0_q(ifc.ext_Qperi[0]),
			.ext_Qperi_1_q(ifc.ext_Qperi[1]),
			.ext_Qperi_2_q(ifc.ext_Qperi[2]),
			.ext_Qperi_3_q(ifc.ext_Qperi[3])
			);
//tc Domain: Register Bank 8:
//;my $regfile8_on_tstclk = generate('reg_file', 'regfile8_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1b00,
//;			RegList =>[
//;					{Name  =>'sel_pm_sign_pi_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_pm_sign_pi_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_pm_sign_pi_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_pm_sign_pi_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile8_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf72rf8_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf82rf9_ifc->iname`.cfgOut),
			.sel_pm_sign_pi_0_q(ifc.sel_pm_sign_pi[0]),
			.sel_pm_sign_pi_1_q(ifc.sel_pm_sign_pi[1]),
			.sel_pm_sign_pi_2_q(ifc.sel_pm_sign_pi[2]),
			.sel_pm_sign_pi_3_q(ifc.sel_pm_sign_pi[3])
			);
//tc Domain: Register Bank 9:
//;my $regfile9_on_tstclk = generate('reg_file', 'regfile9_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1c00,
//;			RegList =>[
//;					{Name  =>'del_inc_0', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'del_inc_1', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'del_inc_2', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'del_inc_3', Width => 32, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile9_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf82rf9_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf92rf10_ifc->iname`.cfgOut),
			.del_inc_0_q(ifc.del_inc[0]),
			.del_inc_1_q(ifc.del_inc[1]),
			.del_inc_2_q(ifc.del_inc[2]),
			.del_inc_3_q(ifc.del_inc[3])
			);
//tc Domain: Register Bank 10:
//;my $regfile10_on_tstclk = generate('reg_file', 'regfile10_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1d00,
//;			RegList =>[
//;					{Name  =>'enb_unit_pi_0', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'enb_unit_pi_1', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'enb_unit_pi_2', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'enb_unit_pi_3', Width => 32, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile10_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf92rf10_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf102rf11_ifc->iname`.cfgOut),
			.enb_unit_pi_0_q(ifc.enb_unit_pi[0]),
			.enb_unit_pi_1_q(ifc.enb_unit_pi[1]),
			.enb_unit_pi_2_q(ifc.enb_unit_pi[2]),
			.enb_unit_pi_3_q(ifc.enb_unit_pi[3])
			);
//tc Domain: Register Bank 11:
//;my $regfile11_on_tstclk = generate('reg_file', 'regfile11_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1e00,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_slice_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_slice_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_slice_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_slice_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile11_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf102rf11_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf112rf12_ifc->iname`.cfgOut),
			.ctl_dcdl_slice_0_q(ifc.ctl_dcdl_slice[0]),
			.ctl_dcdl_slice_1_q(ifc.ctl_dcdl_slice[1]),
			.ctl_dcdl_slice_2_q(ifc.ctl_dcdl_slice[2]),
			.ctl_dcdl_slice_3_q(ifc.ctl_dcdl_slice[3])
			);
//tc Domain: Register Bank 12:
//;my $regfile12_on_tstclk = generate('reg_file', 'regfile12_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x1f00,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_sw_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_sw_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_sw_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_sw_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile12_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf112rf12_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf122rf13_ifc->iname`.cfgOut),
			.ctl_dcdl_sw_0_q(ifc.ctl_dcdl_sw[0]),
			.ctl_dcdl_sw_1_q(ifc.ctl_dcdl_sw[1]),
			.ctl_dcdl_sw_2_q(ifc.ctl_dcdl_sw[2]),
			.ctl_dcdl_sw_3_q(ifc.ctl_dcdl_sw[3])
			);
//tc Domain: Register Bank 13:
//;my $regfile13_on_tstclk = generate('reg_file', 'regfile13_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2000,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_clk_encoder_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_clk_encoder_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_clk_encoder_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_clk_encoder_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile13_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf122rf13_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf132rf14_ifc->iname`.cfgOut),
			.ctl_dcdl_clk_encoder_0_q(ifc.ctl_dcdl_clk_encoder[0]),
			.ctl_dcdl_clk_encoder_1_q(ifc.ctl_dcdl_clk_encoder[1]),
			.ctl_dcdl_clk_encoder_2_q(ifc.ctl_dcdl_clk_encoder[2]),
			.ctl_dcdl_clk_encoder_3_q(ifc.ctl_dcdl_clk_encoder[3])
			);
//tc Domain: Register Bank 14:
//;my $regfile14_on_tstclk = generate('reg_file', 'regfile14_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2100,
//;			RegList =>[
//;					{Name  =>'ctl_v2tn_rep_0', Width => 5, IEO   =>'o',Default => 6},
//;					{Name  =>'ctl_v2tn_rep_1', Width => 5, IEO   =>'o',Default => 6}
//;				]
//;			);
`$regfile14_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf132rf14_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf142rf15_ifc->iname`.cfgOut),
			.ctl_v2tn_rep_0_q(ifc.ctl_v2tn_rep[0]),
			.ctl_v2tn_rep_1_q(ifc.ctl_v2tn_rep[1])
			);
//tc Domain: Register Bank 15:
//;my $regfile15_on_tstclk = generate('reg_file', 'regfile15_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2200,
//;			RegList =>[
//;					{Name  =>'ctl_v2tp_rep_0', Width => 5, IEO   =>'o',Default => 6},
//;					{Name  =>'ctl_v2tp_rep_1', Width => 5, IEO   =>'o',Default => 6}
//;				]
//;			);
`$regfile15_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf142rf15_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf152rf16_ifc->iname`.cfgOut),
			.ctl_v2tp_rep_0_q(ifc.ctl_v2tp_rep[0]),
			.ctl_v2tp_rep_1_q(ifc.ctl_v2tp_rep[1])
			);
//tc Domain: Register Bank 16:
//;my $regfile16_on_tstclk = generate('reg_file', 'regfile16_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2300,
//;			RegList =>[
//;					{Name  =>'init_rep_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'init_rep_1', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile16_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf152rf16_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf162rf17_ifc->iname`.cfgOut),
			.init_rep_0_q(ifc.init_rep[0]),
			.init_rep_1_q(ifc.init_rep[1])
			);
//tc Domain: Register Bank 17:
//;my $regfile17_on_tstclk = generate('reg_file', 'regfile17_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2400,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_late_rep_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_late_rep_1', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile17_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf162rf17_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf172rf18_ifc->iname`.cfgOut),
			.ctl_dcdl_late_rep_0_q(ifc.ctl_dcdl_late_rep[0]),
			.ctl_dcdl_late_rep_1_q(ifc.ctl_dcdl_late_rep[1])
			);
//tc Domain: Register Bank 18:
//;my $regfile18_on_tstclk = generate('reg_file', 'regfile18_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2500,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_early_rep_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_early_rep_1', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile18_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf172rf18_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf182rf19_ifc->iname`.cfgOut),
			.ctl_dcdl_early_rep_0_q(ifc.ctl_dcdl_early_rep[0]),
			.ctl_dcdl_early_rep_1_q(ifc.ctl_dcdl_early_rep[1])
			);
//tc Domain: Register Bank 19:
//;my $regfile19_on_tstclk = generate('reg_file', 'regfile19_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2600,
//;			RegList =>[
//;					{Name  =>'ctl_dcdl_TDC_rep_0', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ctl_dcdl_TDC_rep_1', Width => 5, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile19_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf182rf19_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf192rf20_ifc->iname`.cfgOut),
			.ctl_dcdl_TDC_rep_0_q(ifc.ctl_dcdl_TDC_rep[0]),
			.ctl_dcdl_TDC_rep_1_q(ifc.ctl_dcdl_TDC_rep[1])
			);
//tc Domain: Register Bank 20:
//;my $regfile20_on_tstclk = generate('reg_file', 'regfile20_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2700,
//;			RegList =>[
//;					{Name  =>'ctl_biasgen_0', Width => 4, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_biasgen_1', Width => 4, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_biasgen_2', Width => 4, IEO   =>'o',Default => 7},
//;					{Name  =>'ctl_biasgen_3', Width => 4, IEO   =>'o',Default => 7}
//;				]
//;			);
`$regfile20_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf192rf20_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf202rf21_ifc->iname`.cfgOut),
			.ctl_biasgen_0_q(ifc.ctl_biasgen[0]),
			.ctl_biasgen_1_q(ifc.ctl_biasgen[1]),
			.ctl_biasgen_2_q(ifc.ctl_biasgen[2]),
			.ctl_biasgen_3_q(ifc.ctl_biasgen[3])
			);
//tc Domain: Register Bank 21:
//;my $regfile21_on_tstclk = generate('reg_file', 'regfile21_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2800,
//;			RegList =>[
//;					{Name  =>'sel_PFD_in_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_3', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_4', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_5', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_6', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_7', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_8', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_9', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_10', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_11', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_12', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_13', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_14', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_15', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile21_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf202rf21_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf212rf22_ifc->iname`.cfgOut),
			.sel_PFD_in_0_q(ifc.sel_PFD_in[0]),
			.sel_PFD_in_1_q(ifc.sel_PFD_in[1]),
			.sel_PFD_in_2_q(ifc.sel_PFD_in[2]),
			.sel_PFD_in_3_q(ifc.sel_PFD_in[3]),
			.sel_PFD_in_4_q(ifc.sel_PFD_in[4]),
			.sel_PFD_in_5_q(ifc.sel_PFD_in[5]),
			.sel_PFD_in_6_q(ifc.sel_PFD_in[6]),
			.sel_PFD_in_7_q(ifc.sel_PFD_in[7]),
			.sel_PFD_in_8_q(ifc.sel_PFD_in[8]),
			.sel_PFD_in_9_q(ifc.sel_PFD_in[9]),
			.sel_PFD_in_10_q(ifc.sel_PFD_in[10]),
			.sel_PFD_in_11_q(ifc.sel_PFD_in[11]),
			.sel_PFD_in_12_q(ifc.sel_PFD_in[12]),
			.sel_PFD_in_13_q(ifc.sel_PFD_in[13]),
			.sel_PFD_in_14_q(ifc.sel_PFD_in[14]),
			.sel_PFD_in_15_q(ifc.sel_PFD_in[15])
			);
//tc Domain: Register Bank 22:
//;my $regfile22_on_tstclk = generate('reg_file', 'regfile22_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2900,
//;			RegList =>[
//;					{Name  =>'sel_PFD_in_rep_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'sel_PFD_in_rep_1', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile22_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf212rf22_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf222rf23_ifc->iname`.cfgOut),
			.sel_PFD_in_rep_0_q(ifc.sel_PFD_in_rep[0]),
			.sel_PFD_in_rep_1_q(ifc.sel_PFD_in_rep[1])
			);
//tc Domain: Register Bank 23:
//;my $regfile23_on_tstclk = generate('reg_file', 'regfile23_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2a00,
//;			RegList =>[
//;					{Name  =>'ext_pi_ctl_offset_0', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'ext_pi_ctl_offset_1', Width => 9, IEO   =>'o',Default => 135},
//;					{Name  =>'ext_pi_ctl_offset_2', Width => 9, IEO   =>'o',Default => 270},
//;					{Name  =>'ext_pi_ctl_offset_3', Width => 9, IEO   =>'o',Default => 405}
//;				]
//;			);
`$regfile23_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf222rf23_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf232rf24_ifc->iname`.cfgOut),
			.ext_pi_ctl_offset_0_q(ifc.ext_pi_ctl_offset[0]),
			.ext_pi_ctl_offset_1_q(ifc.ext_pi_ctl_offset[1]),
			.ext_pi_ctl_offset_2_q(ifc.ext_pi_ctl_offset[2]),
			.ext_pi_ctl_offset_3_q(ifc.ext_pi_ctl_offset[3])
			);
//tc Domain: Register Bank 24:
//;my $regfile24_on_tstclk = generate('reg_file', 'regfile24_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2b00,
//;			RegList =>[
//;					{Name  =>'bypass_pi_ctl_0', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'bypass_pi_ctl_1', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'bypass_pi_ctl_2', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'bypass_pi_ctl_3', Width => 9, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile24_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf232rf24_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf242rf25_ifc->iname`.cfgOut),
			.bypass_pi_ctl_0_q(ifc.bypass_pi_ctl[0]),
			.bypass_pi_ctl_1_q(ifc.bypass_pi_ctl[1]),
			.bypass_pi_ctl_2_q(ifc.bypass_pi_ctl[2]),
			.bypass_pi_ctl_3_q(ifc.bypass_pi_ctl[3])
			);
//tc Domain: Register Bank 25:
//;my $regfile25_on_tstclk = generate('reg_file', 'regfile25_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2c00,
//;			RegList =>[
//;					{Name  =>'ext_pfd_offset_0', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_1', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_2', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_3', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_4', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_5', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_6', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_7', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_8', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_9', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_10', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_11', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_12', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_13', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_14', Width => 8, IEO   =>'o',Default => 47},
//;					{Name  =>'ext_pfd_offset_15', Width => 8, IEO   =>'o',Default => 47}
//;				]
//;			);
`$regfile25_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf242rf25_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf252rf26_ifc->iname`.cfgOut),
			.ext_pfd_offset_0_q(ifc.ext_pfd_offset[0]),
			.ext_pfd_offset_1_q(ifc.ext_pfd_offset[1]),
			.ext_pfd_offset_2_q(ifc.ext_pfd_offset[2]),
			.ext_pfd_offset_3_q(ifc.ext_pfd_offset[3]),
			.ext_pfd_offset_4_q(ifc.ext_pfd_offset[4]),
			.ext_pfd_offset_5_q(ifc.ext_pfd_offset[5]),
			.ext_pfd_offset_6_q(ifc.ext_pfd_offset[6]),
			.ext_pfd_offset_7_q(ifc.ext_pfd_offset[7]),
			.ext_pfd_offset_8_q(ifc.ext_pfd_offset[8]),
			.ext_pfd_offset_9_q(ifc.ext_pfd_offset[9]),
			.ext_pfd_offset_10_q(ifc.ext_pfd_offset[10]),
			.ext_pfd_offset_11_q(ifc.ext_pfd_offset[11]),
			.ext_pfd_offset_12_q(ifc.ext_pfd_offset[12]),
			.ext_pfd_offset_13_q(ifc.ext_pfd_offset[13]),
			.ext_pfd_offset_14_q(ifc.ext_pfd_offset[14]),
			.ext_pfd_offset_15_q(ifc.ext_pfd_offset[15])
			);
//tc Domain: Register Bank 26:
//;my $regfile26_on_tstclk = generate('reg_file', 'regfile26_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2d00,
//;			RegList =>[
//;					{Name  =>'ext_pfd_offset_rep_0', Width => 8, IEO   =>'o',Default => 27},
//;					{Name  =>'ext_pfd_offset_rep_1', Width => 8, IEO   =>'o',Default => 27}
//;				]
//;			);
`$regfile26_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf252rf26_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf262rf27_ifc->iname`.cfgOut),
			.ext_pfd_offset_rep_0_q(ifc.ext_pfd_offset_rep[0]),
			.ext_pfd_offset_rep_1_q(ifc.ext_pfd_offset_rep[1])
			);
//tc Domain: Register Bank 27:
//;my $regfile27_on_tstclk = generate('reg_file', 'regfile27_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2e00,
//;			RegList =>[
//;					{Name  =>'ext_max_sel_mux_0', Width => 5, IEO   =>'o',Default => 31},
//;					{Name  =>'ext_max_sel_mux_1', Width => 5, IEO   =>'o',Default => 31},
//;					{Name  =>'ext_max_sel_mux_2', Width => 5, IEO   =>'o',Default => 31},
//;					{Name  =>'ext_max_sel_mux_3', Width => 5, IEO   =>'o',Default => 31}
//;				]
//;			);
`$regfile27_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf262rf27_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf272rf28_ifc->iname`.cfgOut),
			.ext_max_sel_mux_0_q(ifc.ext_max_sel_mux[0]),
			.ext_max_sel_mux_1_q(ifc.ext_max_sel_mux[1]),
			.ext_max_sel_mux_2_q(ifc.ext_max_sel_mux[2]),
			.ext_max_sel_mux_3_q(ifc.ext_max_sel_mux[3])
			);
//tc Domain: Register Bank 28:
//;my $regfile28_on_tstclk = generate('reg_file', 'regfile28_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x2f00,
//;			RegList =>[
//;					{Name  =>'ffe_shift_0', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_1', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_2', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_3', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_4', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_5', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_6', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_7', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_8', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_9', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_10', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_11', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_12', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_13', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_14', Width => 5, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_shift_15', Width => 5, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile28_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf272rf28_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf282rf29_ifc->iname`.cfgOut),
			.ffe_shift_0_q(ifc.ffe_shift[0]),
			.ffe_shift_1_q(ifc.ffe_shift[1]),
			.ffe_shift_2_q(ifc.ffe_shift[2]),
			.ffe_shift_3_q(ifc.ffe_shift[3]),
			.ffe_shift_4_q(ifc.ffe_shift[4]),
			.ffe_shift_5_q(ifc.ffe_shift[5]),
			.ffe_shift_6_q(ifc.ffe_shift[6]),
			.ffe_shift_7_q(ifc.ffe_shift[7]),
			.ffe_shift_8_q(ifc.ffe_shift[8]),
			.ffe_shift_9_q(ifc.ffe_shift[9]),
			.ffe_shift_10_q(ifc.ffe_shift[10]),
			.ffe_shift_11_q(ifc.ffe_shift[11]),
			.ffe_shift_12_q(ifc.ffe_shift[12]),
			.ffe_shift_13_q(ifc.ffe_shift[13]),
			.ffe_shift_14_q(ifc.ffe_shift[14]),
			.ffe_shift_15_q(ifc.ffe_shift[15])
			);
//tc Domain: Register Bank 29:
//;my $regfile29_on_tstclk = generate('reg_file', 'regfile29_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3000,
//;			RegList =>[
//;					{Name  =>'channel_shift_0', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_1', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_2', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_3', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_4', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_5', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_6', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_7', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_8', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_9', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_10', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_11', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_12', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_13', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_14', Width => 4, IEO   =>'o',Default => 0},
//;					{Name  =>'channel_shift_15', Width => 4, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile29_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf282rf29_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf292rf30_ifc->iname`.cfgOut),
			.channel_shift_0_q(ifc.channel_shift[0]),
			.channel_shift_1_q(ifc.channel_shift[1]),
			.channel_shift_2_q(ifc.channel_shift[2]),
			.channel_shift_3_q(ifc.channel_shift[3]),
			.channel_shift_4_q(ifc.channel_shift[4]),
			.channel_shift_5_q(ifc.channel_shift[5]),
			.channel_shift_6_q(ifc.channel_shift[6]),
			.channel_shift_7_q(ifc.channel_shift[7]),
			.channel_shift_8_q(ifc.channel_shift[8]),
			.channel_shift_9_q(ifc.channel_shift[9]),
			.channel_shift_10_q(ifc.channel_shift[10]),
			.channel_shift_11_q(ifc.channel_shift[11]),
			.channel_shift_12_q(ifc.channel_shift[12]),
			.channel_shift_13_q(ifc.channel_shift[13]),
			.channel_shift_14_q(ifc.channel_shift[14]),
			.channel_shift_15_q(ifc.channel_shift[15])
			);
//tc Domain: Register Bank 30:
//;my $regfile30_on_tstclk = generate('reg_file', 'regfile30_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3100,
//;			RegList =>[
//;					{Name  =>'cmp_thresh_0', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_1', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_2', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_3', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_4', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_5', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_6', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_7', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_8', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_9', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_10', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_11', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_12', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_13', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_14', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'cmp_thresh_15', Width => 10, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile30_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf292rf30_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf302rf31_ifc->iname`.cfgOut),
			.cmp_thresh_0_q(ifc.cmp_thresh[0]),
			.cmp_thresh_1_q(ifc.cmp_thresh[1]),
			.cmp_thresh_2_q(ifc.cmp_thresh[2]),
			.cmp_thresh_3_q(ifc.cmp_thresh[3]),
			.cmp_thresh_4_q(ifc.cmp_thresh[4]),
			.cmp_thresh_5_q(ifc.cmp_thresh[5]),
			.cmp_thresh_6_q(ifc.cmp_thresh[6]),
			.cmp_thresh_7_q(ifc.cmp_thresh[7]),
			.cmp_thresh_8_q(ifc.cmp_thresh[8]),
			.cmp_thresh_9_q(ifc.cmp_thresh[9]),
			.cmp_thresh_10_q(ifc.cmp_thresh[10]),
			.cmp_thresh_11_q(ifc.cmp_thresh[11]),
			.cmp_thresh_12_q(ifc.cmp_thresh[12]),
			.cmp_thresh_13_q(ifc.cmp_thresh[13]),
			.cmp_thresh_14_q(ifc.cmp_thresh[14]),
			.cmp_thresh_15_q(ifc.cmp_thresh[15])
			);
//tc Domain: Register Bank 31:
//;my $regfile31_on_tstclk = generate('reg_file', 'regfile31_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3200,
//;			RegList =>[
//;					{Name  =>'disable_product_0', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_1', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_2', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_3', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_4', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_5', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_6', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_7', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_8', Width => 16, IEO   =>'o',Default => 0},
//;					{Name  =>'disable_product_9', Width => 16, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile31_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf302rf31_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf312rf32_ifc->iname`.cfgOut),
			.disable_product_0_q(ifc.disable_product[0]),
			.disable_product_1_q(ifc.disable_product[1]),
			.disable_product_2_q(ifc.disable_product[2]),
			.disable_product_3_q(ifc.disable_product[3]),
			.disable_product_4_q(ifc.disable_product[4]),
			.disable_product_5_q(ifc.disable_product[5]),
			.disable_product_6_q(ifc.disable_product[6]),
			.disable_product_7_q(ifc.disable_product[7]),
			.disable_product_8_q(ifc.disable_product[8]),
			.disable_product_9_q(ifc.disable_product[9])
			);
//tc Domain: Register Bank 32:
//;my $regfile32_on_tstclk = generate('reg_file', 'regfile32_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3300,
//;			RegList =>[
//;					{Name  =>'ffe_thresh_0', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_1', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_2', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_3', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_4', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_5', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_6', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_7', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_8', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_9', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_10', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_11', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_12', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_13', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_14', Width => 10, IEO   =>'o',Default => 0},
//;					{Name  =>'ffe_thresh_15', Width => 10, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile32_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf312rf32_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf322rf33_ifc->iname`.cfgOut),
			.ffe_thresh_0_q(ifc.ffe_thresh[0]),
			.ffe_thresh_1_q(ifc.ffe_thresh[1]),
			.ffe_thresh_2_q(ifc.ffe_thresh[2]),
			.ffe_thresh_3_q(ifc.ffe_thresh[3]),
			.ffe_thresh_4_q(ifc.ffe_thresh[4]),
			.ffe_thresh_5_q(ifc.ffe_thresh[5]),
			.ffe_thresh_6_q(ifc.ffe_thresh[6]),
			.ffe_thresh_7_q(ifc.ffe_thresh[7]),
			.ffe_thresh_8_q(ifc.ffe_thresh[8]),
			.ffe_thresh_9_q(ifc.ffe_thresh[9]),
			.ffe_thresh_10_q(ifc.ffe_thresh[10]),
			.ffe_thresh_11_q(ifc.ffe_thresh[11]),
			.ffe_thresh_12_q(ifc.ffe_thresh[12]),
			.ffe_thresh_13_q(ifc.ffe_thresh[13]),
			.ffe_thresh_14_q(ifc.ffe_thresh[14]),
			.ffe_thresh_15_q(ifc.ffe_thresh[15])
			);
//tc Domain: Register Bank 33:
//;my $regfile33_on_tstclk = generate('reg_file', 'regfile33_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3400,
//;			RegList =>[
//;					{Name  =>'adc_thresh_0', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_1', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_2', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_3', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_4', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_5', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_6', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_7', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_8', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_9', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_10', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_11', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_12', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_13', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_14', Width => 8, IEO   =>'o',Default => 0},
//;					{Name  =>'adc_thresh_15', Width => 8, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile33_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf322rf33_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf332rf34_ifc->iname`.cfgOut),
			.adc_thresh_0_q(ifc.adc_thresh[0]),
			.adc_thresh_1_q(ifc.adc_thresh[1]),
			.adc_thresh_2_q(ifc.adc_thresh[2]),
			.adc_thresh_3_q(ifc.adc_thresh[3]),
			.adc_thresh_4_q(ifc.adc_thresh[4]),
			.adc_thresh_5_q(ifc.adc_thresh[5]),
			.adc_thresh_6_q(ifc.adc_thresh[6]),
			.adc_thresh_7_q(ifc.adc_thresh[7]),
			.adc_thresh_8_q(ifc.adc_thresh[8]),
			.adc_thresh_9_q(ifc.adc_thresh[9]),
			.adc_thresh_10_q(ifc.adc_thresh[10]),
			.adc_thresh_11_q(ifc.adc_thresh[11]),
			.adc_thresh_12_q(ifc.adc_thresh[12]),
			.adc_thresh_13_q(ifc.adc_thresh[13]),
			.adc_thresh_14_q(ifc.adc_thresh[14]),
			.adc_thresh_15_q(ifc.adc_thresh[15])
			);
//tc Domain: Register Bank 34:
//;my $regfile34_on_tstclk = generate('reg_file', 'regfile34_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3500,
//;			RegList =>[
//;					{Name  =>'tx_ext_max_sel_mux_0', Width => 5, IEO   =>'o',Default => 31},
//;					{Name  =>'tx_ext_max_sel_mux_1', Width => 5, IEO   =>'o',Default => 31},
//;					{Name  =>'tx_ext_max_sel_mux_2', Width => 5, IEO   =>'o',Default => 31},
//;					{Name  =>'tx_ext_max_sel_mux_3', Width => 5, IEO   =>'o',Default => 31}
//;				]
//;			);
`$regfile34_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf332rf34_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf342rf35_ifc->iname`.cfgOut),
			.tx_ext_max_sel_mux_0_q(ifc.tx_ext_max_sel_mux[0]),
			.tx_ext_max_sel_mux_1_q(ifc.tx_ext_max_sel_mux[1]),
			.tx_ext_max_sel_mux_2_q(ifc.tx_ext_max_sel_mux[2]),
			.tx_ext_max_sel_mux_3_q(ifc.tx_ext_max_sel_mux[3])
			);
//tc Domain: Register Bank 35:
//;my $regfile35_on_tstclk = generate('reg_file', 'regfile35_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3600,
//;			RegList =>[
//;					{Name  =>'tx_pi_ctl_0', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_pi_ctl_1', Width => 9, IEO   =>'o',Default => 135},
//;					{Name  =>'tx_pi_ctl_2', Width => 9, IEO   =>'o',Default => 270},
//;					{Name  =>'tx_pi_ctl_3', Width => 9, IEO   =>'o',Default => 405}
//;				]
//;			);
`$regfile35_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf342rf35_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf352rf36_ifc->iname`.cfgOut),
			.tx_pi_ctl_0_q(ifc.tx_pi_ctl[0]),
			.tx_pi_ctl_1_q(ifc.tx_pi_ctl[1]),
			.tx_pi_ctl_2_q(ifc.tx_pi_ctl[2]),
			.tx_pi_ctl_3_q(ifc.tx_pi_ctl[3])
			);
//tc Domain: Register Bank 36:
//;my $regfile36_on_tstclk = generate('reg_file', 'regfile36_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3700,
//;			RegList =>[
//;					{Name  =>'tx_bypass_pi_ctl_0', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_bypass_pi_ctl_1', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_bypass_pi_ctl_2', Width => 9, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_bypass_pi_ctl_3', Width => 9, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile36_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf352rf36_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf362rf37_ifc->iname`.cfgOut),
			.tx_bypass_pi_ctl_0_q(ifc.tx_bypass_pi_ctl[0]),
			.tx_bypass_pi_ctl_1_q(ifc.tx_bypass_pi_ctl[1]),
			.tx_bypass_pi_ctl_2_q(ifc.tx_bypass_pi_ctl[2]),
			.tx_bypass_pi_ctl_3_q(ifc.tx_bypass_pi_ctl[3])
			);
//tc Domain: Register Bank 37:
//;my $regfile37_on_tstclk = generate('reg_file', 'regfile37_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3800,
//;			RegList =>[
//;					{Name  =>'tx_ext_Qperi_0', Width => 5, IEO   =>'o',Default => 17},
//;					{Name  =>'tx_ext_Qperi_1', Width => 5, IEO   =>'o',Default => 17},
//;					{Name  =>'tx_ext_Qperi_2', Width => 5, IEO   =>'o',Default => 17},
//;					{Name  =>'tx_ext_Qperi_3', Width => 5, IEO   =>'o',Default => 17}
//;				]
//;			);
`$regfile37_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf362rf37_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf372rf38_ifc->iname`.cfgOut),
			.tx_ext_Qperi_0_q(ifc.tx_ext_Qperi[0]),
			.tx_ext_Qperi_1_q(ifc.tx_ext_Qperi[1]),
			.tx_ext_Qperi_2_q(ifc.tx_ext_Qperi[2]),
			.tx_ext_Qperi_3_q(ifc.tx_ext_Qperi[3])
			);
//tc Domain: Register Bank 38:
//;my $regfile38_on_tstclk = generate('reg_file', 'regfile38_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3900,
//;			RegList =>[
//;					{Name  =>'tx_sel_pm_sign_pi_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_sel_pm_sign_pi_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_sel_pm_sign_pi_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_sel_pm_sign_pi_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile38_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf372rf38_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf382rf39_ifc->iname`.cfgOut),
			.tx_sel_pm_sign_pi_0_q(ifc.tx_sel_pm_sign_pi[0]),
			.tx_sel_pm_sign_pi_1_q(ifc.tx_sel_pm_sign_pi[1]),
			.tx_sel_pm_sign_pi_2_q(ifc.tx_sel_pm_sign_pi[2]),
			.tx_sel_pm_sign_pi_3_q(ifc.tx_sel_pm_sign_pi[3])
			);
//tc Domain: Register Bank 39:
//;my $regfile39_on_tstclk = generate('reg_file', 'regfile39_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3a00,
//;			RegList =>[
//;					{Name  =>'tx_del_inc_0', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_del_inc_1', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_del_inc_2', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_del_inc_3', Width => 32, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile39_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf382rf39_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf392rf40_ifc->iname`.cfgOut),
			.tx_del_inc_0_q(ifc.tx_del_inc[0]),
			.tx_del_inc_1_q(ifc.tx_del_inc[1]),
			.tx_del_inc_2_q(ifc.tx_del_inc[2]),
			.tx_del_inc_3_q(ifc.tx_del_inc[3])
			);
//tc Domain: Register Bank 40:
//;my $regfile40_on_tstclk = generate('reg_file', 'regfile40_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3b00,
//;			RegList =>[
//;					{Name  =>'tx_enb_unit_pi_0', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_enb_unit_pi_1', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_enb_unit_pi_2', Width => 32, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_enb_unit_pi_3', Width => 32, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile40_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf392rf40_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf402rf41_ifc->iname`.cfgOut),
			.tx_enb_unit_pi_0_q(ifc.tx_enb_unit_pi[0]),
			.tx_enb_unit_pi_1_q(ifc.tx_enb_unit_pi[1]),
			.tx_enb_unit_pi_2_q(ifc.tx_enb_unit_pi[2]),
			.tx_enb_unit_pi_3_q(ifc.tx_enb_unit_pi[3])
			);
//tc Domain: Register Bank 41:
//;my $regfile41_on_tstclk = generate('reg_file', 'regfile41_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3c00,
//;			RegList =>[
//;					{Name  =>'tx_ctl_dcdl_slice_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_slice_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_slice_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_slice_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile41_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf402rf41_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf412rf42_ifc->iname`.cfgOut),
			.tx_ctl_dcdl_slice_0_q(ifc.tx_ctl_dcdl_slice[0]),
			.tx_ctl_dcdl_slice_1_q(ifc.tx_ctl_dcdl_slice[1]),
			.tx_ctl_dcdl_slice_2_q(ifc.tx_ctl_dcdl_slice[2]),
			.tx_ctl_dcdl_slice_3_q(ifc.tx_ctl_dcdl_slice[3])
			);
//tc Domain: Register Bank 42:
//;my $regfile42_on_tstclk = generate('reg_file', 'regfile42_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3d00,
//;			RegList =>[
//;					{Name  =>'tx_ctl_dcdl_sw_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_sw_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_sw_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_sw_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile42_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf412rf42_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf422rf43_ifc->iname`.cfgOut),
			.tx_ctl_dcdl_sw_0_q(ifc.tx_ctl_dcdl_sw[0]),
			.tx_ctl_dcdl_sw_1_q(ifc.tx_ctl_dcdl_sw[1]),
			.tx_ctl_dcdl_sw_2_q(ifc.tx_ctl_dcdl_sw[2]),
			.tx_ctl_dcdl_sw_3_q(ifc.tx_ctl_dcdl_sw[3])
			);
//tc Domain: Register Bank 43:
//;my $regfile43_on_tstclk = generate('reg_file', 'regfile43_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3e00,
//;			RegList =>[
//;					{Name  =>'tx_ctl_dcdl_clk_encoder_0', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_clk_encoder_1', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_clk_encoder_2', Width => 2, IEO   =>'o',Default => 0},
//;					{Name  =>'tx_ctl_dcdl_clk_encoder_3', Width => 2, IEO   =>'o',Default => 0}
//;				]
//;			);
`$regfile43_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf422rf43_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf432rf44_ifc->iname`.cfgOut),
			.tx_ctl_dcdl_clk_encoder_0_q(ifc.tx_ctl_dcdl_clk_encoder[0]),
			.tx_ctl_dcdl_clk_encoder_1_q(ifc.tx_ctl_dcdl_clk_encoder[1]),
			.tx_ctl_dcdl_clk_encoder_2_q(ifc.tx_ctl_dcdl_clk_encoder[2]),
			.tx_ctl_dcdl_clk_encoder_3_q(ifc.tx_ctl_dcdl_clk_encoder[3])
			);
//tc Domain: Register Bank 44:
//;my $regfile44_on_tstclk = generate('reg_file', 'regfile44_on_tstclk',
//;			CfgBusPtr => $tc_jtag2rf0_ifc,
//;			CfgOpcodes => $tc_cfg_ops,
//;			BaseAddr => 0x3f00,
//;			RegList =>[
//;					{Name  =>'tx_prbs_gen_init_0', Width => 32, IEO   =>'o',Default => 268255334},
//;					{Name  =>'tx_prbs_gen_init_1', Width => 32, IEO   =>'o',Default => 939797248},
//;					{Name  =>'tx_prbs_gen_init_2', Width => 32, IEO   =>'o',Default => 2097151},
//;					{Name  =>'tx_prbs_gen_init_3', Width => 32, IEO   =>'o',Default => 972815961},
//;					{Name  =>'tx_prbs_gen_init_4', Width => 32, IEO   =>'o',Default => 536690892},
//;					{Name  =>'tx_prbs_gen_init_5', Width => 32, IEO   =>'o',Default => 1040539242},
//;					{Name  =>'tx_prbs_gen_init_6', Width => 32, IEO   =>'o',Default => 67065164},
//;					{Name  =>'tx_prbs_gen_init_7', Width => 32, IEO   =>'o',Default => 1040884117},
//;					{Name  =>'tx_prbs_gen_init_8', Width => 32, IEO   =>'o',Default => 520268384},
//;					{Name  =>'tx_prbs_gen_init_9', Width => 32, IEO   =>'o',Default => 838074867},
//;					{Name  =>'tx_prbs_gen_init_10', Width => 32, IEO   =>'o',Default => 1365},
//;					{Name  =>'tx_prbs_gen_init_11', Width => 32, IEO   =>'o',Default => 806071125},
//;					{Name  =>'tx_prbs_gen_init_12', Width => 32, IEO   =>'o',Default => 520443295},
//;					{Name  =>'tx_prbs_gen_init_13', Width => 32, IEO   =>'o',Default => 1066073701},
//;					{Name  =>'tx_prbs_gen_init_14', Width => 32, IEO   =>'o',Default => 134174054},
//;					{Name  =>'tx_prbs_gen_init_15', Width => 32, IEO   =>'o',Default => 2139815119}
//;				]
//;			);
`$regfile44_on_tstclk->instantiate` (
			.Clk(ifc.tck),
			.Reset(test_logic_reset),
			.cfgIn(`$tc_rf432rf44_ifc->iname`.cfgIn),
			.cfgOut(`$tc_rf442jtag_ifc->iname`.cfgOut),
			.tx_prbs_gen_init_0_q(ifc.tx_prbs_gen_init[0]),
			.tx_prbs_gen_init_1_q(ifc.tx_prbs_gen_init[1]),
			.tx_prbs_gen_init_2_q(ifc.tx_prbs_gen_init[2]),
			.tx_prbs_gen_init_3_q(ifc.tx_prbs_gen_init[3]),
			.tx_prbs_gen_init_4_q(ifc.tx_prbs_gen_init[4]),
			.tx_prbs_gen_init_5_q(ifc.tx_prbs_gen_init[5]),
			.tx_prbs_gen_init_6_q(ifc.tx_prbs_gen_init[6]),
			.tx_prbs_gen_init_7_q(ifc.tx_prbs_gen_init[7]),
			.tx_prbs_gen_init_8_q(ifc.tx_prbs_gen_init[8]),
			.tx_prbs_gen_init_9_q(ifc.tx_prbs_gen_init[9]),
			.tx_prbs_gen_init_10_q(ifc.tx_prbs_gen_init[10]),
			.tx_prbs_gen_init_11_q(ifc.tx_prbs_gen_init[11]),
			.tx_prbs_gen_init_12_q(ifc.tx_prbs_gen_init[12]),
			.tx_prbs_gen_init_13_q(ifc.tx_prbs_gen_init[13]),
			.tx_prbs_gen_init_14_q(ifc.tx_prbs_gen_init[14]),
			.tx_prbs_gen_init_15_q(ifc.tx_prbs_gen_init[15])
			);




endmodule // `mname`

