Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 11 16:58:21 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.951        0.000                      0                  156        0.178        0.000                      0                  156        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.951        0.000                      0                  156        0.178        0.000                      0                  156        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.058ns (26.274%)  route 2.969ns (73.726%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.114     9.044    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.168 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.168    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[1]_i_1__1_n_0
    SLICE_X59Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.510    14.851    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X59Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[1]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.029    15.119    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.908%)  route 2.874ns (73.092%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.019     8.949    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.073 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.073    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[13]_i_1__0_n_0
    SLICE_X61Y20         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.507    14.848    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y20         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.058ns (26.967%)  route 2.865ns (73.033%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.010     8.941    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.065 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.065    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[20]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.506    14.847    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[20]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.031    15.117    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.058ns (27.042%)  route 2.854ns (72.958%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          0.999     8.930    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.054 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.054    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[19]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.506    14.847    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[19]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.031    15.117    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.058ns (27.073%)  route 2.850ns (72.927%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          0.995     8.925    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.049 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.049    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[17]_i_1_n_0
    SLICE_X61Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.506    14.847    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[17]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDCE (Setup_fdce_C_D)        0.029    15.115    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.058ns (27.165%)  route 2.837ns (72.835%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          0.981     8.912    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.036 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     9.036    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_clk_i_1__0_n_0
    SLICE_X61Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.510    14.851    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_clk_reg/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.029    15.119    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.058ns (27.179%)  route 2.835ns (72.821%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          0.979     8.910    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.034 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.034    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[2]_i_1__1_n_0
    SLICE_X61Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.510    14.851    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[2]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X61Y17         FDCE (Setup_fdce_C_D)        0.031    15.121    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.058ns (27.482%)  route 2.792ns (72.518%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          0.937     8.867    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X59Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.991 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.991    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[5]_i_1__0_n_0
    SLICE_X59Y18         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.508    14.849    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X59Y18         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.029    15.117    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.058ns (27.420%)  route 2.801ns (72.580%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          0.945     8.876    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I1_O)        0.124     9.000 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.000    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[21]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.504    14.845    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.029    15.135    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.058ns (27.434%)  route 2.799ns (72.566%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.620     5.141    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[24]/Q
                         net (fo=3, routed)           1.422     7.019    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg_n_0_[24]
    SLICE_X59Y19         LUT5 (Prop_lut5_I2_O)        0.152     7.171 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6/O
                         net (fo=1, routed)           0.433     7.605    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_6_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.326     7.931 f  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          0.943     8.874    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[25]_i_2_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I1_O)        0.124     8.998 r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.998    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter[22]_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.504    14.845    U_Fnd_Ctrl/U_Clk_Dot_Divider/CLK
    SLICE_X61Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[22]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X61Y22         FDCE (Setup_fdce_C_D)        0.031    15.137    U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.473    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X61Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=10, routed)          0.126     1.741    U_StopWatch_DP/U_Time_Min/min[4]
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  U_StopWatch_DP/U_Time_Min/count_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.786    U_StopWatch_DP/U_Time_Min/count_reg[3]_i_1__1_n_0
    SLICE_X60Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     1.986    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.121     1.607    U_StopWatch_DP/U_Time_Min/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_Btn_DB_RUN/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_RUN/edge_detect_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.448    U_Btn_DB_RUN/CLK
    SLICE_X57Y12         FDCE                                         r  U_Btn_DB_RUN/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Btn_DB_RUN/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.151     1.740    U_Btn_DB_RUN/q_reg_reg_n_0_[0]
    SLICE_X56Y12         LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  U_Btn_DB_RUN/edge_detect_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_Btn_DB_RUN/btn_debounce
    SLICE_X56Y12         FDCE                                         r  U_Btn_DB_RUN/edge_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.960    U_Btn_DB_RUN/CLK
    SLICE_X56Y12         FDCE                                         r  U_Btn_DB_RUN/edge_detect_reg/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.120     1.581    U_Btn_DB_RUN/edge_detect_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.446    U_Btn_DB_CLEAR/CLK
    SLICE_X56Y16         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.086     1.680    U_Stopwatch_CU/edge_detect
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.098     1.778 r  U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.830     1.957    U_Stopwatch_CU/CLK
    SLICE_X56Y16         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.121     1.567    U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.446    U_Btn_DB_CLEAR/CLK
    SLICE_X56Y16         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.088     1.682    U_Stopwatch_CU/edge_detect
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.098     1.780 r  U_Stopwatch_CU/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_Stopwatch_CU/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.830     1.957    U_Stopwatch_CU/CLK
    SLICE_X56Y16         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.120     1.566    U_Stopwatch_CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_Btn_DB_RUN/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_RUN/q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.794%)  route 0.181ns (56.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.446    U_Btn_DB_RUN/CLK
    SLICE_X55Y12         FDCE                                         r  U_Btn_DB_RUN/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_Btn_DB_RUN/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.181     1.768    U_Btn_DB_RUN/q_next[5]
    SLICE_X56Y12         FDCE                                         r  U_Btn_DB_RUN/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.960    U_Btn_DB_RUN/CLK
    SLICE_X56Y12         FDCE                                         r  U_Btn_DB_RUN/q_reg_reg[5]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.063     1.545    U_Btn_DB_RUN/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.473    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X60Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.103     1.724    U_StopWatch_DP/U_Time_Hour/hour[2]
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.098     1.822 r  U_StopWatch_DP/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.822    U_StopWatch_DP/U_Time_Hour/count_reg[4]_i_2_n_0
    SLICE_X60Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     1.986    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X60Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.121     1.594    U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Msec/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Msec/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    U_StopWatch_DP/U_Time_Msec/CLK
    SLICE_X63Y13         FDCE                                         r  U_StopWatch_DP/U_Time_Msec/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_StopWatch_DP/U_Time_Msec/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.150     1.765    U_StopWatch_DP/U_Time_Msec/Q[0]
    SLICE_X63Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  U_StopWatch_DP/U_Time_Msec/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_StopWatch_DP/U_Time_Msec/tick_reg_i_1_n_0
    SLICE_X63Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Msec/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    U_StopWatch_DP/U_Time_Msec/CLK
    SLICE_X63Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Msec/tick_reg_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.091     1.580    U_StopWatch_DP/U_Time_Msec/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X64Y12         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/Q
                         net (fo=9, routed)           0.149     1.789    U_StopWatch_DP/U_Time_Sec/sec[3]
    SLICE_X64Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  U_StopWatch_DP/U_Time_Sec/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    U_StopWatch_DP/U_Time_Sec/count_reg[3]_i_1__0_n_0
    SLICE_X64Y12         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X64Y12         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.121     1.596    U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.692%)  route 0.182ns (56.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.446    U_Btn_DB_CLEAR/CLK
    SLICE_X57Y16         FDCE                                         r  U_Btn_DB_CLEAR/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_Btn_DB_CLEAR/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.182     1.769    U_Btn_DB_CLEAR/q_next__0[1]
    SLICE_X56Y16         FDCE                                         r  U_Btn_DB_CLEAR/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.830     1.957    U_Btn_DB_CLEAR/CLK
    SLICE_X56Y16         FDCE                                         r  U_Btn_DB_CLEAR/q_reg_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.064     1.523    U_Btn_DB_CLEAR/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.292%)  route 0.157ns (45.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.473    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X61Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=10, routed)          0.157     1.771    U_StopWatch_DP/U_Time_Min/min[4]
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.816    U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__1_n_0
    SLICE_X61Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.859     1.986    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X61Y14         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.092     1.565    U_StopWatch_DP/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_Btn_DB_CLEAR/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_Btn_DB_CLEAR/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_Btn_DB_CLEAR/q_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   U_Btn_DB_CLEAR/q_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   U_Btn_DB_CLEAR/q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_Btn_DB_CLEAR/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_Btn_DB_CLEAR/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_Btn_DB_CLEAR/q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_Btn_DB_CLEAR/q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Btn_DB_RUN/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Btn_DB_RUN/q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Btn_DB_RUN/q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Btn_DB_RUN/q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Btn_DB_RUN/q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   U_Fnd_Ctrl/U_Clk_Dot_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   U_Fnd_Ctrl/U_Clk_Dot_Divider/r_counter_reg[21]/C



