ISim log file
Running: C:\Users\fjsda\Studying\FPGA\final\t_main_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/fjsda/Studying/FPGA/final/t_main_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/wasabi/Desktop/temp/final/final/main.v" Line 65.  For instance uut/make/, width 1 of formal port ope is not equal to width 2 of actual signal ope.
WARNING: File "C:/Users/wasabi/Desktop/temp/final/final/main.v" Line 67.  For instance uut/make/, width 1 of formal port A is not equal to width 4 of actual signal A.
WARNING: File "C:/Users/wasabi/Desktop/temp/final/final/main.v" Line 68.  For instance uut/make/, width 1 of formal port B is not equal to width 4 of actual signal B.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
