{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T17:46:40Z","timestamp":1574704000237},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"3s","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2014,3,28]],"date-time":"2014-03-28T00:00:00Z","timestamp":1395964800000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"name":"STARnet, a Semiconductor Research Corporation program sponsored by MARCO and DARPA","award":[]},{"name":"NSF","award":["#0746425"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["TECS","ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,3,28]]},"DOI":"10.1145\/2514871","type":"journal-article","created":{"date-parts":[[2014,3,25]],"date-time":"2014-03-25T13:34:12Z","timestamp":1395754452000},"page":"1-30","source":"Crossref","is-referenced-by-count":6,"title":["ForEVeR"],"prefix":"10.1145","volume":"13","author":[{"given":"Ritesh","family":"Parikh","sequence":"first","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2514871-1","unstructured":"R. Abdel-Khalek, R. Parikh, A. DeOrio, and V. Bertacco. 2011. Functional correctness for CMP interconnects. In Proceedings of the IEEE International Conference on Computer Design.","DOI":"10.1109\/ICCD.2011.6081423","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-2","unstructured":"K. Aisopos and L.-S. Peh. 2011. A systematic methodology to develop resilient cache coherence protocols. In Proceedings of the Annual ACM\/IEEE International Symposium on Microarchitecture.","DOI":"10.1145\/2155620.2155627","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-3","unstructured":"K. V. Anjan and Timothy Mark Pinkston. 1995. An efficient, fully adaptive deadlock recovery scheme: DISHA. In Proceedings of the Annual International Symposium on Computer Architecture.","DOI":"10.1145\/223982.224431","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-4","unstructured":"T. M. Austin. 1999. DIVA: A reliable substrate for deep submicron microarchitecture design. In Proceedings of the Annual ACM\/IEEE International Symposium on Microarchitecture.","DOI":"10.1109\/MICRO.1999.809458","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-5","unstructured":"A. A. Bayazit and S. Malik. 2005. Complementary use of runtime validation and model checking. In Proceedings of the IEEE International Conference on Computer-Aided Design.","DOI":"10.1109\/ICCAD.2005.1560217","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-6","unstructured":"C. Bienia, S. Kumar, J. P. Singh, and K. Li. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques.","DOI":"10.1145\/1454115.1454128","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-7","unstructured":"D. Borrione, A. Helmy, L. Pierre, and J. Schmaltz. 2007. A generic model for formally verifying NoC communication architectures: A case study. In Proceedings of the International Symposium on Networks-on-Chip.","DOI":"10.1109\/NOCS.2007.1","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-8","unstructured":"M. Boule, J.-S. Chenard, and Z. Zilic. 2007. Assertion checkers in verification, silicon debug and in-field diagnosis. In Proceedings of the International Symposium on Quality Electronic Design.","DOI":"10.1109\/ISQED.2007.38","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-9","unstructured":"R. Brayton and A. Mishchenko. 2010. ABC: an academic industrial-strength verification tool. In Proceedings of the International Conference on Computer Aided Verification.","DOI":"10.1007\/978-3-642-14295-6_5","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-10","unstructured":"S. Chatterjee, M. Kishinevsky, and U. Ogras. 2012. xMAS: Quick formal modeling of communication fabrics to enable verification. IEEE Des. Test Comput. 29, 3.","DOI":"10.1109\/MDT.2012.2205998","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-11","unstructured":"W. Dally and B. Towles. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann."},{"key":"key-10.1145\/2514871-12","unstructured":"W. J. Dally and C. L. Seitz. 1987. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput. 36, 5."},{"key":"key-10.1145\/2514871-13","unstructured":"A. Dixit and A. Wood. 2011. The impact of new technology on soft error rates. In Proceedings of the IEEE International Reliability Physics Symposium.","DOI":"10.1109\/IRPS.2011.5784522","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-14","unstructured":"A. Dutta and N. A. Touba. 2007. Reliable network-on-chip using a low cost unequal error protection code. In Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT'07).","DOI":"10.1109\/DFT.2007.20","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-15","unstructured":"F. Fazzino, M. Palesi, and D. Patti. Noxim: Network-on-chip simulator. http:\/\/noxim.sourceforge.net\/."},{"key":"key-10.1145\/2514871-16","unstructured":"H. Foster, L. Loh, B. Rabii, and V. Singhal. 2006. Guidelines for creating a formal verification testplan. In Proceedings of DVCon."},{"key":"key-10.1145\/2514871-17","unstructured":"O. Hammami, X. Li, and J.-M. Brault. 2012. NOCEVE: Network on chip emulation and verification environment. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe.","DOI":"10.1109\/DATE.2012.6176452","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-18","unstructured":"D. Holcomb, B. Brady, and S. A. Seshia. 2011. Abstraction-based performance analysis of NoCs. In Proceedings of the IEEE\/ACM Design Automation Conference.","DOI":"10.1145\/2024724.2024840","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-19","unstructured":"Intel. 2007. Intel Core2 Duo and Intel Core2 Solo Processor for Intel Centrino Duo Processor technology specification update."},{"key":"key-10.1145\/2514871-20","unstructured":"Intel. 2010. Intel Core i7-900 Desktop processor series specification update."},{"key":"key-10.1145\/2514871-21","unstructured":"A. Kahng, B. Li, L.-S. Peh, and K. Samadi. 2009. Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe.","DOI":"10.1109\/DATE.2009.5090700","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-22","unstructured":"K. Kailas, V. Paruthi, and B. Monwai. 2009. Formal verification of correctness and performance of random prioritybased arbiters. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design.","DOI":"10.1109\/FMCAD.2009.5351137","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-23","unstructured":"J. Kim and H. Kim. 2009. Router microarchitecture and scalability of ring topology in on-chip networks. In Proceedings of the 2nd International Workshop on Network on Chip Architectures.","DOI":"10.1145\/1645213.1645217","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-24","unstructured":"T. Krishna, C.-H. O. Chen, W. C. Kwon, and L.-S. Peh. 2013. Breaking the on-chip latency barrier using SMART. In Proceedings of the International Symposium on High-Performance Computer Architecture.","DOI":"10.1109\/HPCA.2013.6522334","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-25","unstructured":"X. Lin, P. McKinley, and L. Ni. 1994. Deadlock-free multicast wormhole routing in 2-d mesh multicomputers. IEEE Trans. Parallel Distrib. Syst. 5, 8."},{"key":"key-10.1145\/2514871-26","unstructured":"P. Lopez, J. M. Mart&#237;nez, and J. Duato. 1998. A very efficient distributed deadlock detection mechanism for wormhole networks. In Proceedings of the International Symposium on High-Performance Computer Architecture."},{"key":"key-10.1145\/2514871-27","unstructured":"J.-M. Mart&#237;nez, P. Lopez, J. Duato, and T. Pinkston. 1997. Software-based deadlock recovery technique for true fully adaptive routing in wormhole networks. In Proceedings of the International Conference on Parallel Processing."},{"key":"key-10.1145\/2514871-28","unstructured":"A. Meixner, M. E. Bauer, and D. Sorin. 2007. Argus: Low-cost, comprehensive error detection in simple cores. In Proceedings of the Annual ACM\/IEEE International Symposium on Microarchitecture.","DOI":"10.1109\/MICRO.2007.18","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-29","unstructured":"S. Murali, T. Theocharides, N. Vijaykrishnan, M. Irwin, L. Benini, and G. De Micheli. 2005. Analysis of error recovery schemes for networks on chips. IEEE Des. Test Comput. 22, 5.","DOI":"10.1109\/MDT.2005.104","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-30","unstructured":"E. B. Nightingale, J. R. Douceur, and V. Orgovan. 2011. Cycles, cells and platters: An empirical analysis of hardware failures on a million consumer PCs. In Proceedings of the 6th Conference on Computer Systems (EuroSys'11).","DOI":"10.1145\/1966445.1966477","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-31","unstructured":"G. Nychis, C. Fallin, T. Moscibroda, and O. Mutlu. 2010. Next generation on-chip networks: What kind of congestion control do we need&quest; In Proceedings of the ACM Workshop on Hot Topics in Networks.","DOI":"10.1145\/1868447.1868459","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-32","unstructured":"D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das. 2006. Exploring fault-tolerant network-onchip architectures. In Proceedings of the International Conference on Dependable Systems and Networks.","DOI":"10.1109\/DSN.2006.35","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-33","unstructured":"L.-S. Peh and W. Dally. 2000. Flit-reservation flow control. In Proceedings of the International Symposium on High-Performance Computer Architecture."},{"key":"key-10.1145\/2514871-34","unstructured":"A. Prodromou, A. Panteli, C. Nicopoulos, and Y. Sazeides. 2012. NoCAlert: An on-line and real-time fault detection mechanism for network-on-chip architectures. In Proceedings of the Annual ACM\/IEEE International Symposium on Microarchitecture.","DOI":"10.1109\/MICRO.2012.15","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-35","unstructured":"S. Shamshiri, A. Ghofrani, and K.-T. Cheng. 2011. End-to-end error correction and online diagnosis for on-chip networks. In Proceedings of the International Teletraffic Congress.","DOI":"10.1109\/TEST.2011.6139156","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-36","unstructured":"D. Starobinski, M. Karpovsky, and L. A. Zakrevski. 2003. Application of network calculus to general topologies using turn-prohibition. IEEE\/ACM Trans. Networking 11, 3.","DOI":"10.1109\/TNET.2003.813040","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-37","unstructured":"G. Tsiligiannis and L. Pierre. 2012. A mixed verification strategy tailored for networks on chip. In Proceedings of the International Symposium on Networks-on-Chip.","DOI":"10.1109\/NOCS.2012.26","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-38","unstructured":"S. Vangal, J. Howard, G. Ruhl, et al. 2008. An 80-tile sub-100-w teraflops processor in 65-nm cmos. IEEE J. Solid-State Circuits.","DOI":"10.1109\/JSSC.2007.910957","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-39","unstructured":"F. Verbeek and J. Schmaltz. 2011. Hunting deadlocks efficiently in microarchitectural models of communication fabrics. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design."},{"key":"key-10.1145\/2514871-40","unstructured":"F. Verbeek and J. Schmaltz. 2012. Easy formal specification and validation of unbounded networks-on-chips architectures. ACM Trans. Des. Autom. Electron. Syst. 17, 1.","DOI":"10.1145\/2209291.2209293","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-41","unstructured":"I. Wagner and V. Bertacco. 2007. Engineering trust with semantic guardians. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe.","DOI":"10.1109\/DATE.2007.364684","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2514871-42","unstructured":"D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. Brown, and A. Agarwal. 2007. On-chip interconnection architecture of the tile processor. IEEE Micro 27, 5.","DOI":"10.1109\/MM.2007.4378780","doi-asserted-by":"crossref"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2514871&amp;ftid=1441534&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T22:10:30Z","timestamp":1565302230000},"score":1.0,"subtitle":["A complementary formal and runtime verification approach to correct NoC functionality"],"short-title":[],"issued":{"date-parts":[[2014,3,28]]},"references-count":42,"journal-issue":{"published-print":{"date-parts":[[2014,3,1]]},"issue":"3s"},"URL":"http:\/\/dx.doi.org\/10.1145\/2514871","relation":{"cites":[]},"ISSN":["1539-9087"],"issn-type":[{"value":"1539-9087","type":"print"}],"subject":["Hardware and Architecture","Software"]}}