

================================================================
== Vitis HLS Report for 'mac_logger'
================================================================
* Date:           Thu Nov 10 17:25:02 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.977 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_697_1_U0  |dataflow_in_loop_VITIS_LOOP_697_1  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_697_1  |        ?|        ?|         ?|          -|          -|  65535|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     165|      40|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|     6|   11110|   17118|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      32|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     6|   11307|   17176|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|       4|      14|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |axilites_s_axi_U                      |axilites_s_axi                     |        0|   0|  1706|  2888|    0|
    |dataflow_in_loop_VITIS_LOOP_697_1_U0  |dataflow_in_loop_VITIS_LOOP_697_1  |        4|   6|  7274|  9571|    0|
    |fifo_axi_full_m_axi_U                 |fifo_axi_full_m_axi                |        0|   0|   710|  1274|    0|
    |mac_fifo_m_axi_U                      |mac_fifo_m_axi                     |        0|   0|   710|  1274|    0|
    |ps_m_axi_U                            |ps_m_axi                           |        0|   0|   710|  2111|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                 |                                   |        4|   6| 11110| 17118|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  76|  18|          16|           1|
    |loop_dataflow_output_count  |         +|   0|  76|  18|          16|           1|
    |bound_minus_1               |         -|   0|  13|   4|           2|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 165|  40|          34|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   16|         32|
    |loop_dataflow_output_count  |   9|          2|   16|         32|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   32|         64|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  16|   0|   16|          0|
    |loop_dataflow_output_count  |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+---------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|    Protocol   | Source Object |    C Type    |
+------------------------------+-----+-----+---------------+---------------+--------------+
|s_axi_axilites_AWVALID        |   in|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_AWREADY        |  out|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_AWADDR         |   in|    9|          s_axi|       axilites|        scalar|
|s_axi_axilites_WVALID         |   in|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_WREADY         |  out|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_WDATA          |   in|   32|          s_axi|       axilites|        scalar|
|s_axi_axilites_WSTRB          |   in|    4|          s_axi|       axilites|        scalar|
|s_axi_axilites_ARVALID        |   in|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_ARREADY        |  out|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_ARADDR         |   in|    9|          s_axi|       axilites|        scalar|
|s_axi_axilites_RVALID         |  out|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_RREADY         |   in|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_RDATA          |  out|   32|          s_axi|       axilites|        scalar|
|s_axi_axilites_RRESP          |  out|    2|          s_axi|       axilites|        scalar|
|s_axi_axilites_BVALID         |  out|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_BREADY         |   in|    1|          s_axi|       axilites|        scalar|
|s_axi_axilites_BRESP          |  out|    2|          s_axi|       axilites|        scalar|
|ap_clk                        |   in|    1|  ap_ctrl_chain|     mac_logger|  return value|
|ap_rst_n                      |   in|    1|  ap_ctrl_chain|     mac_logger|  return value|
|interrupt                     |  out|    1|  ap_ctrl_chain|     mac_logger|  return value|
|m_axi_fifo_axi_full_AWVALID   |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREADY   |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWADDR    |  out|   64|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWID      |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLEN     |  out|    8|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWSIZE    |  out|    3|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWBURST   |  out|    2|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLOCK    |  out|    2|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWCACHE   |  out|    4|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWPROT    |  out|    3|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWQOS     |  out|    4|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREGION  |  out|    4|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWUSER    |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WVALID    |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WREADY    |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WDATA     |  out|   32|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WSTRB     |  out|    4|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WLAST     |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WID       |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WUSER     |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARVALID   |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREADY   |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARADDR    |  out|   64|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARID      |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLEN     |  out|    8|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARSIZE    |  out|    3|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARBURST   |  out|    2|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLOCK    |  out|    2|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARCACHE   |  out|    4|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARPROT    |  out|    3|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARQOS     |  out|    4|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREGION  |  out|    4|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARUSER    |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RVALID    |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RREADY    |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RDATA     |   in|   32|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RLAST     |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RID       |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RUSER     |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RRESP     |   in|    2|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BVALID    |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BREADY    |  out|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BRESP     |   in|    2|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BID       |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BUSER     |   in|    1|          m_axi|  fifo_axi_full|       pointer|
|m_axi_mac_fifo_AWVALID        |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWREADY        |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWADDR         |  out|   64|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWID           |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWLEN          |  out|    8|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWSIZE         |  out|    3|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWBURST        |  out|    2|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWLOCK         |  out|    2|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWCACHE        |  out|    4|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWPROT         |  out|    3|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWQOS          |  out|    4|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWREGION       |  out|    4|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_AWUSER         |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_WVALID         |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_WREADY         |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_WDATA          |  out|   32|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_WSTRB          |  out|    4|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_WLAST          |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_WID            |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_WUSER          |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARVALID        |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARREADY        |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARADDR         |  out|   64|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARID           |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARLEN          |  out|    8|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARSIZE         |  out|    3|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARBURST        |  out|    2|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARLOCK         |  out|    2|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARCACHE        |  out|    4|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARPROT         |  out|    3|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARQOS          |  out|    4|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARREGION       |  out|    4|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_ARUSER         |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_RVALID         |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_RREADY         |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_RDATA          |   in|   32|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_RLAST          |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_RID            |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_RUSER          |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_RRESP          |   in|    2|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_BVALID         |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_BREADY         |  out|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_BRESP          |   in|    2|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_BID            |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_mac_fifo_BUSER          |   in|    1|          m_axi|       mac_fifo|       pointer|
|m_axi_ps_AWVALID              |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_AWREADY              |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_AWADDR               |  out|   64|          m_axi|             ps|       pointer|
|m_axi_ps_AWID                 |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_AWLEN                |  out|    8|          m_axi|             ps|       pointer|
|m_axi_ps_AWSIZE               |  out|    3|          m_axi|             ps|       pointer|
|m_axi_ps_AWBURST              |  out|    2|          m_axi|             ps|       pointer|
|m_axi_ps_AWLOCK               |  out|    2|          m_axi|             ps|       pointer|
|m_axi_ps_AWCACHE              |  out|    4|          m_axi|             ps|       pointer|
|m_axi_ps_AWPROT               |  out|    3|          m_axi|             ps|       pointer|
|m_axi_ps_AWQOS                |  out|    4|          m_axi|             ps|       pointer|
|m_axi_ps_AWREGION             |  out|    4|          m_axi|             ps|       pointer|
|m_axi_ps_AWUSER               |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_WVALID               |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_WREADY               |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_WDATA                |  out|   32|          m_axi|             ps|       pointer|
|m_axi_ps_WSTRB                |  out|    4|          m_axi|             ps|       pointer|
|m_axi_ps_WLAST                |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_WID                  |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_WUSER                |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_ARVALID              |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_ARREADY              |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_ARADDR               |  out|   64|          m_axi|             ps|       pointer|
|m_axi_ps_ARID                 |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_ARLEN                |  out|    8|          m_axi|             ps|       pointer|
|m_axi_ps_ARSIZE               |  out|    3|          m_axi|             ps|       pointer|
|m_axi_ps_ARBURST              |  out|    2|          m_axi|             ps|       pointer|
|m_axi_ps_ARLOCK               |  out|    2|          m_axi|             ps|       pointer|
|m_axi_ps_ARCACHE              |  out|    4|          m_axi|             ps|       pointer|
|m_axi_ps_ARPROT               |  out|    3|          m_axi|             ps|       pointer|
|m_axi_ps_ARQOS                |  out|    4|          m_axi|             ps|       pointer|
|m_axi_ps_ARREGION             |  out|    4|          m_axi|             ps|       pointer|
|m_axi_ps_ARUSER               |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_RVALID               |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_RREADY               |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_RDATA                |   in|   32|          m_axi|             ps|       pointer|
|m_axi_ps_RLAST                |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_RID                  |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_RUSER                |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_RRESP                |   in|    2|          m_axi|             ps|       pointer|
|m_axi_ps_BVALID               |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_BREADY               |  out|    1|          m_axi|             ps|       pointer|
|m_axi_ps_BRESP                |   in|    2|          m_axi|             ps|       pointer|
|m_axi_ps_BID                  |   in|    1|          m_axi|             ps|       pointer|
|m_axi_ps_BUSER                |   in|    1|          m_axi|             ps|       pointer|
|timestamp                     |   in|   64|        ap_none|      timestamp|        scalar|
+------------------------------+-----+-----+---------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln586 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23" [mac_logger.cpp:586]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln586 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_21, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0" [mac_logger.cpp:586]   --->   Operation 7 'specinterface' 'specinterface_ln586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_fifo, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 5120, void @empty_35, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mac_fifo"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ps, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 102400, void @empty_37, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 64, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ps"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 1028, void @empty_29, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fifo_axi_full"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_41, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_44, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %driver, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_45, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %driver, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %status"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_47, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %writeStatus"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %writeStatus, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_48, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %writeStatus, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %timestamp"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %timestamp, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %logger_vlan_enable_mask"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger_vlan_enable_mask, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_50, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger_vlan_enable_mask, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan100_received"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan100_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_51, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan100_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan101_received"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan101_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_52, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan101_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan102_received"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan102_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_53, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan102_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan103_received"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan103_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_54, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan103_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan104_received"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan104_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_55, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan104_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan105_received"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan105_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_56, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan105_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan106_received"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan106_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_57, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan106_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan107_received"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan107_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_58, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan107_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan108_received"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan108_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_10, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan108_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vlan109_received"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan109_received, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_59, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vlan109_received, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %droped"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %droped, void @empty_39, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_40, void @empty_49, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %droped, void @empty_43, i32 1, i32 1, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %multicast_recv_enable"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicast_recv_enable, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_61, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicast_recv_enable, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_filter_enable"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_filter_enable, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_62, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_filter_enable, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan100_macaddr_lsb"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan100_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan100_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan100_macaddr_msb"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan100_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_0, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan100_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan101_macaddr_lsb"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan101_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_1, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan101_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan101_macaddr_msb"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan101_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_2, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan101_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan102_macaddr_lsb"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan102_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_3, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan102_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan102_macaddr_msb"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan102_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_4, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan102_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan103_macaddr_lsb"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan103_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_5, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan103_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan103_macaddr_msb"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan103_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_6, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan103_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan104_macaddr_lsb"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan104_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_7, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan104_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan104_macaddr_msb"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan104_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_8, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan104_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan105_macaddr_lsb"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan105_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_9, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan105_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan105_macaddr_msb"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan105_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_46, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan105_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan106_macaddr_lsb"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan106_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_33, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan106_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan106_macaddr_msb"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan106_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_36, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan106_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan107_macaddr_lsb"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan107_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_31, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan107_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan107_macaddr_msb"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan107_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_30, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan107_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan108_macaddr_lsb"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan108_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_19, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan108_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan108_macaddr_msb"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan108_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_28, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan108_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan109_macaddr_lsb"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan109_macaddr_lsb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_27, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan109_macaddr_lsb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %unicast_vlan109_macaddr_msb"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan109_macaddr_msb, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_26, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan109_macaddr_msb, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %log_all_mask"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %log_all_mask, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_25, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %log_all_mask, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_axi_full_offset, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_24, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_axi_full_offset, void @empty_43, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_42, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_39, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_40, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%fifo_axi_full_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fifo_axi_full_offset" [mac_logger.cpp:586]   --->   Operation 136 'read' 'fifo_axi_full_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp" [mac_logger.cpp:586]   --->   Operation 137 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.00ns)   --->   "%driver_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %driver" [mac_logger.cpp:586]   --->   Operation 138 'read' 'driver_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 139 [1/1] (1.00ns)   --->   "%ddr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ddr" [mac_logger.cpp:586]   --->   Operation 139 'read' 'ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 140 [1/1] (1.00ns)   --->   "%fifo_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fifo" [mac_logger.cpp:586]   --->   Operation 140 'read' 'fifo_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 141 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%i = phi i16 0, void %entry, i16 %i_8, void %for.inc.i.i"   --->   Operation 142 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.10ns)   --->   "%icmp_ln697 = icmp_eq  i16 %i, i16 65535" [mac_logger.cpp:697]   --->   Operation 143 'icmp' 'icmp_ln697' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65535, i64 65535, i64 65535"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln697 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i16 %i, i16 65535, i32 0" [mac_logger.cpp:697]   --->   Operation 145 'specdataflowpipeline' 'specdataflowpipeline_ln697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.85ns)   --->   "%i_8 = add i16 %i, i16 1" [mac_logger.cpp:697]   --->   Operation 146 'add' 'i_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln697 = br i1 %icmp_ln697, void %for.inc.i.i, void %mac_logger_for.cond.i.exit" [mac_logger.cpp:697]   --->   Operation 147 'br' 'br_ln697' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 148 [2/2] (7.30ns)   --->   "%call_ln709 = call void @dataflow_in_loop_VITIS_LOOP_697_1, i32 %ps, i64 %ddr_read, i64 %driver_read, i32 %mac_fifo, i64 %fifo_read, i32 %fifo_axi_full, i64 %fifo_axi_full_offset_read, i64 %timestamp_read, i32 %logger_vlan_enable_mask, i32 %multicast_recv_enable, i32 %unicast_filter_enable, i32 %unicast_vlan100_macaddr_lsb, i32 %unicast_vlan100_macaddr_msb, i32 %unicast_vlan101_macaddr_lsb, i32 %unicast_vlan101_macaddr_msb, i32 %unicast_vlan102_macaddr_lsb, i32 %unicast_vlan102_macaddr_msb, i32 %unicast_vlan103_macaddr_lsb, i32 %unicast_vlan103_macaddr_msb, i32 %unicast_vlan104_macaddr_lsb, i32 %unicast_vlan104_macaddr_msb, i32 %unicast_vlan105_macaddr_lsb, i32 %unicast_vlan105_macaddr_msb, i32 %unicast_vlan106_macaddr_lsb, i32 %unicast_vlan106_macaddr_msb, i32 %unicast_vlan107_macaddr_lsb, i32 %unicast_vlan107_macaddr_msb, i32 %unicast_vlan108_macaddr_lsb, i32 %unicast_vlan108_macaddr_msb, i32 %unicast_vlan109_macaddr_lsb, i32 %unicast_vlan109_macaddr_msb, i32 %log_all_mask, i32 %vlan100_received, i32 %vlan101_received, i32 %vlan102_received, i32 %vlan103_received, i32 %vlan104_received, i32 %vlan105_received, i32 %vlan106_received, i32 %vlan107_received, i32 %vlan108_received, i32 %vlan109_received, i32 %droped, i32 %counter_vlan100, i32 %counter_vlan101, i32 %counter_vlan102, i32 %counter_vlan103, i32 %counter_vlan104, i32 %counter_vlan105, i32 %counter_vlan106, i32 %counter_vlan107, i32 %counter_vlan108, i32 %counter_vlan109, i32 %counter_droped, i32 %last_log_tx_index, i32 %last_tap_tx_index" [mac_logger.cpp:709]   --->   Operation 148 'call' 'call_ln709' <Predicate = (!icmp_ln697)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln699 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [mac_logger.cpp:699]   --->   Operation 149 'specloopname' 'specloopname_ln699' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_4 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln709 = call void @dataflow_in_loop_VITIS_LOOP_697_1, i32 %ps, i64 %ddr_read, i64 %driver_read, i32 %mac_fifo, i64 %fifo_read, i32 %fifo_axi_full, i64 %fifo_axi_full_offset_read, i64 %timestamp_read, i32 %logger_vlan_enable_mask, i32 %multicast_recv_enable, i32 %unicast_filter_enable, i32 %unicast_vlan100_macaddr_lsb, i32 %unicast_vlan100_macaddr_msb, i32 %unicast_vlan101_macaddr_lsb, i32 %unicast_vlan101_macaddr_msb, i32 %unicast_vlan102_macaddr_lsb, i32 %unicast_vlan102_macaddr_msb, i32 %unicast_vlan103_macaddr_lsb, i32 %unicast_vlan103_macaddr_msb, i32 %unicast_vlan104_macaddr_lsb, i32 %unicast_vlan104_macaddr_msb, i32 %unicast_vlan105_macaddr_lsb, i32 %unicast_vlan105_macaddr_msb, i32 %unicast_vlan106_macaddr_lsb, i32 %unicast_vlan106_macaddr_msb, i32 %unicast_vlan107_macaddr_lsb, i32 %unicast_vlan107_macaddr_msb, i32 %unicast_vlan108_macaddr_lsb, i32 %unicast_vlan108_macaddr_msb, i32 %unicast_vlan109_macaddr_lsb, i32 %unicast_vlan109_macaddr_msb, i32 %log_all_mask, i32 %vlan100_received, i32 %vlan101_received, i32 %vlan102_received, i32 %vlan103_received, i32 %vlan104_received, i32 %vlan105_received, i32 %vlan106_received, i32 %vlan107_received, i32 %vlan108_received, i32 %vlan109_received, i32 %droped, i32 %counter_vlan100, i32 %counter_vlan101, i32 %counter_vlan102, i32 %counter_vlan103, i32 %counter_vlan104, i32 %counter_vlan105, i32 %counter_vlan106, i32 %counter_vlan107, i32 %counter_vlan108, i32 %counter_vlan109, i32 %counter_droped, i32 %last_log_tx_index, i32 %last_tap_tx_index" [mac_logger.cpp:709]   --->   Operation 150 'call' 'call_ln709' <Predicate = (!icmp_ln697)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln697 = br void %for.cond.i.i" [mac_logger.cpp:697]   --->   Operation 151 'br' 'br_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln746 = ret" [mac_logger.cpp:746]   --->   Operation 152 'ret' 'ret_ln746' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ mac_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifo_axi_full]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ driver]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ status]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ writeStatus]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logger_vlan_enable_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vlan100_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan101_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan102_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan103_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan104_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan105_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan106_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan107_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan108_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan109_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ droped]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ multicast_recv_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_filter_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan100_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan100_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan101_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan101_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan102_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan102_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan103_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan103_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan104_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan104_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan105_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan105_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan106_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan106_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan107_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan107_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan108_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan108_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan109_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan109_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_all_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_axi_full_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter_vlan100]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan101]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan102]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan103]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan104]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan105]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan106]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan107]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan108]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan109]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_droped]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ last_log_tx_index]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ last_tap_tx_index]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln586        (spectopmodule       ) [ 000000]
specinterface_ln586        (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specbitsmap_ln0            (specbitsmap         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
fifo_axi_full_offset_read  (read                ) [ 001110]
timestamp_read             (read                ) [ 001110]
driver_read                (read                ) [ 001110]
ddr_read                   (read                ) [ 001110]
fifo_read                  (read                ) [ 001110]
br_ln0                     (br                  ) [ 011110]
i                          (phi                 ) [ 001000]
icmp_ln697                 (icmp                ) [ 001110]
speclooptripcount_ln0      (speclooptripcount   ) [ 000000]
specdataflowpipeline_ln697 (specdataflowpipeline) [ 000000]
i_8                        (add                 ) [ 011110]
br_ln697                   (br                  ) [ 000000]
specloopname_ln699         (specloopname        ) [ 000000]
call_ln709                 (call                ) [ 000000]
br_ln697                   (br                  ) [ 011110]
ret_ln746                  (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mac_fifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_fifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ps">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_axi_full">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ddr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="driver">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="driver"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="status">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="status"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="writeStatus">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeStatus"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="timestamp">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="logger_vlan_enable_mask">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logger_vlan_enable_mask"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vlan100_received">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan100_received"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="vlan101_received">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan101_received"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="vlan102_received">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan102_received"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="vlan103_received">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan103_received"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="vlan104_received">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan104_received"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vlan105_received">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan105_received"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vlan106_received">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan106_received"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vlan107_received">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan107_received"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="vlan108_received">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan108_received"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="vlan109_received">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan109_received"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="droped">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="droped"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="multicast_recv_enable">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicast_recv_enable"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="unicast_filter_enable">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_filter_enable"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="unicast_vlan100_macaddr_lsb">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="unicast_vlan100_macaddr_msb">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="unicast_vlan101_macaddr_lsb">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="unicast_vlan101_macaddr_msb">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="unicast_vlan102_macaddr_lsb">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="unicast_vlan102_macaddr_msb">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="unicast_vlan103_macaddr_lsb">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="unicast_vlan103_macaddr_msb">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="unicast_vlan104_macaddr_lsb">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="unicast_vlan104_macaddr_msb">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="unicast_vlan105_macaddr_lsb">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="unicast_vlan105_macaddr_msb">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="unicast_vlan106_macaddr_lsb">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="unicast_vlan106_macaddr_msb">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="unicast_vlan107_macaddr_lsb">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="unicast_vlan107_macaddr_msb">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="unicast_vlan108_macaddr_lsb">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="unicast_vlan108_macaddr_msb">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="unicast_vlan109_macaddr_lsb">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="unicast_vlan109_macaddr_msb">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="log_all_mask">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_all_mask"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="fifo_axi_full_offset">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full_offset"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="counter_vlan100">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan100"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="counter_vlan101">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan101"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="counter_vlan102">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan102"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="counter_vlan103">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan103"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="counter_vlan104">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan104"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="counter_vlan105">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan105"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="counter_vlan106">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan106"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="counter_vlan107">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan107"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="counter_vlan108">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan108"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="counter_vlan109">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan109"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="counter_droped">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_droped"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="last_log_tx_index">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_log_tx_index"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="last_tap_tx_index">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_tap_tx_index"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_61"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_697_1"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="270" class="1004" name="fifo_axi_full_offset_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_axi_full_offset_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="timestamp_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="driver_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="driver_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ddr_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="fifo_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_read/1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="16" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_697_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="64" slack="2"/>
<pin id="315" dir="0" index="3" bw="64" slack="2"/>
<pin id="316" dir="0" index="4" bw="32" slack="0"/>
<pin id="317" dir="0" index="5" bw="64" slack="2"/>
<pin id="318" dir="0" index="6" bw="32" slack="0"/>
<pin id="319" dir="0" index="7" bw="64" slack="2"/>
<pin id="320" dir="0" index="8" bw="64" slack="2"/>
<pin id="321" dir="0" index="9" bw="32" slack="0"/>
<pin id="322" dir="0" index="10" bw="32" slack="0"/>
<pin id="323" dir="0" index="11" bw="32" slack="0"/>
<pin id="324" dir="0" index="12" bw="32" slack="0"/>
<pin id="325" dir="0" index="13" bw="32" slack="0"/>
<pin id="326" dir="0" index="14" bw="32" slack="0"/>
<pin id="327" dir="0" index="15" bw="32" slack="0"/>
<pin id="328" dir="0" index="16" bw="32" slack="0"/>
<pin id="329" dir="0" index="17" bw="32" slack="0"/>
<pin id="330" dir="0" index="18" bw="32" slack="0"/>
<pin id="331" dir="0" index="19" bw="32" slack="0"/>
<pin id="332" dir="0" index="20" bw="32" slack="0"/>
<pin id="333" dir="0" index="21" bw="32" slack="0"/>
<pin id="334" dir="0" index="22" bw="32" slack="0"/>
<pin id="335" dir="0" index="23" bw="32" slack="0"/>
<pin id="336" dir="0" index="24" bw="32" slack="0"/>
<pin id="337" dir="0" index="25" bw="32" slack="0"/>
<pin id="338" dir="0" index="26" bw="32" slack="0"/>
<pin id="339" dir="0" index="27" bw="32" slack="0"/>
<pin id="340" dir="0" index="28" bw="32" slack="0"/>
<pin id="341" dir="0" index="29" bw="32" slack="0"/>
<pin id="342" dir="0" index="30" bw="32" slack="0"/>
<pin id="343" dir="0" index="31" bw="32" slack="0"/>
<pin id="344" dir="0" index="32" bw="32" slack="0"/>
<pin id="345" dir="0" index="33" bw="32" slack="0"/>
<pin id="346" dir="0" index="34" bw="32" slack="0"/>
<pin id="347" dir="0" index="35" bw="32" slack="0"/>
<pin id="348" dir="0" index="36" bw="32" slack="0"/>
<pin id="349" dir="0" index="37" bw="32" slack="0"/>
<pin id="350" dir="0" index="38" bw="32" slack="0"/>
<pin id="351" dir="0" index="39" bw="32" slack="0"/>
<pin id="352" dir="0" index="40" bw="32" slack="0"/>
<pin id="353" dir="0" index="41" bw="32" slack="0"/>
<pin id="354" dir="0" index="42" bw="32" slack="0"/>
<pin id="355" dir="0" index="43" bw="32" slack="0"/>
<pin id="356" dir="0" index="44" bw="32" slack="0"/>
<pin id="357" dir="0" index="45" bw="32" slack="0"/>
<pin id="358" dir="0" index="46" bw="32" slack="0"/>
<pin id="359" dir="0" index="47" bw="32" slack="0"/>
<pin id="360" dir="0" index="48" bw="32" slack="0"/>
<pin id="361" dir="0" index="49" bw="32" slack="0"/>
<pin id="362" dir="0" index="50" bw="32" slack="0"/>
<pin id="363" dir="0" index="51" bw="32" slack="0"/>
<pin id="364" dir="0" index="52" bw="32" slack="0"/>
<pin id="365" dir="0" index="53" bw="32" slack="0"/>
<pin id="366" dir="0" index="54" bw="32" slack="0"/>
<pin id="367" dir="0" index="55" bw="32" slack="0"/>
<pin id="368" dir="0" index="56" bw="32" slack="0"/>
<pin id="369" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln709/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln697_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln697/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="i_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="fifo_axi_full_offset_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="2"/>
<pin id="436" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="fifo_axi_full_offset_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="timestamp_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="2"/>
<pin id="441" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="timestamp_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="driver_read_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="2"/>
<pin id="446" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="driver_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="ddr_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="2"/>
<pin id="451" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="fifo_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="2"/>
<pin id="456" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="fifo_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln697_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln697 "/>
</bind>
</comp>

<comp id="463" class="1005" name="i_8_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="274"><net_src comp="246" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="88" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="248" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="246" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="246" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="8" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="246" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="250" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="370"><net_src comp="264" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="371"><net_src comp="2" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="372"><net_src comp="0" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="373"><net_src comp="4" pin="0"/><net_sink comp="311" pin=6"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="311" pin=9"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="311" pin=10"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="311" pin=11"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="311" pin=12"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="311" pin=13"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="311" pin=14"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="311" pin=15"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="311" pin=16"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="311" pin=17"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="311" pin=18"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="311" pin=19"/></net>

<net id="385"><net_src comp="62" pin="0"/><net_sink comp="311" pin=20"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="311" pin=21"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="311" pin=22"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="311" pin=23"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="311" pin=24"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="311" pin=25"/></net>

<net id="391"><net_src comp="74" pin="0"/><net_sink comp="311" pin=26"/></net>

<net id="392"><net_src comp="76" pin="0"/><net_sink comp="311" pin=27"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="311" pin=28"/></net>

<net id="394"><net_src comp="80" pin="0"/><net_sink comp="311" pin=29"/></net>

<net id="395"><net_src comp="82" pin="0"/><net_sink comp="311" pin=30"/></net>

<net id="396"><net_src comp="84" pin="0"/><net_sink comp="311" pin=31"/></net>

<net id="397"><net_src comp="86" pin="0"/><net_sink comp="311" pin=32"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="311" pin=33"/></net>

<net id="399"><net_src comp="22" pin="0"/><net_sink comp="311" pin=34"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="311" pin=35"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="311" pin=36"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="311" pin=37"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="311" pin=38"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="311" pin=39"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="311" pin=40"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="311" pin=41"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="311" pin=42"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="311" pin=43"/></net>

<net id="409"><net_src comp="90" pin="0"/><net_sink comp="311" pin=44"/></net>

<net id="410"><net_src comp="92" pin="0"/><net_sink comp="311" pin=45"/></net>

<net id="411"><net_src comp="94" pin="0"/><net_sink comp="311" pin=46"/></net>

<net id="412"><net_src comp="96" pin="0"/><net_sink comp="311" pin=47"/></net>

<net id="413"><net_src comp="98" pin="0"/><net_sink comp="311" pin=48"/></net>

<net id="414"><net_src comp="100" pin="0"/><net_sink comp="311" pin=49"/></net>

<net id="415"><net_src comp="102" pin="0"/><net_sink comp="311" pin=50"/></net>

<net id="416"><net_src comp="104" pin="0"/><net_sink comp="311" pin=51"/></net>

<net id="417"><net_src comp="106" pin="0"/><net_sink comp="311" pin=52"/></net>

<net id="418"><net_src comp="108" pin="0"/><net_sink comp="311" pin=53"/></net>

<net id="419"><net_src comp="110" pin="0"/><net_sink comp="311" pin=54"/></net>

<net id="420"><net_src comp="112" pin="0"/><net_sink comp="311" pin=55"/></net>

<net id="421"><net_src comp="114" pin="0"/><net_sink comp="311" pin=56"/></net>

<net id="426"><net_src comp="304" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="252" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="304" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="262" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="270" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="311" pin=7"/></net>

<net id="442"><net_src comp="276" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="311" pin=8"/></net>

<net id="447"><net_src comp="282" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="452"><net_src comp="288" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="457"><net_src comp="294" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="311" pin=5"/></net>

<net id="462"><net_src comp="422" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="428" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="304" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ps | {3 4 }
	Port: vlan100_received | {3 4 }
	Port: vlan101_received | {3 4 }
	Port: vlan102_received | {3 4 }
	Port: vlan103_received | {3 4 }
	Port: vlan104_received | {3 4 }
	Port: vlan105_received | {3 4 }
	Port: vlan106_received | {3 4 }
	Port: vlan107_received | {3 4 }
	Port: vlan108_received | {3 4 }
	Port: vlan109_received | {3 4 }
	Port: droped | {3 4 }
	Port: counter_vlan100 | {3 4 }
	Port: counter_vlan101 | {3 4 }
	Port: counter_vlan102 | {3 4 }
	Port: counter_vlan103 | {3 4 }
	Port: counter_vlan104 | {3 4 }
	Port: counter_vlan105 | {3 4 }
	Port: counter_vlan106 | {3 4 }
	Port: counter_vlan107 | {3 4 }
	Port: counter_vlan108 | {3 4 }
	Port: counter_vlan109 | {3 4 }
	Port: counter_droped | {3 4 }
	Port: last_log_tx_index | {3 4 }
	Port: last_tap_tx_index | {3 4 }
 - Input state : 
	Port: mac_logger : mac_fifo | {3 4 }
	Port: mac_logger : ps | {3 4 }
	Port: mac_logger : fifo_axi_full | {3 4 }
	Port: mac_logger : fifo | {1 }
	Port: mac_logger : ddr | {1 }
	Port: mac_logger : driver | {1 }
	Port: mac_logger : timestamp | {1 }
	Port: mac_logger : logger_vlan_enable_mask | {3 4 }
	Port: mac_logger : multicast_recv_enable | {3 4 }
	Port: mac_logger : unicast_filter_enable | {3 4 }
	Port: mac_logger : unicast_vlan100_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan100_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan101_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan101_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan102_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan102_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan103_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan103_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan104_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan104_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan105_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan105_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan106_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan106_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan107_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan107_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan108_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan108_macaddr_msb | {3 4 }
	Port: mac_logger : unicast_vlan109_macaddr_lsb | {3 4 }
	Port: mac_logger : unicast_vlan109_macaddr_msb | {3 4 }
	Port: mac_logger : log_all_mask | {3 4 }
	Port: mac_logger : fifo_axi_full_offset | {1 }
	Port: mac_logger : counter_vlan100 | {3 4 }
	Port: mac_logger : counter_vlan101 | {3 4 }
	Port: mac_logger : counter_vlan102 | {3 4 }
	Port: mac_logger : counter_vlan103 | {3 4 }
	Port: mac_logger : counter_vlan104 | {3 4 }
	Port: mac_logger : counter_vlan105 | {3 4 }
	Port: mac_logger : counter_vlan106 | {3 4 }
	Port: mac_logger : counter_vlan107 | {3 4 }
	Port: mac_logger : counter_vlan108 | {3 4 }
	Port: mac_logger : counter_vlan109 | {3 4 }
	Port: mac_logger : counter_droped | {3 4 }
	Port: mac_logger : last_log_tx_index | {3 4 }
	Port: mac_logger : last_tap_tx_index | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln697 : 1
		specdataflowpipeline_ln697 : 1
		i_8 : 1
		br_ln697 : 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_697_1_fu_311 |    4    |    6    | 18.7135 |   6398  |   4396  |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                  i_8_fu_428                  |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln697_fu_422              |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |     fifo_axi_full_offset_read_read_fu_270    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          timestamp_read_read_fu_276          |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |            driver_read_read_fu_282           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             ddr_read_read_fu_288             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             fifo_read_read_fu_294            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                              |    4    |    6    | 18.7135 |   6398  |   4432  |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         ddr_read_reg_449        |   64   |
|       driver_read_reg_444       |   64   |
|fifo_axi_full_offset_read_reg_434|   64   |
|        fifo_read_reg_454        |   64   |
|           i_8_reg_463           |   16   |
|            i_reg_300            |   16   |
|        icmp_ln697_reg_459       |    1   |
|      timestamp_read_reg_439     |   64   |
+---------------------------------+--------+
|              Total              |   353  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    4   |    6   |   18   |  6398  |  4432  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   353  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   18   |  6751  |  4432  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
