<profile>

<section name = "Vivado HLS Report for 'forward_3'" level="0">
<item name = "Date">Fri May 24 00:15:55 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">zynqconn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.261, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_forward_conv_1_fu_188">forward_conv_1, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3200, 3200, 2, -, -, 1600, no</column>
<column name="- Loop 2">3420, 3420, 342, -, -, 10, no</column>
<column name=" + Loop 2.1">340, 340, 34, -, -, 10, no</column>
<column name="  ++ Loop 2.1.1">32, 32, 2, -, -, 16, no</column>
<column name="- Loop 3">3200, 3200, 2, -, -, 1600, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 183</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 1, 607, 1008</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 200</column>
<column name="Register">-, -, 146, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_forward_conv_1_fu_188">forward_conv_1, 0, 1, 607, 1008</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ix_fu_227_p2">+, 0, 0, 13, 4, 1</column>
<column name="iy_fu_239_p2">+, 0, 0, 13, 4, 1</column>
<column name="iz_fu_281_p2">+, 0, 0, 15, 5, 1</column>
<column name="next_mul_fu_287_p2">+, 0, 0, 13, 7, 11</column>
<column name="p_i0_6_fu_340_p2">+, 0, 0, 13, 11, 1</column>
<column name="p_i0_fu_211_p2">+, 0, 0, 13, 11, 1</column>
<column name="tmp1_fu_265_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp2_fu_293_p2">+, 0, 0, 9, 11, 11</column>
<column name="tmp_7_i_fu_298_p2">+, 0, 0, 9, 11, 11</column>
<column name="exitcond7_i_fu_221_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond8_i_fu_233_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="exitcond_i_fu_275_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="tmp_fu_205_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="tmp_s_fu_334_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_d0">select, 0, 0, 15, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_address0">21, 4, 11, 44</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_ce0">15, 3, 1, 3</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_d0">15, 3, 16, 48</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_we0">15, 3, 1, 3</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_address0">15, 3, 11, 33</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_address0">15, 3, 11, 33</column>
<column name="p_i0_0_i1_reg_177">9, 2, 11, 22</column>
<column name="p_i0_0_i_reg_122">9, 2, 11, 22</column>
<column name="p_x_assign_reg_133">9, 2, 4, 8</column>
<column name="p_y_assign_reg_144">9, 2, 4, 8</column>
<column name="p_z_assign_reg_155">9, 2, 5, 10</column>
<column name="phi_mul_reg_166">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="grp_forward_conv_1_fu_188_ap_start_reg">1, 0, 1, 0</column>
<column name="ix_reg_377">4, 0, 4, 0</column>
<column name="iy_reg_385">4, 0, 4, 0</column>
<column name="iz_reg_398">5, 0, 5, 0</column>
<column name="next_mul_reg_403">11, 0, 11, 0</column>
<column name="p_i0_0_i1_cast3_reg_418">11, 0, 64, 53</column>
<column name="p_i0_0_i1_reg_177">11, 0, 11, 0</column>
<column name="p_i0_0_i_cast7_reg_351">11, 0, 64, 53</column>
<column name="p_i0_0_i_reg_122">11, 0, 11, 0</column>
<column name="p_i0_6_reg_426">11, 0, 11, 0</column>
<column name="p_i0_reg_359">11, 0, 11, 0</column>
<column name="p_x_assign_cast6_reg_369">4, 0, 11, 7</column>
<column name="p_x_assign_reg_133">4, 0, 4, 0</column>
<column name="p_y_assign_reg_144">4, 0, 4, 0</column>
<column name="p_z_assign_reg_155">5, 0, 5, 0</column>
<column name="phi_mul_reg_166">11, 0, 11, 0</column>
<column name="tmp1_cast_reg_390">6, 0, 11, 5</column>
<column name="tmp_8_i_reg_408">11, 0, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forward.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forward.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forward.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forward.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forward.3, return value</column>
<column name="conv_layer_5_16_1_0_14_14_6_input_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_input_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_we0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_d0">out, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_output_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_W_data_V_address0">out, 12, ap_memory, conv_layer_5_16_1_0_14_14_6_W_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_W_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_W_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_W_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_W_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_we0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_d0">out, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_inpad_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_inpad_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_we0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_d0">out, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_input_data_V_q0">in, 16, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_input_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_address0">out, 11, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_ce0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_we0">out, 1, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_d0">out, 15, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_output_data_V, array</column>
<column name="conv_layer_5_16_1_0_14_14_6_relu1_output_data_V_q0">in, 15, ap_memory, conv_layer_5_16_1_0_14_14_6_relu1_output_data_V, array</column>
</table>
</item>
</section>
</profile>
