Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Dec  8 00:50:52 2024
| Host         : LENOVO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3016)
5. checking no_input_delay (14)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (1103)
---------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 904 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3016)
---------------------------------------------------
 There are 3016 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.562        0.000                      0                  182        0.102        0.000                      0                  182        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.562        0.000                      0                  182        0.102        0.000                      0                  182        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.568ns (22.924%)  route 5.272ns (77.076%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    vga/clk
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  vga/h_count_reg_reg[3]_rep/Q
                         net (fo=110, routed)         2.272     7.840    at/rom/addr_reg_reg_i_154_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I4_O)        0.301     8.141 r  at/rom/addr_reg_reg_i_377/O
                         net (fo=1, routed)           0.000     8.141    at/rom/addr_reg_reg_i_377_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     8.386 r  at/rom/addr_reg_reg_i_180/O
                         net (fo=1, routed)           0.000     8.386    at/rom/addr_reg_reg_i_180_n_0
    SLICE_X48Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     8.490 r  at/rom/addr_reg_reg_i_74/O
                         net (fo=1, routed)           1.393     9.883    at/rom/addr_reg_reg_i_74_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.316    10.199 r  at/rom/addr_reg_reg_i_24/O
                         net (fo=1, routed)           0.445    10.644    vga/addr_reg_reg_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.768 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           1.162    11.930    at/rom/ADDRARDADDR[4]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493    14.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.492    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 1.517ns (22.990%)  route 5.081ns (77.010%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    vga/clk
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=129, routed)         2.493     8.101    at/rom/addr_reg_reg_i_24_0[2]
    SLICE_X50Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.225 r  at/rom/addr_reg_reg_i_312/O
                         net (fo=1, routed)           0.000     8.225    at/rom/addr_reg_reg_i_312_n_0
    SLICE_X50Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     8.466 r  at/rom/addr_reg_reg_i_140/O
                         net (fo=1, routed)           0.000     8.466    at/rom/addr_reg_reg_i_140_n_0
    SLICE_X50Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     8.564 r  at/rom/addr_reg_reg_i_55/O
                         net (fo=1, routed)           1.324     9.888    at/rom/addr_reg_reg_i_55_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.319    10.207 r  at/rom/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.000    10.207    at/rom/addr_reg_reg_i_16_n_0
    SLICE_X35Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    10.424 r  at/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           1.265    11.689    at/rom/mem[3]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493    14.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.317    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.475ns (22.359%)  route 5.122ns (77.641%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.568     5.089    vga/clk
    SLICE_X12Y41         FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.518     5.607 r  vga/h_count_reg_reg[5]/Q
                         net (fo=132, routed)         2.641     8.248    at/rom/addr_reg_reg_i_24_0[4]
    SLICE_X40Y56         MUXF7 (Prop_muxf7_S_O)       0.296     8.544 r  at/rom/addr_reg_reg_i_186/O
                         net (fo=1, routed)           0.000     8.544    at/rom/addr_reg_reg_i_186_n_0
    SLICE_X40Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     8.648 r  at/rom/addr_reg_reg_i_77/O
                         net (fo=1, routed)           1.234     9.882    at/rom/addr_reg_reg_i_77_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I1_O)        0.316    10.198 r  at/rom/addr_reg_reg_i_25/O
                         net (fo=1, routed)           0.000    10.198    at/rom/addr_reg_reg_i_25_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.241    10.439 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.247    11.686    at/rom/mem[0]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493    14.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.740    14.318    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 1.483ns (22.566%)  route 5.089ns (77.434%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    vga/clk
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=129, routed)         2.375     7.983    at/rom/addr_reg_reg_i_24_0[2]
    SLICE_X51Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  at/rom/addr_reg_reg_i_251/O
                         net (fo=1, routed)           0.000     8.107    at/rom/addr_reg_reg_i_251_n_0
    SLICE_X51Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     8.324 r  at/rom/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     8.324    at/rom/addr_reg_reg_i_109_n_0
    SLICE_X51Y46         MUXF8 (Prop_muxf8_I1_O)      0.094     8.418 r  at/rom/addr_reg_reg_i_39/O
                         net (fo=1, routed)           1.465     9.884    at/rom/addr_reg_reg_i_39_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.316    10.200 r  at/rom/addr_reg_reg_i_12/O
                         net (fo=1, routed)           0.000    10.200    at/rom/addr_reg_reg_i_12_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    10.414 r  at/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           1.248    11.662    at/rom/mem[5]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493    14.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739    14.319    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 1.509ns (23.150%)  route 5.009ns (76.850%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    vga/clk
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=129, routed)         2.385     7.993    at/rom/addr_reg_reg_i_24_0[2]
    SLICE_X44Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.117 r  at/rom/addr_reg_reg_i_264/O
                         net (fo=1, routed)           0.000     8.117    at/rom/addr_reg_reg_i_264_n_0
    SLICE_X44Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     8.355 r  at/rom/addr_reg_reg_i_116/O
                         net (fo=1, routed)           0.000     8.355    at/rom/addr_reg_reg_i_116_n_0
    SLICE_X44Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.459 r  at/rom/addr_reg_reg_i_43/O
                         net (fo=1, routed)           1.402     9.861    at/rom/addr_reg_reg_i_43_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I0_O)        0.316    10.177 r  at/rom/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.000    10.177    at/rom/addr_reg_reg_i_13_n_0
    SLICE_X34Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    10.386 r  at/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           1.223    11.608    at/rom/mem[4]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493    14.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.739    14.319    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.519ns (23.656%)  route 4.902ns (76.344%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    vga/clk
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=129, routed)         2.271     7.880    at/rom/addr_reg_reg_i_24_0[2]
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.004 r  at/rom/addr_reg_reg_i_205/O
                         net (fo=1, routed)           0.000     8.004    at/rom/addr_reg_reg_i_205_n_0
    SLICE_X43Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     8.249 r  at/rom/addr_reg_reg_i_86/O
                         net (fo=1, routed)           0.000     8.249    at/rom/addr_reg_reg_i_86_n_0
    SLICE_X43Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     8.353 r  at/rom/addr_reg_reg_i_28/O
                         net (fo=1, routed)           1.699    10.052    at/rom/addr_reg_reg_i_28_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.316    10.368 r  at/rom/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.000    10.368    at/rom/addr_reg_reg_i_9_n_0
    SLICE_X31Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    10.580 r  at/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.932    11.512    at/rom/mem[6]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493    14.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.317    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.651ns (27.398%)  route 4.375ns (72.602%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.090    vga/clk
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  vga/h_count_reg_reg[3]_rep/Q
                         net (fo=110, routed)         2.280     7.849    at/rom/addr_reg_reg_i_154_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I4_O)        0.301     8.150 r  at/rom/addr_reg_reg_i_344/O
                         net (fo=1, routed)           0.000     8.150    at/rom/addr_reg_reg_i_344_n_0
    SLICE_X49Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     8.388 r  at/rom/addr_reg_reg_i_156/O
                         net (fo=1, routed)           0.000     8.388    at/rom/addr_reg_reg_i_156_n_0
    SLICE_X49Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.492 r  at/rom/addr_reg_reg_i_63/O
                         net (fo=1, routed)           1.155     9.646    at/rom/addr_reg_reg_i_63_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I0_O)        0.316     9.962 r  at/rom/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.000     9.962    at/rom/addr_reg_reg_i_18_n_0
    SLICE_X34Y42         MUXF7 (Prop_muxf7_I1_O)      0.214    10.176 r  at/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.940    11.116    at/rom/mem[2]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493    14.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.739    14.319    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.826ns (45.248%)  route 3.420ns (54.752%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.612     5.133    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.587 r  at/rom/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.024     8.611    at/rom/rom_data[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.735 r  at/rom/rgb_reg[10]_i_9/O
                         net (fo=2, routed)           1.118     9.853    vga/rgb_reg_reg[10]
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.977 r  vga/rgb_reg[10]_i_5/O
                         net (fo=11, routed)          1.278    11.254    vga/rgb_reg[10]_i_5_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.378 r  vga/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.378    vga_n_13
    SLICE_X10Y40         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.449    14.790    clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.077    15.092    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.826ns (45.321%)  route 3.410ns (54.679%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.612     5.133    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.587 f  at/rom/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.024     8.611    at/rom/rom_data[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.735 f  at/rom/rgb_reg[10]_i_9/O
                         net (fo=2, routed)           1.118     9.853    vga/rgb_reg_reg[10]
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.977 f  vga/rgb_reg[10]_i_5/O
                         net (fo=11, routed)          1.268    11.244    vga/rgb_reg[10]_i_5_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.368 r  vga/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    11.368    vga_n_30
    SLICE_X10Y40         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.449    14.790    clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.081    15.096    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.826ns (46.594%)  route 3.239ns (53.406%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.612     5.133    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.587 r  at/rom/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.024     8.611    at/rom/rom_data[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.735 r  at/rom/rgb_reg[10]_i_9/O
                         net (fo=2, routed)           1.118     9.853    vga/rgb_reg_reg[10]
    SLICE_X13Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.977 r  vga/rgb_reg[10]_i_5/O
                         net (fo=11, routed)          1.097    11.074    vga/rgb_reg[10]_i_5_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.198 r  vga/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.198    vga_n_12
    SLICE_X10Y39         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.449    14.790    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)        0.079    15.094    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  3.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.925    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_7
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[8]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.936    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_5
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.961 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.961    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_4
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.961 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.961    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_6
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.964    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_7
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.975 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.975    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_5
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.000 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.000    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_6
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.000 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.000    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_4
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.334%)  route 0.120ns (21.666%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.003    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_7
    SLICE_X15Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.756%)  route 0.120ns (21.244%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.450    uart2/baudrate_gen/clk
    SLICE_X15Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart2/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.710    uart2/baudrate_gen/counter_reg[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart2/baudrate_gen/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart2/baudrate_gen/counter_reg[4]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.910    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  uart2/baudrate_gen/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    uart2/baudrate_gen/counter_reg[12]_i_1__0_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.014    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_5
    SLICE_X15Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.962    uart2/baudrate_gen/clk
    SLICE_X15Y52         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.105     1.823    uart2/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y40   rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y40   rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y40   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y39   rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y39   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y39   rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y40   rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y40   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y40   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39   rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39   rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40   rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y40   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y40   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39   rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y39   rgb_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3008 Endpoints
Min Delay          3008 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[108][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.401ns  (logic 1.182ns (11.364%)  route 9.219ns (88.636%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 r  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.448     5.601    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.725 r  uart1/receiver/mem[127][6]_i_5/O
                         net (fo=4, routed)           0.948     6.673    at/mem_reg[124][0]_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.152     6.825 r  at/mem[124][6]_i_4/O
                         net (fo=16, routed)          2.118     8.943    at/mem[124][6]_i_4_n_0
    SLICE_X34Y38         LUT5 (Prop_lut5_I0_O)        0.326     9.269 r  at/mem[108][6]_i_2/O
                         net (fo=7, routed)           1.133    10.401    at/mem[108][6]_i_2_n_0
    SLICE_X31Y41         FDRE                                         r  at/mem_reg[108][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[108][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.354ns  (logic 1.182ns (11.416%)  route 9.172ns (88.584%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 r  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.448     5.601    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.725 r  uart1/receiver/mem[127][6]_i_5/O
                         net (fo=4, routed)           0.948     6.673    at/mem_reg[124][0]_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.152     6.825 r  at/mem[124][6]_i_4/O
                         net (fo=16, routed)          2.118     8.943    at/mem[124][6]_i_4_n_0
    SLICE_X34Y38         LUT5 (Prop_lut5_I0_O)        0.326     9.269 r  at/mem[108][6]_i_2/O
                         net (fo=7, routed)           1.085    10.354    at/mem[108][6]_i_2_n_0
    SLICE_X30Y42         FDRE                                         r  at/mem_reg[108][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[126][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.263ns  (logic 1.186ns (11.556%)  route 9.077ns (88.444%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 f  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.303     5.456    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.580 r  uart1/receiver/itr[4]_i_4/O
                         net (fo=19, routed)          0.887     6.468    at/p_0_in[0]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.150     6.618 r  at/mem[126][6]_i_3/O
                         net (fo=16, routed)          1.231     7.848    at/mem[126][6]_i_3_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.332     8.180 r  at/mem[126][6]_i_1/O
                         net (fo=7, routed)           2.082    10.263    at/mem_reg[126]0
    SLICE_X30Y38         FDRE                                         r  at/mem_reg[126][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[108][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.212ns  (logic 1.182ns (11.574%)  route 9.030ns (88.426%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 r  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.448     5.601    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.725 r  uart1/receiver/mem[127][6]_i_5/O
                         net (fo=4, routed)           0.948     6.673    at/mem_reg[124][0]_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.152     6.825 r  at/mem[124][6]_i_4/O
                         net (fo=16, routed)          2.118     8.943    at/mem[124][6]_i_4_n_0
    SLICE_X34Y38         LUT5 (Prop_lut5_I0_O)        0.326     9.269 r  at/mem[108][6]_i_2/O
                         net (fo=7, routed)           0.943    10.212    at/mem[108][6]_i_2_n_0
    SLICE_X30Y41         FDSE                                         r  at/mem_reg[108][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[13][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 1.188ns (11.720%)  route 8.949ns (88.280%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 r  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.659     5.812    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.936 r  uart1/receiver/mem[63][6]_i_4/O
                         net (fo=4, routed)           0.812     6.747    at/mem_reg[60][0]_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.899 r  at/mem[61][6]_i_4/O
                         net (fo=16, routed)          1.343     8.243    at/mem[61][6]_i_4_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.332     8.575 r  at/mem[13][6]_i_2/O
                         net (fo=7, routed)           1.562    10.137    at/mem[13][6]_i_2_n_0
    SLICE_X43Y51         FDRE                                         r  at/mem_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[13][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 1.188ns (11.720%)  route 8.949ns (88.280%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 r  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.659     5.812    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.936 r  uart1/receiver/mem[63][6]_i_4/O
                         net (fo=4, routed)           0.812     6.747    at/mem_reg[60][0]_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.899 r  at/mem[61][6]_i_4/O
                         net (fo=16, routed)          1.343     8.243    at/mem[61][6]_i_4_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.332     8.575 r  at/mem[13][6]_i_2/O
                         net (fo=7, routed)           1.562    10.137    at/mem[13][6]_i_2_n_0
    SLICE_X43Y51         FDRE                                         r  at/mem_reg[13][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[57][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.055ns  (logic 1.216ns (12.094%)  route 8.839ns (87.906%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 r  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.659     5.812    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.936 r  uart1/receiver/mem[63][6]_i_4/O
                         net (fo=4, routed)           0.812     6.747    at/mem_reg[60][0]_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.899 r  at/mem[61][6]_i_4/O
                         net (fo=16, routed)          1.991     8.890    at/mem[61][6]_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.360     9.250 r  at/mem[57][6]_i_2/O
                         net (fo=7, routed)           0.805    10.055    at/mem[57][6]_i_2_n_0
    SLICE_X35Y47         FDRE                                         r  at/mem_reg[57][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[57][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.055ns  (logic 1.216ns (12.094%)  route 8.839ns (87.906%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 r  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.659     5.812    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.936 r  uart1/receiver/mem[63][6]_i_4/O
                         net (fo=4, routed)           0.812     6.747    at/mem_reg[60][0]_0
    SLICE_X40Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.899 r  at/mem[61][6]_i_4/O
                         net (fo=16, routed)          1.991     8.890    at/mem[61][6]_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.360     9.250 r  at/mem[57][6]_i_2/O
                         net (fo=7, routed)           0.805    10.055    at/mem[57][6]_i_2_n_0
    SLICE_X35Y47         FDRE                                         r  at/mem_reg[57][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[108][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.014ns  (logic 0.952ns (9.506%)  route 9.062ns (90.494%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 f  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.303     5.456    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.580 r  uart1/receiver/itr[4]_i_4/O
                         net (fo=19, routed)          0.572     6.152    at/p_0_in[0]
    SLICE_X40Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.276 r  at/mem[124][6]_i_3/O
                         net (fo=16, routed)          2.196     8.471    at/mem[124][6]_i_3_n_0
    SLICE_X34Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.595 r  at/mem[108][6]_i_1/O
                         net (fo=7, routed)           1.419    10.014    at/mem_reg[108]0
    SLICE_X30Y42         FDRE                                         r  at/mem_reg[108][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[126][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.981ns  (logic 1.186ns (11.882%)  route 8.795ns (88.118%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=131, routed)         4.573     5.029    uart1/receiver/Q[2]
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.153 f  uart1/receiver/itr[4]_i_3/O
                         net (fo=5, routed)           0.303     5.456    uart1/receiver/itr[4]_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.580 r  uart1/receiver/itr[4]_i_4/O
                         net (fo=19, routed)          0.887     6.468    at/p_0_in[0]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.150     6.618 r  at/mem[126][6]_i_3/O
                         net (fo=16, routed)          1.231     7.848    at/mem[126][6]_i_3_n_0
    SLICE_X49Y43         LUT5 (Prop_lut5_I0_O)        0.332     8.180 r  at/mem[126][6]_i_1/O
                         net (fo=7, routed)           1.801     9.981    at/mem_reg[126]0
    SLICE_X31Y35         FDRE                                         r  at/mem_reg[126][0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/db_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/db_clk/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE                         0.000     0.000 r  uut/db_clk/count_reg[0]/C
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/db_clk/count_reg[0]/Q
                         net (fo=6, routed)           0.064     0.205    uut/db_clk/count_reg[0]
    SLICE_X37Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.250 r  uut/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.250    uut/db_clk/count[4]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  uut/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[3]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.091     0.232    uut/Q[3]
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.277 r  uut/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.277    uart2/transmitter/D[3]
    SLICE_X42Y29         FDRE                                         r  uart2/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/pflag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.490%)  route 0.132ns (47.510%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE                         0.000     0.000 r  uut/flag_reg/C
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/flag_reg/Q
                         net (fo=3, routed)           0.132     0.278    uut/flag
    SLICE_X37Y27         FDRE                                         r  uut/pflag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/dataprev_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.146ns (52.272%)  route 0.133ns (47.728%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE                         0.000     0.000 r  uut/datacur_reg[1]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[1]/Q
                         net (fo=3, routed)           0.133     0.279    uut/datacur[1]
    SLICE_X39Y25         FDRE                                         r  uut/dataprev_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/dataprev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.146ns (51.825%)  route 0.136ns (48.175%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE                         0.000     0.000 r  uut/datacur_reg[0]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[0]/Q
                         net (fo=3, routed)           0.136     0.282    uut/datacur[0]
    SLICE_X41Y26         FDRE                                         r  uut/dataprev_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.146ns (51.119%)  route 0.140ns (48.881%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE                         0.000     0.000 r  uut/datacur_reg[1]/C
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  uut/datacur_reg[1]/Q
                         net (fo=3, routed)           0.140     0.286    uut/datacur[1]
    SLICE_X41Y26         FDRE                                         r  uut/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/db_clk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  uut/db_clk/count_reg[4]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.103     0.244    uut/db_clk/count_reg[4]
    SLICE_X36Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.289 r  uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    uut/db_clk/count[0]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart1/receiver/last_rec
    SLICE_X32Y32         LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uart1/receiver/en_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    uart1/receiver_n_20
    SLICE_X32Y32         FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE                         0.000     0.000 r  uart2/last_rec_reg/C
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart2/receiver/last_rec
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.099     0.289 r  uart2/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart2/receiver_n_1
    SLICE_X44Y29         FDRE                                         r  uart2/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[5]/C
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart2/receiver/data_out_reg[5]/Q
                         net (fo=1, routed)           0.082     0.246    uut/Q[5]
    SLICE_X39Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  uut/temp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.291    uart2/transmitter/D[5]
    SLICE_X39Y28         FDRE                                         r  uart2/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 3.959ns (62.806%)  route 2.345ns (37.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.564     5.085    vga/clk
    SLICE_X13Y36         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.345     7.886    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.389 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.389    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 4.048ns (65.068%)  route 2.173ns (34.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.173     7.780    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.310 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.310    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 4.015ns (64.642%)  route 2.196ns (35.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.566     5.087    vga/clk
    SLICE_X12Y38         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.196     7.801    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.298 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.298    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 4.037ns (65.282%)  route 2.147ns (34.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.147     7.753    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.272 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.272    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 4.042ns (65.548%)  route 2.124ns (34.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.124     7.731    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.254 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.254    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.043ns (65.573%)  route 2.123ns (34.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.123     7.729    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.254 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.254    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.021ns (65.450%)  route 2.123ns (34.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.123     7.729    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.232 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.232    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 3.951ns (64.389%)  route 2.185ns (35.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.185     7.730    rgb_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.225 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.225    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.134ns  (logic 3.958ns (64.529%)  route 2.176ns (35.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.176     7.720    rgb_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.223 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.223    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 4.042ns (65.980%)  route 2.084ns (34.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.084     7.690    rgb_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.214 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.214    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.392%)  route 0.098ns (34.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    vga/clk
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[2]/Q
                         net (fo=18, routed)          0.098     1.685    vga/ADDRARDADDR[2]
    SLICE_X12Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.730    vga/v_count_next[5]_i_1_n_0
    SLICE_X12Y36         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.935%)  route 0.100ns (35.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    vga/clk
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  vga/v_count_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     1.687    vga/ADDRARDADDR[2]
    SLICE_X12Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.732 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.732    vga/v_count_next[9]_i_2_n_0
    SLICE_X12Y36         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    vga/clk
    SLICE_X29Y41         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         0.109     1.695    vga/h_count_reg_reg[7]_1[3]
    SLICE_X28Y41         LUT5 (Prop_lut5_I4_O)        0.048     1.743 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.743    vga/h_count_next_0[4]
    SLICE_X28Y41         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.805%)  route 0.136ns (42.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.448    vga/clk
    SLICE_X11Y41         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.136     1.725    vga/h_count_reg_reg[7]_1[0]
    SLICE_X10Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.770 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.770    vga/h_count_next_0[0]
    SLICE_X10Y41         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.195%)  route 0.136ns (41.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.448    vga/clk
    SLICE_X11Y41         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.136     1.725    vga/h_count_reg_reg[7]_1[0]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.048     1.773 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    vga/h_count_next_0[1]
    SLICE_X10Y41         FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    vga/clk
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.144     1.730    vga/ADDRARDADDR[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.775 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    vga/v_count_next[0]_i_1_n_0
    SLICE_X12Y36         FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    vga/clk
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.144     1.730    vga/ADDRARDADDR[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.048     1.778 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    vga/v_count_next[2]_i_1_n_0
    SLICE_X12Y36         FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    vga/clk
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.148     1.734    vga/ADDRARDADDR[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.779 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.779    vga/v_count_next[4]_i_1_n_0
    SLICE_X12Y36         FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.811%)  route 0.165ns (44.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.448    vga/clk
    SLICE_X12Y41         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  vga/h_count_reg_reg[7]/Q
                         net (fo=30, routed)          0.165     1.778    vga/h_count_reg_reg[7]_1[6]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.823    vga/h_count_next_0[9]
    SLICE_X12Y42         FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.209ns (55.212%)  route 0.170ns (44.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.448    vga/clk
    SLICE_X12Y41         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  vga/h_count_reg_reg[9]/Q
                         net (fo=28, routed)          0.170     1.782    vga/w_x[9]
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    vga/h_count_next_0[5]
    SLICE_X12Y42         FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[75][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 1.362ns (24.008%)  route 4.311ns (75.992%))
  Logic Levels:           6  (FDRE=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE                         0.000     0.000 r  at/mem_reg[75][1]/C
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[75][1]/Q
                         net (fo=1, routed)           1.311     1.767    at/rom/addr_reg_reg_i_92_0[1]
    SLICE_X48Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.891 r  at/rom/addr_reg_reg_i_376/O
                         net (fo=1, routed)           0.000     1.891    at/rom/addr_reg_reg_i_376_n_0
    SLICE_X48Y43         MUXF7 (Prop_muxf7_I0_O)      0.238     2.129 r  at/rom/addr_reg_reg_i_180/O
                         net (fo=1, routed)           0.000     2.129    at/rom/addr_reg_reg_i_180_n_0
    SLICE_X48Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     2.233 r  at/rom/addr_reg_reg_i_74/O
                         net (fo=1, routed)           1.393     3.626    at/rom/addr_reg_reg_i_74_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.316     3.942 r  at/rom/addr_reg_reg_i_24/O
                         net (fo=1, routed)           0.445     4.387    vga/addr_reg_reg_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124     4.511 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           1.162     5.673    at/rom/ADDRARDADDR[4]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493     4.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[16][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.509ns  (logic 1.604ns (29.115%)  route 3.905ns (70.885%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  at/mem_reg[16][4]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[16][4]/Q
                         net (fo=1, routed)           1.303     1.781    at/rom/addr_reg_reg_i_87_3[4]
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.295     2.076 r  at/rom/addr_reg_reg_i_270/O
                         net (fo=1, routed)           0.000     2.076    at/rom/addr_reg_reg_i_270_n_0
    SLICE_X40Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     2.288 r  at/rom/addr_reg_reg_i_119/O
                         net (fo=1, routed)           0.000     2.288    at/rom/addr_reg_reg_i_119_n_0
    SLICE_X40Y54         MUXF8 (Prop_muxf8_I1_O)      0.094     2.382 r  at/rom/addr_reg_reg_i_44/O
                         net (fo=1, routed)           1.379     3.762    at/rom/addr_reg_reg_i_44_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.316     4.078 r  at/rom/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.000     4.078    at/rom/addr_reg_reg_i_13_n_0
    SLICE_X34Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     4.287 r  at/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           1.223     5.509    at/rom/mem[4]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493     4.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[15][5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 1.590ns (29.230%)  route 3.850ns (70.770%))
  Logic Levels:           6  (FDSE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDSE                         0.000     0.000 r  at/mem_reg[15][5]/C
    SLICE_X43Y49         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  at/mem_reg[15][5]/Q
                         net (fo=1, routed)           1.393     1.812    at/rom/addr_reg_reg_i_84_4[5]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.297     2.109 r  at/rom/addr_reg_reg_i_233/O
                         net (fo=1, routed)           0.000     2.109    at/rom/addr_reg_reg_i_233_n_0
    SLICE_X44Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     2.354 r  at/rom/addr_reg_reg_i_100/O
                         net (fo=1, routed)           0.000     2.354    at/rom/addr_reg_reg_i_100_n_0
    SLICE_X44Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     2.458 r  at/rom/addr_reg_reg_i_35/O
                         net (fo=1, routed)           1.208     3.666    at/rom/addr_reg_reg_i_35_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.316     3.982 r  at/rom/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.000     3.982    at/rom/addr_reg_reg_i_11_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209     4.191 r  at/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           1.248     5.440    at/rom/mem[5]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493     4.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.441ns (27.286%)  route 3.841ns (72.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=46, routed)          3.841     5.282    vga/btnC_IBUF
    SLICE_X29Y41         FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446     4.787    vga/clk
    SLICE_X29Y41         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.282ns  (logic 1.441ns (27.286%)  route 3.841ns (72.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=46, routed)          3.841     5.282    vga/btnC_IBUF
    SLICE_X29Y41         FDCE                                         f  vga/h_count_reg_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446     4.787    vga/clk
    SLICE_X29Y41         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 at/mem_reg[67][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.266ns  (logic 1.413ns (26.834%)  route 3.853ns (73.166%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE                         0.000     0.000 r  at/mem_reg[67][3]/C
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[67][3]/Q
                         net (fo=1, routed)           1.264     1.720    at/rom/addr_reg_reg_i_93_0[3]
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.844 r  at/rom/addr_reg_reg_i_314/O
                         net (fo=1, routed)           0.000     1.844    at/rom/addr_reg_reg_i_314_n_0
    SLICE_X50Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     2.053 r  at/rom/addr_reg_reg_i_141/O
                         net (fo=1, routed)           0.000     2.053    at/rom/addr_reg_reg_i_141_n_0
    SLICE_X50Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     2.141 r  at/rom/addr_reg_reg_i_55/O
                         net (fo=1, routed)           1.324     3.465    at/rom/addr_reg_reg_i_55_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.319     3.784 r  at/rom/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.000     3.784    at/rom/addr_reg_reg_i_16_n_0
    SLICE_X35Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     4.001 r  at/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           1.265     5.266    at/rom/mem[3]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493     4.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[17][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.443ns (27.565%)  route 3.792ns (72.435%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE                         0.000     0.000 r  at/mem_reg[17][0]/C
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[17][0]/Q
                         net (fo=1, routed)           1.311     1.767    at/rom/addr_reg_reg_i_87_2[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.124     1.891 r  at/rom/addr_reg_reg_i_390/O
                         net (fo=1, routed)           0.000     1.891    at/rom/addr_reg_reg_i_390_n_0
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     2.103 r  at/rom/addr_reg_reg_i_187/O
                         net (fo=1, routed)           0.000     2.103    at/rom/addr_reg_reg_i_187_n_0
    SLICE_X40Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     2.197 r  at/rom/addr_reg_reg_i_77/O
                         net (fo=1, routed)           1.234     3.431    at/rom/addr_reg_reg_i_77_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I1_O)        0.316     3.747 r  at/rom/addr_reg_reg_i_25/O
                         net (fo=1, routed)           0.000     3.747    at/rom/addr_reg_reg_i_25_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     3.988 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.247     5.235    at/rom/mem[0]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493     4.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[26][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.189ns  (logic 1.646ns (31.722%)  route 3.543ns (68.278%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE                         0.000     0.000 r  at/mem_reg[26][6]/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[26][6]/Q
                         net (fo=1, routed)           0.912     1.390    at/rom/addr_reg_reg_i_86_1[6]
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.298     1.688 r  at/rom/addr_reg_reg_i_204/O
                         net (fo=1, routed)           0.000     1.688    at/rom/addr_reg_reg_i_204_n_0
    SLICE_X43Y56         MUXF7 (Prop_muxf7_I0_O)      0.238     1.926 r  at/rom/addr_reg_reg_i_86/O
                         net (fo=1, routed)           0.000     1.926    at/rom/addr_reg_reg_i_86_n_0
    SLICE_X43Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     2.030 r  at/rom/addr_reg_reg_i_28/O
                         net (fo=1, routed)           1.699     3.729    at/rom/addr_reg_reg_i_28_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.316     4.045 r  at/rom/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.000     4.045    at/rom/addr_reg_reg_i_9_n_0
    SLICE_X31Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     4.257 r  at/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.932     5.189    at/rom/mem[6]
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.493     4.834    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.137ns  (logic 1.441ns (28.056%)  route 3.696ns (71.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=46, routed)          3.696     5.137    vga/btnC_IBUF
    SLICE_X28Y42         FDCE                                         f  vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.446     4.787    vga/clk
    SLICE_X28Y42         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.934ns  (logic 1.441ns (29.211%)  route 3.493ns (70.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=46, routed)          3.493     4.934    vga/btnC_IBUF
    SLICE_X11Y41         FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.450     4.791    vga/clk
    SLICE_X11Y41         FDCE                                         r  vga/h_count_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=2, routed)           0.119     0.247    vga/h_count_next[4]
    SLICE_X29Y41         FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.832     1.959    vga/clk
    SLICE_X29Y41         FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X13Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.112     0.253    vga/h_count_next[3]
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.836     1.963    vga/clk
    SLICE_X12Y43         FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next[8]
    SLICE_X14Y40         FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.835     1.962    vga/clk
    SLICE_X14Y40         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.113     0.261    vga/h_count_next[7]
    SLICE_X12Y41         FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.835     1.962    vga/clk
    SLICE_X12Y41         FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    vga/h_count_next[2]
    SLICE_X28Y42         FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.832     1.959    vga/clk
    SLICE_X28Y42         FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.101     0.265    vga/v_count_next[9]
    SLICE_X14Y36         FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.831     1.958    vga/clk
    SLICE_X14Y36         FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.110     0.274    vga/v_count_next[7]
    SLICE_X12Y38         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.961    vga/clk
    SLICE_X12Y38         FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    vga/v_count_next[1]
    SLICE_X13Y38         FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.834     1.961    vga/clk
    SLICE_X13Y38         FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X12Y42         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.113     0.277    vga/h_count_next[9]
    SLICE_X12Y41         FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.835     1.962    vga/clk
    SLICE_X12Y41         FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[5]
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.831     1.958    vga/clk
    SLICE_X13Y36         FDCE                                         r  vga/v_count_reg_reg[5]/C





