# vsim top_opt -c -assertdebug -coverage "+UVM_test_list="fifo_rand_test"" "+UVM_VERBOSITY=UVM_MEDIUM" 
# Start time: 20:22:25 on May 26,2024
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.fifo_tb_top(fast)
# Loading work.rst_intf(fast__2)
# Loading work.fifo_if(fast__2)
# Loading work.fifo_top(fast)
# Loading work.fifo_memory(fast)
# Loading work.w_ptr_full(fast)
# Loading work.synchronizer(fast)
# Loading work.r_ptr_empty(fast)
# Loading work.rst_intf(fast)
# Loading work.fifo_if(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /fifo_tb_top/rst_driver_c File: ../../tb/rst_driver_c.svh Line: 33
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_FATAL @ 0: reporter [NOCOMP] No components instantiated. You must either instantiate at least one component before calling run_test or use run_test to do so. To run a test using run_test, use +UVM_TESTNAME or supply the test name in the argument to run_test(). Exiting simulation.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [NOCOMP]     1
# [Questa UVM]     2
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ps  Iteration: 0  Instance: /fifo_tb_top
# 1
# Break in Function uvm_pkg/uvm_report_object::die at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
# Stopped at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
# ** Error: (vsim-7) Failed to open UCDB file "../coverage/"fifo_rand_test".ucdb" in write mode.
# ** Error: Failed to open UCDB file "../coverage/"fifo_rand_test".ucdb" in write mode.
# Error in macro ./test.do line 22
# Failed to open UCDB file "../coverage/"fifo_rand_test".ucdb" in write mode.
#     while executing
# "coverage save ../coverage/$var.ucdb"
#     ("foreach" body line 13)
#     invoked from within
# "foreach var $test_list {
#     # Start a new Transcript File
#     transcript file ../log/$var.log
# 
#     # Start Simulation (choose your options)
#     vsim ..."
# End time: 20:24:51 on May 26,2024, Elapsed time: 0:02:26
# Errors: 2, Warnings: 1
