//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	memMapIpc_kernel

.visible .entry memMapIpc_kernel(
	.param .u64 memMapIpc_kernel_param_0,
	.param .u32 memMapIpc_kernel_param_1,
	.param .u8 memMapIpc_kernel_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [memMapIpc_kernel_param_0];
	ld.param.u32 	%r6, [memMapIpc_kernel_param_1];
	ld.param.s8 	%rs1, [memMapIpc_kernel_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r10, %r1, %r7, %r8;
	setp.ge.s32	%p1, %r10, %r6;
	@%p1 bra 	BB0_3;

	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r3, %r9, %r1;

BB0_2:
	cvt.s64.s32	%rd3, %r10;
	add.s64 	%rd4, %rd1, %rd3;
	st.global.u8 	[%rd4], %rs1;
	add.s32 	%r10, %r3, %r10;
	setp.lt.s32	%p2, %r10, %r6;
	@%p2 bra 	BB0_2;

BB0_3:
	ret;
}


