
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  00000cb4  00000d48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cb4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000089  0080010a  0080010a  00000d52  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000d52  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000d84  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002b0  00000000  00000000  00000dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023c4  00000000  00000000  00001070  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000013b9  00000000  00000000  00003434  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001502  00000000  00000000  000047ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000059c  00000000  00000000  00005cf0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b7a  00000000  00000000  0000628c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010f4  00000000  00000000  00006e06  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e0  00000000  00000000  00007efa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
   4:	0c 94 f0 01 	jmp	0x3e0	; 0x3e0 <__vector_1>
   8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
   c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  24:	0c 94 1d 01 	jmp	0x23a	; 0x23a <__vector_9>
  28:	0c 94 c1 05 	jmp	0xb82	; 0xb82 <__vector_10>
  2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  30:	0c 94 b3 03 	jmp	0x766	; 0x766 <__vector_12>
  34:	0c 94 50 04 	jmp	0x8a0	; 0x8a0 <__vector_13>
  38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
  40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
  4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
  50:	11 24       	eor	r1, r1
  52:	1f be       	out	0x3f, r1	; 63
  54:	cf ef       	ldi	r28, 0xFF	; 255
  56:	d2 e0       	ldi	r29, 0x02	; 2
  58:	de bf       	out	0x3e, r29	; 62
  5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
  5c:	11 e0       	ldi	r17, 0x01	; 1
  5e:	a0 e0       	ldi	r26, 0x00	; 0
  60:	b1 e0       	ldi	r27, 0x01	; 1
  62:	e4 eb       	ldi	r30, 0xB4	; 180
  64:	fc e0       	ldi	r31, 0x0C	; 12
  66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
  68:	05 90       	lpm	r0, Z+
  6a:	0d 92       	st	X+, r0
  6c:	aa 30       	cpi	r26, 0x0A	; 10
  6e:	b1 07       	cpc	r27, r17
  70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
  72:	21 e0       	ldi	r18, 0x01	; 1
  74:	aa e0       	ldi	r26, 0x0A	; 10
  76:	b1 e0       	ldi	r27, 0x01	; 1
  78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
  7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
  7c:	a3 39       	cpi	r26, 0x93	; 147
  7e:	b2 07       	cpc	r27, r18
  80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
  82:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <main>
  86:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <_exit>

0000008a <__bad_interrupt>:
  8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
  8e:	ec e7       	ldi	r30, 0x7C	; 124
  90:	f0 e0       	ldi	r31, 0x00	; 0
  92:	80 81       	ld	r24, Z
  94:	8f 7b       	andi	r24, 0xBF	; 191
  96:	80 83       	st	Z, r24
  98:	a7 e7       	ldi	r26, 0x77	; 119
  9a:	b0 e0       	ldi	r27, 0x00	; 0
  9c:	8c 91       	ld	r24, X
  9e:	8b 7f       	andi	r24, 0xFB	; 251
  a0:	8c 93       	st	X, r24
  a2:	80 81       	ld	r24, Z
  a4:	88 60       	ori	r24, 0x08	; 8
  a6:	80 83       	st	Z, r24
  a8:	80 81       	ld	r24, Z
  aa:	88 7f       	andi	r24, 0xF8	; 248
  ac:	80 83       	st	Z, r24
  ae:	ea e7       	ldi	r30, 0x7A	; 122
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	80 81       	ld	r24, Z
  b4:	88 68       	ori	r24, 0x88	; 136
  b6:	80 83       	st	Z, r24
  b8:	80 81       	ld	r24, Z
  ba:	88 7f       	andi	r24, 0xF8	; 248
  bc:	80 83       	st	Z, r24
  be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
  c0:	1f 92       	push	r1
  c2:	0f 92       	push	r0
  c4:	0f b6       	in	r0, 0x3f	; 63
  c6:	0f 92       	push	r0
  c8:	11 24       	eor	r1, r1
  ca:	2f 93       	push	r18
  cc:	8f 93       	push	r24
  ce:	9f 93       	push	r25
  d0:	ef 93       	push	r30
  d2:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
  d4:	ea e7       	ldi	r30, 0x7A	; 122
  d6:	f0 e0       	ldi	r31, 0x00	; 0
  d8:	80 81       	ld	r24, Z
  da:	80 61       	ori	r24, 0x10	; 16
  dc:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
  de:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
  e2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
  e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	98 2f       	mov	r25, r24
  ee:	88 27       	eor	r24, r24
  f0:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
  f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
  f8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
  fc:	82 2b       	or	r24, r18
  fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 102:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
 106:	ff 91       	pop	r31
 108:	ef 91       	pop	r30
 10a:	9f 91       	pop	r25
 10c:	8f 91       	pop	r24
 10e:	2f 91       	pop	r18
 110:	0f 90       	pop	r0
 112:	0f be       	out	0x3f, r0	; 63
 114:	0f 90       	pop	r0
 116:	1f 90       	pop	r1
 118:	18 95       	reti

0000011a <stop_signal>:
    }
    else
    {
        return true;
    }
}
 11a:	60 e0       	ldi	r22, 0x00	; 0
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	0e 94 8e 04 	call	0x91c	; 0x91c <Set_PWM_Duty_Cycle>
 122:	08 95       	ret

00000124 <Init_Analog_Servo_Driver>:
 124:	60 e0       	ldi	r22, 0x00	; 0
 126:	70 e0       	ldi	r23, 0x00	; 0
 128:	cb 01       	movw	r24, r22
 12a:	0e 94 8d 00 	call	0x11a	; 0x11a <stop_signal>
 12e:	e3 e8       	ldi	r30, 0x83	; 131
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 81       	ld	r24, Z
 134:	8f 7d       	andi	r24, 0xDF	; 223
 136:	80 83       	st	Z, r24
 138:	2b 98       	cbi	0x05, 3	; 5
 13a:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <__data_end>
 13e:	ef e6       	ldi	r30, 0x6F	; 111
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	81 60       	ori	r24, 0x01	; 1
 146:	80 83       	st	Z, r24
 148:	6d e8       	ldi	r22, 0x8D	; 141
 14a:	70 e0       	ldi	r23, 0x00	; 0
 14c:	8b e0       	ldi	r24, 0x0B	; 11
 14e:	91 e0       	ldi	r25, 0x01	; 1
 150:	0e 94 09 05 	call	0xa12	; 0xa12 <Register_Timer>
 154:	08 95       	ret

00000156 <Hold_Analog_Servo_Position>:
 156:	0f 93       	push	r16
 158:	1f 93       	push	r17
 15a:	cf 93       	push	r28
 15c:	df 93       	push	r29
 15e:	8f 3f       	cpi	r24, 0xFF	; 255
 160:	0f ef       	ldi	r16, 0xFF	; 255
 162:	90 07       	cpc	r25, r16
 164:	09 f4       	brne	.+2      	; 0x168 <Hold_Analog_Servo_Position+0x12>
 166:	64 c0       	rjmp	.+200    	; 0x230 <Hold_Analog_Servo_Position+0xda>
 168:	ec 01       	movw	r28, r24
 16a:	8b e0       	ldi	r24, 0x0B	; 11
 16c:	91 e0       	ldi	r25, 0x01	; 1
 16e:	0e 94 97 05 	call	0xb2e	; 0xb2e <Stop_Timer>
 172:	ce 01       	movw	r24, r28
 174:	a0 e0       	ldi	r26, 0x00	; 0
 176:	b0 e0       	ldi	r27, 0x00	; 0
 178:	ac 01       	movw	r20, r24
 17a:	bd 01       	movw	r22, r26
 17c:	44 0f       	add	r20, r20
 17e:	55 1f       	adc	r21, r21
 180:	66 1f       	adc	r22, r22
 182:	77 1f       	adc	r23, r23
 184:	44 0f       	add	r20, r20
 186:	55 1f       	adc	r21, r21
 188:	66 1f       	adc	r22, r22
 18a:	77 1f       	adc	r23, r23
 18c:	44 0f       	add	r20, r20
 18e:	55 1f       	adc	r21, r21
 190:	66 1f       	adc	r22, r22
 192:	77 1f       	adc	r23, r23
 194:	8a 01       	movw	r16, r20
 196:	9b 01       	movw	r18, r22
 198:	00 0f       	add	r16, r16
 19a:	11 1f       	adc	r17, r17
 19c:	22 1f       	adc	r18, r18
 19e:	33 1f       	adc	r19, r19
 1a0:	00 0f       	add	r16, r16
 1a2:	11 1f       	adc	r17, r17
 1a4:	22 1f       	adc	r18, r18
 1a6:	33 1f       	adc	r19, r19
 1a8:	40 0f       	add	r20, r16
 1aa:	51 1f       	adc	r21, r17
 1ac:	62 1f       	adc	r22, r18
 1ae:	73 1f       	adc	r23, r19
 1b0:	8a 01       	movw	r16, r20
 1b2:	9b 01       	movw	r18, r22
 1b4:	00 0f       	add	r16, r16
 1b6:	11 1f       	adc	r17, r17
 1b8:	22 1f       	adc	r18, r18
 1ba:	33 1f       	adc	r19, r19
 1bc:	00 0f       	add	r16, r16
 1be:	11 1f       	adc	r17, r17
 1c0:	22 1f       	adc	r18, r18
 1c2:	33 1f       	adc	r19, r19
 1c4:	40 0f       	add	r20, r16
 1c6:	51 1f       	adc	r21, r17
 1c8:	62 1f       	adc	r22, r18
 1ca:	73 1f       	adc	r23, r19
 1cc:	8a 01       	movw	r16, r20
 1ce:	9b 01       	movw	r18, r22
 1d0:	00 0f       	add	r16, r16
 1d2:	11 1f       	adc	r17, r17
 1d4:	22 1f       	adc	r18, r18
 1d6:	33 1f       	adc	r19, r19
 1d8:	00 0f       	add	r16, r16
 1da:	11 1f       	adc	r17, r17
 1dc:	22 1f       	adc	r18, r18
 1de:	33 1f       	adc	r19, r19
 1e0:	40 0f       	add	r20, r16
 1e2:	51 1f       	adc	r21, r17
 1e4:	62 1f       	adc	r22, r18
 1e6:	73 1f       	adc	r23, r19
 1e8:	8a 01       	movw	r16, r20
 1ea:	9b 01       	movw	r18, r22
 1ec:	00 0f       	add	r16, r16
 1ee:	11 1f       	adc	r17, r17
 1f0:	22 1f       	adc	r18, r18
 1f2:	33 1f       	adc	r19, r19
 1f4:	00 0f       	add	r16, r16
 1f6:	11 1f       	adc	r17, r17
 1f8:	22 1f       	adc	r18, r18
 1fa:	33 1f       	adc	r19, r19
 1fc:	40 0f       	add	r20, r16
 1fe:	51 1f       	adc	r21, r17
 200:	62 1f       	adc	r22, r18
 202:	73 1f       	adc	r23, r19
 204:	8a 01       	movw	r16, r20
 206:	9b 01       	movw	r18, r22
 208:	08 1b       	sub	r16, r24
 20a:	19 0b       	sbc	r17, r25
 20c:	2a 0b       	sbc	r18, r26
 20e:	3b 0b       	sbc	r19, r27
 210:	c9 01       	movw	r24, r18
 212:	b8 01       	movw	r22, r16
 214:	28 e8       	ldi	r18, 0x88	; 136
 216:	33 e1       	ldi	r19, 0x13	; 19
 218:	40 e0       	ldi	r20, 0x00	; 0
 21a:	50 e0       	ldi	r21, 0x00	; 0
 21c:	0e 94 36 06 	call	0xc6c	; 0xc6c <__udivmodsi4>
 220:	87 e8       	ldi	r24, 0x87	; 135
 222:	93 e1       	ldi	r25, 0x13	; 19
 224:	82 1b       	sub	r24, r18
 226:	93 0b       	sbc	r25, r19
 228:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 22c:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 230:	df 91       	pop	r29
 232:	cf 91       	pop	r28
 234:	1f 91       	pop	r17
 236:	0f 91       	pop	r16
 238:	08 95       	ret

0000023a <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
 23a:	1f 92       	push	r1
 23c:	0f 92       	push	r0
 23e:	0f b6       	in	r0, 0x3f	; 63
 240:	0f 92       	push	r0
 242:	11 24       	eor	r1, r1
 244:	8f 93       	push	r24
 246:	ef 93       	push	r30
 248:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
 24a:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <__data_end>
 24e:	88 23       	and	r24, r24
 250:	19 f0       	breq	.+6      	; 0x258 <__vector_9+0x1e>
 252:	81 30       	cpi	r24, 0x01	; 1
 254:	39 f0       	breq	.+14     	; 0x264 <__vector_9+0x2a>
 256:	0c c0       	rjmp	.+24     	; 0x270 <__vector_9+0x36>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
 258:	e3 e8       	ldi	r30, 0x83	; 131
 25a:	f0 e0       	ldi	r31, 0x00	; 0
 25c:	80 81       	ld	r24, Z
 25e:	80 62       	ori	r24, 0x20	; 32
 260:	80 83       	st	Z, r24
            break;
 262:	06 c0       	rjmp	.+12     	; 0x270 <__vector_9+0x36>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
 264:	e3 e8       	ldi	r30, 0x83	; 131
 266:	f0 e0       	ldi	r31, 0x00	; 0
 268:	80 81       	ld	r24, Z
 26a:	8f 7d       	andi	r24, 0xDF	; 223
 26c:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
 26e:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
 270:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <__data_end>
 274:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
 276:	83 70       	andi	r24, 0x03	; 3
 278:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__data_end>
}
 27c:	ff 91       	pop	r31
 27e:	ef 91       	pop	r30
 280:	8f 91       	pop	r24
 282:	0f 90       	pop	r0
 284:	0f be       	out	0x3f, r0	; 63
 286:	0f 90       	pop	r0
 288:	1f 90       	pop	r1
 28a:	18 95       	reti

0000028c <Write_Intensity_Data>:

****************************************************************************/
void Write_Intensity_Data(uint8_t * p_LIN_packet, intensity_data_t data_to_write)
{
    intensity_data_t temp = data_to_write;
    memcpy(p_LIN_packet+INTENSITY_DATA_INDEX, &temp, INTENSITY_DATA_LEN);
 28c:	fc 01       	movw	r30, r24
 28e:	60 83       	st	Z, r22
 290:	08 95       	ret

00000292 <Write_Position_Data>:

****************************************************************************/
void Write_Position_Data(uint8_t * p_LIN_packet, position_data_t data_to_write)
{
    position_data_t temp = data_to_write;
    memcpy(p_LIN_packet+POSITION_DATA_INDEX, &temp, POSITION_DATA_LEN);
 292:	fc 01       	movw	r30, r24
 294:	72 83       	std	Z+2, r23	; 0x02
 296:	61 83       	std	Z+1, r22	; 0x01
 298:	08 95       	ret

0000029a <Get_Pointer_To_Slave_Data>:
****************************************************************************/
uint8_t * Get_Pointer_To_Slave_Data(uint8_t * p_master_array, uint8_t slave_num)
{
    // This assumes the first section of the master array corresponds
    //  to the lowest slave number (the first slave)
    return (p_master_array+((slave_num-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
 29a:	70 e0       	ldi	r23, 0x00	; 0
 29c:	61 50       	subi	r22, 0x01	; 1
 29e:	71 09       	sbc	r23, r1
 2a0:	9b 01       	movw	r18, r22
 2a2:	22 0f       	add	r18, r18
 2a4:	33 1f       	adc	r19, r19
 2a6:	62 0f       	add	r22, r18
 2a8:	73 1f       	adc	r23, r19
}
 2aa:	86 0f       	add	r24, r22
 2ac:	97 1f       	adc	r25, r23
 2ae:	08 95       	ret

000002b0 <process_event_if_pending>:
        Checks if an particular event is pending and if so, clears it, then
            calls the run functions to process the event

****************************************************************************/
static void process_event_if_pending(uint32_t event_mask)
{
 2b0:	cf 92       	push	r12
 2b2:	df 92       	push	r13
 2b4:	ef 92       	push	r14
 2b6:	ff 92       	push	r15
 2b8:	0f 93       	push	r16
 2ba:	1f 93       	push	r17

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
 2bc:	00 91 0f 01 	lds	r16, 0x010F	; 0x80010f <Pending_Events>
 2c0:	10 91 10 01 	lds	r17, 0x0110	; 0x800110 <Pending_Events+0x1>
 2c4:	20 91 11 01 	lds	r18, 0x0111	; 0x800111 <Pending_Events+0x2>
 2c8:	30 91 12 01 	lds	r19, 0x0112	; 0x800112 <Pending_Events+0x3>
 2cc:	6b 01       	movw	r12, r22
 2ce:	7c 01       	movw	r14, r24
 2d0:	c0 22       	and	r12, r16
 2d2:	d1 22       	and	r13, r17
 2d4:	e2 22       	and	r14, r18
 2d6:	f3 22       	and	r15, r19
 2d8:	6c 15       	cp	r22, r12
 2da:	7d 05       	cpc	r23, r13
 2dc:	8e 05       	cpc	r24, r14
 2de:	9f 05       	cpc	r25, r15
 2e0:	a1 f4       	brne	.+40     	; 0x30a <__stack+0xb>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
 2e2:	6b 01       	movw	r12, r22
 2e4:	7c 01       	movw	r14, r24
 2e6:	c0 94       	com	r12
 2e8:	d0 94       	com	r13
 2ea:	e0 94       	com	r14
 2ec:	f0 94       	com	r15
 2ee:	0c 21       	and	r16, r12
 2f0:	1d 21       	and	r17, r13
 2f2:	2e 21       	and	r18, r14
 2f4:	3f 21       	and	r19, r15
 2f6:	00 93 0f 01 	sts	0x010F, r16	; 0x80010f <Pending_Events>
 2fa:	10 93 10 01 	sts	0x0110, r17	; 0x800110 <Pending_Events+0x1>
 2fe:	20 93 11 01 	sts	0x0111, r18	; 0x800111 <Pending_Events+0x2>
 302:	30 93 12 01 	sts	0x0112, r19	; 0x800112 <Pending_Events+0x3>
{
    // If event is pending
    if (is_event_pending(event_mask))
    {
        // Run the services with this event
        Run_Services(event_mask);
 306:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <Run_Services>
    }
}
 30a:	1f 91       	pop	r17
 30c:	0f 91       	pop	r16
 30e:	ff 90       	pop	r15
 310:	ef 90       	pop	r14
 312:	df 90       	pop	r13
 314:	cf 90       	pop	r12
 316:	08 95       	ret

00000318 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
 318:	0f 93       	push	r16
 31a:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
 31c:	00 91 0f 01 	lds	r16, 0x010F	; 0x80010f <Pending_Events>
 320:	10 91 10 01 	lds	r17, 0x0110	; 0x800110 <Pending_Events+0x1>
 324:	20 91 11 01 	lds	r18, 0x0111	; 0x800111 <Pending_Events+0x2>
 328:	30 91 12 01 	lds	r19, 0x0112	; 0x800112 <Pending_Events+0x3>
 32c:	dc 01       	movw	r26, r24
 32e:	cb 01       	movw	r24, r22
 330:	80 2b       	or	r24, r16
 332:	91 2b       	or	r25, r17
 334:	a2 2b       	or	r26, r18
 336:	b3 2b       	or	r27, r19
 338:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <Pending_Events>
 33c:	90 93 10 01 	sts	0x0110, r25	; 0x800110 <Pending_Events+0x1>
 340:	a0 93 11 01 	sts	0x0111, r26	; 0x800111 <Pending_Events+0x2>
 344:	b0 93 12 01 	sts	0x0112, r27	; 0x800112 <Pending_Events+0x3>
}
 348:	1f 91       	pop	r17
 34a:	0f 91       	pop	r16
 34c:	08 95       	ret

0000034e <Run_Events>:
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        #if (1 <= NUM_EVENTS)
        process_event_if_pending(EVENT_01);
 34e:	61 e0       	ldi	r22, 0x01	; 1
 350:	70 e0       	ldi	r23, 0x00	; 0
 352:	80 e0       	ldi	r24, 0x00	; 0
 354:	90 e0       	ldi	r25, 0x00	; 0
 356:	0e 94 58 01 	call	0x2b0	; 0x2b0 <process_event_if_pending>
        #endif
        #if (2 <= NUM_EVENTS)
        process_event_if_pending(EVENT_02);
 35a:	62 e0       	ldi	r22, 0x02	; 2
 35c:	70 e0       	ldi	r23, 0x00	; 0
 35e:	80 e0       	ldi	r24, 0x00	; 0
 360:	90 e0       	ldi	r25, 0x00	; 0
 362:	0e 94 58 01 	call	0x2b0	; 0x2b0 <process_event_if_pending>
        #endif
        #if (3 <= NUM_EVENTS)
        process_event_if_pending(EVENT_03);
 366:	64 e0       	ldi	r22, 0x04	; 4
 368:	70 e0       	ldi	r23, 0x00	; 0
 36a:	80 e0       	ldi	r24, 0x00	; 0
 36c:	90 e0       	ldi	r25, 0x00	; 0
 36e:	0e 94 58 01 	call	0x2b0	; 0x2b0 <process_event_if_pending>
        #endif
        #if (4 <= NUM_EVENTS)
        process_event_if_pending(EVENT_04);
 372:	68 e0       	ldi	r22, 0x08	; 8
 374:	70 e0       	ldi	r23, 0x00	; 0
 376:	80 e0       	ldi	r24, 0x00	; 0
 378:	90 e0       	ldi	r25, 0x00	; 0
 37a:	0e 94 58 01 	call	0x2b0	; 0x2b0 <process_event_if_pending>
        #endif
        #if (5 <= NUM_EVENTS)
        process_event_if_pending(EVENT_05);
 37e:	60 e1       	ldi	r22, 0x10	; 16
 380:	70 e0       	ldi	r23, 0x00	; 0
 382:	80 e0       	ldi	r24, 0x00	; 0
 384:	90 e0       	ldi	r25, 0x00	; 0
 386:	0e 94 58 01 	call	0x2b0	; 0x2b0 <process_event_if_pending>
        #endif
        #if (6 <= NUM_EVENTS)
        process_event_if_pending(EVENT_06);
 38a:	60 e2       	ldi	r22, 0x20	; 32
 38c:	70 e0       	ldi	r23, 0x00	; 0
 38e:	80 e0       	ldi	r24, 0x00	; 0
 390:	90 e0       	ldi	r25, 0x00	; 0
 392:	0e 94 58 01 	call	0x2b0	; 0x2b0 <process_event_if_pending>
        #endif
        #if (7 <= NUM_EVENTS)
        process_event_if_pending(EVENT_07);
 396:	60 e4       	ldi	r22, 0x40	; 64
 398:	70 e0       	ldi	r23, 0x00	; 0
 39a:	80 e0       	ldi	r24, 0x00	; 0
 39c:	90 e0       	ldi	r25, 0x00	; 0
 39e:	0e 94 58 01 	call	0x2b0	; 0x2b0 <process_event_if_pending>
        process_event_if_pending(EVENT_31);
        #endif
        #if (32 <= NUM_EVENTS)
        process_event_if_pending(EVENT_32);
        #endif
    }
 3a2:	d5 cf       	rjmp	.-86     	; 0x34e <Run_Events>

000003a4 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
 3a4:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
 3a8:	0e 94 db 02 	call	0x5b6	; 0x5b6 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
 3ac:	0e 94 66 04 	call	0x8cc	; 0x8cc <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
 3b0:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
 3b4:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
 3b8:	0e 94 92 00 	call	0x124	; 0x124 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
 3bc:	0e 94 12 03 	call	0x624	; 0x624 <Init_Master_Service>
 3c0:	08 95       	ret

000003c2 <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
 3c2:	0e 94 44 03 	call	0x688	; 0x688 <Run_Master_Service>
 3c6:	08 95       	ret

000003c8 <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
 3c8:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
 3ca:	e9 e6       	ldi	r30, 0x69	; 105
 3cc:	f0 e0       	ldi	r31, 0x00	; 0
 3ce:	80 81       	ld	r24, Z
 3d0:	8d 7f       	andi	r24, 0xFD	; 253
 3d2:	80 83       	st	Z, r24
    EICRA |= (1<<ISC00);
 3d4:	80 81       	ld	r24, Z
 3d6:	81 60       	ori	r24, 0x01	; 1
 3d8:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
 3da:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 3dc:	e0 9a       	sbi	0x1c, 0	; 28
 3de:	08 95       	ret

000003e0 <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
 3e0:	1f 92       	push	r1
 3e2:	0f 92       	push	r0
 3e4:	0f b6       	in	r0, 0x3f	; 63
 3e6:	0f 92       	push	r0
 3e8:	11 24       	eor	r1, r1
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
 3ea:	e0 9a       	sbi	0x1c, 0	; 28
}
 3ec:	0f 90       	pop	r0
 3ee:	0f be       	out	0x3f, r0	; 63
 3f0:	0f 90       	pop	r0
 3f2:	1f 90       	pop	r1
 3f4:	18 95       	reti

000003f6 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
 3f6:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
 3f8:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
 3fa:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
 3fc:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
 3fe:	90 e8       	ldi	r25, 0x80	; 128
 400:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 404:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
 408:	ed ec       	ldi	r30, 0xCD	; 205
 40a:	f0 e0       	ldi	r31, 0x00	; 0
 40c:	10 82       	st	Z, r1
 40e:	ae ec       	ldi	r26, 0xCE	; 206
 410:	b0 e0       	ldi	r27, 0x00	; 0
 412:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
 414:	25 2f       	mov	r18, r21
 416:	33 27       	eor	r19, r19
 418:	2c 93       	st	X, r18
 41a:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
 41c:	80 34       	cpi	r24, 0x40	; 64
 41e:	21 f4       	brne	.+8      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
    			Lin_1x_enable();
 420:	88 e4       	ldi	r24, 0x48	; 72
 422:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
 426:	05 c0       	rjmp	.+10     	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
    } else if (l_type == LIN_2X) {
 428:	81 11       	cpse	r24, r1
 42a:	0d c0       	rjmp	.+26     	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
    			Lin_2x_enable();
 42c:	88 e0       	ldi	r24, 0x08	; 8
 42e:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
 432:	8f e0       	ldi	r24, 0x0F	; 15
 434:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
 438:	ec ec       	ldi	r30, 0xCC	; 204
 43a:	f0 e0       	ldi	r31, 0x00	; 0
 43c:	80 81       	ld	r24, Z
 43e:	80 68       	ori	r24, 0x80	; 128
 440:	80 83       	st	Z, r24
    }
    
    return 1;
 442:	81 e0       	ldi	r24, 0x01	; 1
 444:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
 446:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
 448:	08 95       	ret

0000044a <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
 44a:	e8 ec       	ldi	r30, 0xC8	; 200
 44c:	f0 e0       	ldi	r31, 0x00	; 0
 44e:	90 81       	ld	r25, Z
 450:	9c 7f       	andi	r25, 0xFC	; 252
 452:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
 454:	80 34       	cpi	r24, 0x40	; 64
 456:	c1 f4       	brne	.+48     	; 0x488 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
 458:	e0 ed       	ldi	r30, 0xD0	; 208
 45a:	f0 e0       	ldi	r31, 0x00	; 0
 45c:	80 81       	ld	r24, Z
 45e:	80 7f       	andi	r24, 0xF0	; 240
 460:	80 83       	st	Z, r24
 462:	80 81       	ld	r24, Z
 464:	6f 70       	andi	r22, 0x0F	; 15
 466:	68 2b       	or	r22, r24
 468:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
 46a:	80 81       	ld	r24, Z
 46c:	8f 7c       	andi	r24, 0xCF	; 207
 46e:	80 83       	st	Z, r24
 470:	80 81       	ld	r24, Z
 472:	50 e0       	ldi	r21, 0x00	; 0
 474:	4c 5f       	subi	r20, 0xFC	; 252
 476:	5f 4f       	sbci	r21, 0xFF	; 255
 478:	44 0f       	add	r20, r20
 47a:	55 1f       	adc	r21, r21
 47c:	44 0f       	add	r20, r20
 47e:	55 1f       	adc	r21, r21
 480:	40 73       	andi	r20, 0x30	; 48
 482:	48 2b       	or	r20, r24
 484:	40 83       	st	Z, r20
 486:	0b c0       	rjmp	.+22     	; 0x49e <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
 488:	81 11       	cpse	r24, r1
 48a:	13 c0       	rjmp	.+38     	; 0x4b2 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
 48c:	e0 ed       	ldi	r30, 0xD0	; 208
 48e:	f0 e0       	ldi	r31, 0x00	; 0
 490:	80 81       	ld	r24, Z
 492:	80 7c       	andi	r24, 0xC0	; 192
 494:	80 83       	st	Z, r24
 496:	80 81       	ld	r24, Z
 498:	6f 73       	andi	r22, 0x3F	; 63
 49a:	68 2b       	or	r22, r24
 49c:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
 49e:	e8 ec       	ldi	r30, 0xC8	; 200
 4a0:	f0 e0       	ldi	r31, 0x00	; 0
 4a2:	80 81       	ld	r24, Z
 4a4:	8c 7f       	andi	r24, 0xFC	; 252
 4a6:	80 83       	st	Z, r24
 4a8:	80 81       	ld	r24, Z
 4aa:	81 60       	ori	r24, 0x01	; 1
 4ac:	80 83       	st	Z, r24
    return 1;
 4ae:	81 e0       	ldi	r24, 0x01	; 1
 4b0:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
 4b2:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
 4b4:	08 95       	ret

000004b6 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
 4b6:	80 34       	cpi	r24, 0x40	; 64
 4b8:	31 f4       	brne	.+12     	; 0x4c6 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
 4ba:	e8 ec       	ldi	r30, 0xC8	; 200
 4bc:	f0 e0       	ldi	r31, 0x00	; 0
 4be:	80 81       	ld	r24, Z
 4c0:	80 64       	ori	r24, 0x40	; 64
 4c2:	80 83       	st	Z, r24
 4c4:	09 c0       	rjmp	.+18     	; 0x4d8 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
 4c6:	81 11       	cpse	r24, r1
 4c8:	11 c0       	rjmp	.+34     	; 0x4ec <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
 4ca:	e8 ec       	ldi	r30, 0xC8	; 200
 4cc:	f0 e0       	ldi	r31, 0x00	; 0
 4ce:	80 81       	ld	r24, Z
 4d0:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
 4d2:	6f 70       	andi	r22, 0x0F	; 15
 4d4:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
 4d8:	e8 ec       	ldi	r30, 0xC8	; 200
 4da:	f0 e0       	ldi	r31, 0x00	; 0
 4dc:	80 81       	ld	r24, Z
 4de:	8c 7f       	andi	r24, 0xFC	; 252
 4e0:	80 83       	st	Z, r24
 4e2:	80 81       	ld	r24, Z
 4e4:	82 60       	ori	r24, 0x02	; 2
 4e6:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
 4e8:	81 e0       	ldi	r24, 0x01	; 1
 4ea:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
 4ec:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
 4ee:	08 95       	ret

000004f0 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
 4f0:	80 34       	cpi	r24, 0x40	; 64
 4f2:	31 f4       	brne	.+12     	; 0x500 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
 4f4:	e8 ec       	ldi	r30, 0xC8	; 200
 4f6:	f0 e0       	ldi	r31, 0x00	; 0
 4f8:	80 81       	ld	r24, Z
 4fa:	80 64       	ori	r24, 0x40	; 64
 4fc:	80 83       	st	Z, r24
 4fe:	0b c0       	rjmp	.+22     	; 0x516 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
 500:	81 11       	cpse	r24, r1
 502:	25 c0       	rjmp	.+74     	; 0x54e <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
 504:	e8 ec       	ldi	r30, 0xC8	; 200
 506:	f0 e0       	ldi	r31, 0x00	; 0
 508:	80 81       	ld	r24, Z
 50a:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
 50c:	84 2f       	mov	r24, r20
 50e:	82 95       	swap	r24
 510:	80 7f       	andi	r24, 0xF0	; 240
 512:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
 516:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
 51a:	44 23       	and	r20, r20
 51c:	71 f0       	breq	.+28     	; 0x53a <lin_tx_response+0x4a>
 51e:	fb 01       	movw	r30, r22
 520:	41 50       	subi	r20, 0x01	; 1
 522:	50 e0       	ldi	r21, 0x00	; 0
 524:	4f 5f       	subi	r20, 0xFF	; 255
 526:	5f 4f       	sbci	r21, 0xFF	; 255
 528:	64 0f       	add	r22, r20
 52a:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
 52c:	a2 ed       	ldi	r26, 0xD2	; 210
 52e:	b0 e0       	ldi	r27, 0x00	; 0
 530:	81 91       	ld	r24, Z+
 532:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
 534:	e6 17       	cp	r30, r22
 536:	f7 07       	cpc	r31, r23
 538:	d9 f7       	brne	.-10     	; 0x530 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
 53a:	e8 ec       	ldi	r30, 0xC8	; 200
 53c:	f0 e0       	ldi	r31, 0x00	; 0
 53e:	80 81       	ld	r24, Z
 540:	8c 7f       	andi	r24, 0xFC	; 252
 542:	80 83       	st	Z, r24
 544:	80 81       	ld	r24, Z
 546:	83 60       	ori	r24, 0x03	; 3
 548:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
 54a:	81 e0       	ldi	r24, 0x01	; 1
 54c:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
 54e:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
 550:	08 95       	ret

00000552 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
 552:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
 556:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
 558:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
 55c:	22 23       	and	r18, r18
 55e:	71 f0       	breq	.+28     	; 0x57c <lin_get_response+0x2a>
 560:	fc 01       	movw	r30, r24
 562:	21 50       	subi	r18, 0x01	; 1
 564:	30 e0       	ldi	r19, 0x00	; 0
 566:	2f 5f       	subi	r18, 0xFF	; 255
 568:	3f 4f       	sbci	r19, 0xFF	; 255
 56a:	82 0f       	add	r24, r18
 56c:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
 56e:	a2 ed       	ldi	r26, 0xD2	; 210
 570:	b0 e0       	ldi	r27, 0x00	; 0
 572:	2c 91       	ld	r18, X
 574:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
 576:	e8 17       	cp	r30, r24
 578:	f9 07       	cpc	r31, r25
 57a:	d9 f7       	brne	.-10     	; 0x572 <lin_get_response+0x20>
 57c:	08 95       	ret

0000057e <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
 57e:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <Parity>
 582:	81 e0       	ldi	r24, 0x01	; 1
 584:	89 27       	eor	r24, r25
 586:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
 58a:	81 11       	cpse	r24, r1
 58c:	0a c0       	rjmp	.+20     	; 0x5a2 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
 58e:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
 590:	42 e0       	ldi	r20, 0x02	; 2
 592:	50 e0       	ldi	r21, 0x00	; 0
 594:	60 e0       	ldi	r22, 0x00	; 0
 596:	70 e0       	ldi	r23, 0x00	; 0
 598:	84 e1       	ldi	r24, 0x14	; 20
 59a:	91 e0       	ldi	r25, 0x01	; 1
 59c:	0e 94 56 05 	call	0xaac	; 0xaac <Start_Timer>
 5a0:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
 5a2:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 5a4:	43 e2       	ldi	r20, 0x23	; 35
 5a6:	50 e0       	ldi	r21, 0x00	; 0
 5a8:	60 e0       	ldi	r22, 0x00	; 0
 5aa:	70 e0       	ldi	r23, 0x00	; 0
 5ac:	84 e1       	ldi	r24, 0x14	; 20
 5ae:	91 e0       	ldi	r25, 0x01	; 1
 5b0:	0e 94 56 05 	call	0xaac	; 0xaac <Start_Timer>
 5b4:	08 95       	ret

000005b6 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
 5b6:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
 5b8:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
 5ba:	6f eb       	ldi	r22, 0xBF	; 191
 5bc:	72 e0       	ldi	r23, 0x02	; 2
 5be:	84 e1       	ldi	r24, 0x14	; 20
 5c0:	91 e0       	ldi	r25, 0x01	; 1
 5c2:	0e 94 09 05 	call	0xa12	; 0xa12 <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
 5c6:	43 e2       	ldi	r20, 0x23	; 35
 5c8:	50 e0       	ldi	r21, 0x00	; 0
 5ca:	60 e0       	ldi	r22, 0x00	; 0
 5cc:	70 e0       	ldi	r23, 0x00	; 0
 5ce:	84 e1       	ldi	r24, 0x14	; 20
 5d0:	91 e0       	ldi	r25, 0x01	; 1
 5d2:	0e 94 56 05 	call	0xaac	; 0xaac <Start_Timer>
 5d6:	08 95       	ret

000005d8 <main>:
{
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
 5d8:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
 5da:	e1 e6       	ldi	r30, 0x61	; 97
 5dc:	f0 e0       	ldi	r31, 0x00	; 0
 5de:	80 e8       	ldi	r24, 0x80	; 128
 5e0:	80 83       	st	Z, r24
    CLKPR = 0;
 5e2:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
 5e4:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
 5e8:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
 5ea:	0e 94 a7 01 	call	0x34e	; 0x34e <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
 5ee:	80 e0       	ldi	r24, 0x00	; 0
 5f0:	90 e0       	ldi	r25, 0x00	; 0
 5f2:	08 95       	ret

000005f4 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
 5f4:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
 5f8:	0e 94 ad 03 	call	0x75a	; 0x75a <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
 5fc:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
 600:	83 30       	cpi	r24, 0x03	; 3
 602:	21 f4       	brne	.+8      	; 0x60c <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
 604:	82 e0       	ldi	r24, 0x02	; 2
 606:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
 60a:	03 c0       	rjmp	.+6      	; 0x612 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
 60c:	8f 5f       	subi	r24, 0xFF	; 255
 60e:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
 612:	45 e0       	ldi	r20, 0x05	; 5
 614:	50 e0       	ldi	r21, 0x00	; 0
 616:	60 e0       	ldi	r22, 0x00	; 0
 618:	70 e0       	ldi	r23, 0x00	; 0
 61a:	89 e1       	ldi	r24, 0x19	; 25
 61c:	91 e0       	ldi	r25, 0x01	; 1
 61e:	0e 94 56 05 	call	0xaac	; 0xaac <Start_Timer>
 622:	08 95       	ret

00000624 <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
 624:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <My_Node_ID>
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Write non-commands
        Write_Intensity_Data(Get_Pointer_To_Slave_Data(My_Command_Data, slave_num), INTENSITY_NON_COMMAND);
 628:	61 e0       	ldi	r22, 0x01	; 1
 62a:	80 e2       	ldi	r24, 0x20	; 32
 62c:	91 e0       	ldi	r25, 0x01	; 1
 62e:	0e 94 4d 01 	call	0x29a	; 0x29a <Get_Pointer_To_Slave_Data>
 632:	6f ef       	ldi	r22, 0xFF	; 255
 634:	0e 94 46 01 	call	0x28c	; 0x28c <Write_Intensity_Data>
        Write_Position_Data(Get_Pointer_To_Slave_Data(My_Command_Data, slave_num), POSITION_NON_COMMAND);
 638:	61 e0       	ldi	r22, 0x01	; 1
 63a:	80 e2       	ldi	r24, 0x20	; 32
 63c:	91 e0       	ldi	r25, 0x01	; 1
 63e:	0e 94 4d 01 	call	0x29a	; 0x29a <Get_Pointer_To_Slave_Data>
 642:	6f ef       	ldi	r22, 0xFF	; 255
 644:	7f ef       	ldi	r23, 0xFF	; 255
 646:	0e 94 49 01 	call	0x292	; 0x292 <Write_Position_Data>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
 64a:	4d e1       	ldi	r20, 0x1D	; 29
 64c:	51 e0       	ldi	r21, 0x01	; 1
 64e:	60 e2       	ldi	r22, 0x20	; 32
 650:	71 e0       	ldi	r23, 0x01	; 1
 652:	83 e2       	ldi	r24, 0x23	; 35
 654:	91 e0       	ldi	r25, 0x01	; 1
 656:	0e 94 88 03 	call	0x710	; 0x710 <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
 65a:	6a ef       	ldi	r22, 0xFA	; 250
 65c:	72 e0       	ldi	r23, 0x02	; 2
 65e:	89 e1       	ldi	r24, 0x19	; 25
 660:	91 e0       	ldi	r25, 0x01	; 1
 662:	0e 94 09 05 	call	0xa12	; 0xa12 <Register_Timer>

    // Kick off scheduling timer
/*    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);*/

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
 666:	6c e8       	ldi	r22, 0x8C	; 140
 668:	71 e0       	ldi	r23, 0x01	; 1
 66a:	85 e0       	ldi	r24, 0x05	; 5
 66c:	91 e0       	ldi	r25, 0x01	; 1
 66e:	0e 94 09 05 	call	0xa12	; 0xa12 <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
 672:	48 e8       	ldi	r20, 0x88	; 136
 674:	53 e1       	ldi	r21, 0x13	; 19
 676:	60 e0       	ldi	r22, 0x00	; 0
 678:	70 e0       	ldi	r23, 0x00	; 0
 67a:	85 e0       	ldi	r24, 0x05	; 5
 67c:	91 e0       	ldi	r25, 0x01	; 1
 67e:	0e 94 56 05 	call	0xaac	; 0xaac <Start_Timer>
    PORTB &= ~(1<<PINB6);
 682:	2e 98       	cbi	0x05, 6	; 5
    DDRB |= (1<<PINB6);
 684:	26 9a       	sbi	0x04, 6	; 4
 686:	08 95       	ret

00000688 <Run_Master_Service>:
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    switch(event_mask)
 688:	60 34       	cpi	r22, 0x40	; 64
 68a:	71 05       	cpc	r23, r1
 68c:	81 05       	cpc	r24, r1
 68e:	91 05       	cpc	r25, r1
 690:	f1 f5       	brne	.+124    	; 0x70e <Run_Master_Service+0x86>
                //My_Command_Data[temp_index] = test_counter;
                //My_Command_Data[temp_index+1] = 0xFF;
            //}
//
            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_a, test_counter);
 692:	60 e0       	ldi	r22, 0x00	; 0
 694:	80 e0       	ldi	r24, 0x00	; 0
 696:	0e 94 8e 04 	call	0x91c	; 0x91c <Set_PWM_Duty_Cycle>
            Hold_Analog_Servo_Position(750+position_counter);
 69a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <position_counter>
 69e:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <position_counter+0x1>
 6a2:	82 51       	subi	r24, 0x12	; 18
 6a4:	9d 4f       	sbci	r25, 0xFD	; 253
 6a6:	0e 94 ab 00 	call	0x156	; 0x156 <Hold_Analog_Servo_Position>
            if ((1500 == position_counter) || (0 == position_counter)) {up_count ^= 1;};
 6aa:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <position_counter>
 6ae:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <position_counter+0x1>
 6b2:	8c 3d       	cpi	r24, 0xDC	; 220
 6b4:	25 e0       	ldi	r18, 0x05	; 5
 6b6:	92 07       	cpc	r25, r18
 6b8:	11 f0       	breq	.+4      	; 0x6be <Run_Master_Service+0x36>
 6ba:	00 97       	sbiw	r24, 0x00	; 0
 6bc:	31 f4       	brne	.+12     	; 0x6ca <Run_Master_Service+0x42>
 6be:	30 91 04 01 	lds	r19, 0x0104	; 0x800104 <up_count>
 6c2:	21 e0       	ldi	r18, 0x01	; 1
 6c4:	23 27       	eor	r18, r19
 6c6:	20 93 04 01 	sts	0x0104, r18	; 0x800104 <up_count>
            if (up_count)
 6ca:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <up_count>
 6ce:	22 23       	and	r18, r18
 6d0:	31 f0       	breq	.+12     	; 0x6de <Run_Master_Service+0x56>
            {
                position_counter++;
 6d2:	01 96       	adiw	r24, 0x01	; 1
 6d4:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <position_counter+0x1>
 6d8:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <position_counter>
 6dc:	05 c0       	rjmp	.+10     	; 0x6e8 <Run_Master_Service+0x60>
            }
            else
            {
                position_counter--;
 6de:	01 97       	sbiw	r24, 0x01	; 1
 6e0:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <position_counter+0x1>
 6e4:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <position_counter>
            }

            #if 1
            parity ^= 1;
 6e8:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <parity>
 6ec:	81 e0       	ldi	r24, 0x01	; 1
 6ee:	89 27       	eor	r24, r25
 6f0:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <parity>
            if (parity)
 6f4:	88 23       	and	r24, r24
 6f6:	11 f0       	breq	.+4      	; 0x6fc <Run_Master_Service+0x74>
            {
                PORTB |= (1<<PINB6);
 6f8:	2e 9a       	sbi	0x05, 6	; 5
 6fa:	01 c0       	rjmp	.+2      	; 0x6fe <Run_Master_Service+0x76>
            }
            else
            {
                PORTB &= ~(1<<PINB6);
 6fc:	2e 98       	cbi	0x05, 6	; 5
            }
            Start_Timer(&Testing_Timer, 25);
 6fe:	49 e1       	ldi	r20, 0x19	; 25
 700:	50 e0       	ldi	r21, 0x00	; 0
 702:	60 e0       	ldi	r22, 0x00	; 0
 704:	70 e0       	ldi	r23, 0x00	; 0
 706:	85 e0       	ldi	r24, 0x05	; 5
 708:	91 e0       	ldi	r25, 0x01	; 1
 70a:	0e 94 56 05 	call	0xaac	; 0xaac <Start_Timer>
 70e:	08 95       	ret

00000710 <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
 710:	ef 92       	push	r14
 712:	ff 92       	push	r15
 714:	0f 93       	push	r16
 716:	1f 93       	push	r17
 718:	cf 93       	push	r28
 71a:	df 93       	push	r29
 71c:	7c 01       	movw	r14, r24
 71e:	8b 01       	movw	r16, r22
 720:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
 722:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
 724:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
 726:	4c e0       	ldi	r20, 0x0C	; 12
 728:	50 e0       	ldi	r21, 0x00	; 0
 72a:	60 e0       	ldi	r22, 0x00	; 0
 72c:	70 e0       	ldi	r23, 0x00	; 0
 72e:	80 e0       	ldi	r24, 0x00	; 0
 730:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
 734:	f0 92 2a 01 	sts	0x012A, r15	; 0x80012a <p_My_Node_ID+0x1>
 738:	e0 92 29 01 	sts	0x0129, r14	; 0x800129 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
 73c:	10 93 28 01 	sts	0x0128, r17	; 0x800128 <p_My_Command_Data+0x1>
 740:	00 93 27 01 	sts	0x0127, r16	; 0x800127 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
 744:	d0 93 26 01 	sts	0x0126, r29	; 0x800126 <p_My_Status_Data+0x1>
 748:	c0 93 25 01 	sts	0x0125, r28	; 0x800125 <p_My_Status_Data>
}
 74c:	df 91       	pop	r29
 74e:	cf 91       	pop	r28
 750:	1f 91       	pop	r17
 752:	0f 91       	pop	r16
 754:	ff 90       	pop	r15
 756:	ef 90       	pop	r14
 758:	08 95       	ret

0000075a <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
 75a:	40 e0       	ldi	r20, 0x00	; 0
 75c:	68 2f       	mov	r22, r24
 75e:	80 e0       	ldi	r24, 0x00	; 0
 760:	0e 94 25 02 	call	0x44a	; 0x44a <lin_tx_header>
 764:	08 95       	ret

00000766 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
 766:	1f 92       	push	r1
 768:	0f 92       	push	r0
 76a:	0f b6       	in	r0, 0x3f	; 63
 76c:	0f 92       	push	r0
 76e:	11 24       	eor	r1, r1
 770:	2f 93       	push	r18
 772:	3f 93       	push	r19
 774:	4f 93       	push	r20
 776:	5f 93       	push	r21
 778:	6f 93       	push	r22
 77a:	7f 93       	push	r23
 77c:	8f 93       	push	r24
 77e:	9f 93       	push	r25
 780:	af 93       	push	r26
 782:	bf 93       	push	r27
 784:	ef 93       	push	r30
 786:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
 788:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 78c:	8f 70       	andi	r24, 0x0F	; 15
 78e:	82 30       	cpi	r24, 0x02	; 2
 790:	09 f4       	brne	.+2      	; 0x794 <__vector_12+0x2e>
 792:	72 c0       	rjmp	.+228    	; 0x878 <__vector_12+0x112>
 794:	84 30       	cpi	r24, 0x04	; 4
 796:	21 f0       	breq	.+8      	; 0x7a0 <__vector_12+0x3a>
 798:	81 30       	cpi	r24, 0x01	; 1
 79a:	09 f0       	breq	.+2      	; 0x79e <__vector_12+0x38>
 79c:	70 c0       	rjmp	.+224    	; 0x87e <__vector_12+0x118>
 79e:	3c c0       	rjmp	.+120    	; 0x818 <__vector_12+0xb2>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
 7a0:	20 91 d0 00 	lds	r18, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 7a4:	82 2f       	mov	r24, r18
 7a6:	8f 73       	andi	r24, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
 7a8:	e0 91 29 01 	lds	r30, 0x0129	; 0x800129 <p_My_Node_ID>
 7ac:	f0 91 2a 01 	lds	r31, 0x012A	; 0x80012a <p_My_Node_ID+0x1>
 7b0:	90 81       	ld	r25, Z
 7b2:	89 13       	cpse	r24, r25
 7b4:	05 c0       	rjmp	.+10     	; 0x7c0 <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 7b6:	63 e0       	ldi	r22, 0x03	; 3
 7b8:	80 e0       	ldi	r24, 0x00	; 0
 7ba:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <lin_rx_response>
 7be:	28 c0       	rjmp	.+80     	; 0x810 <__vector_12+0xaa>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
 7c0:	39 2f       	mov	r19, r25
 7c2:	31 60       	ori	r19, 0x01	; 1
 7c4:	83 13       	cpse	r24, r19
 7c6:	09 c0       	rjmp	.+18     	; 0x7da <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is LIN_PACKET_LEN bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
 7c8:	60 91 25 01 	lds	r22, 0x0125	; 0x800125 <p_My_Status_Data>
 7cc:	70 91 26 01 	lds	r23, 0x0126	; 0x800126 <p_My_Status_Data+0x1>
 7d0:	43 e0       	ldi	r20, 0x03	; 3
 7d2:	80 e0       	ldi	r24, 0x00	; 0
 7d4:	0e 94 78 02 	call	0x4f0	; 0x4f0 <lin_tx_response>
 7d8:	1b c0       	rjmp	.+54     	; 0x810 <__vector_12+0xaa>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
 7da:	91 11       	cpse	r25, r1
 7dc:	19 c0       	rjmp	.+50     	; 0x810 <__vector_12+0xaa>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
 7de:	20 fd       	sbrc	r18, 0
 7e0:	13 c0       	rjmp	.+38     	; 0x808 <__vector_12+0xa2>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is LIN_PACKET_LEN*n bytes long.
                // Where n is the number of slaves in the system.
                uint8_t * p_slave_command = p_My_Command_Data + ((GET_SLAVE_NUMBER(temp_id)-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN);
 7e2:	86 95       	lsr	r24
 7e4:	90 e0       	ldi	r25, 0x00	; 0
 7e6:	01 97       	sbiw	r24, 0x01	; 1
 7e8:	bc 01       	movw	r22, r24
 7ea:	66 0f       	add	r22, r22
 7ec:	77 1f       	adc	r23, r23
 7ee:	86 0f       	add	r24, r22
 7f0:	97 1f       	adc	r25, r23
 7f2:	60 91 27 01 	lds	r22, 0x0127	; 0x800127 <p_My_Command_Data>
 7f6:	70 91 28 01 	lds	r23, 0x0128	; 0x800128 <p_My_Command_Data+0x1>
 7fa:	68 0f       	add	r22, r24
 7fc:	79 1f       	adc	r23, r25
                lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
 7fe:	43 e0       	ldi	r20, 0x03	; 3
 800:	80 e0       	ldi	r24, 0x00	; 0
 802:	0e 94 78 02 	call	0x4f0	; 0x4f0 <lin_tx_response>
 806:	04 c0       	rjmp	.+8      	; 0x810 <__vector_12+0xaa>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
 808:	63 e0       	ldi	r22, 0x03	; 3
 80a:	80 e0       	ldi	r24, 0x00	; 0
 80c:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
 810:	84 e0       	ldi	r24, 0x04	; 4
 812:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 816:	33 c0       	rjmp	.+102    	; 0x87e <__vector_12+0x118>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
 818:	e0 91 29 01 	lds	r30, 0x0129	; 0x800129 <p_My_Node_ID>
 81c:	f0 91 2a 01 	lds	r31, 0x012A	; 0x80012a <p_My_Node_ID+0x1>
 820:	80 81       	ld	r24, Z
 822:	81 11       	cpse	r24, r1
 824:	19 c0       	rjmp	.+50     	; 0x858 <__vector_12+0xf2>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(p_My_Status_Data + ((GET_SLAVE_NUMBER(Lin_get_id() & SLAVE_BASE_MASK)-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
 826:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
 82a:	8f 73       	andi	r24, 0x3F	; 63
 82c:	90 e0       	ldi	r25, 0x00	; 0
 82e:	01 97       	sbiw	r24, 0x01	; 1
 830:	9c 01       	movw	r18, r24
 832:	22 0f       	add	r18, r18
 834:	33 1f       	adc	r19, r19
 836:	82 0f       	add	r24, r18
 838:	93 1f       	adc	r25, r19
 83a:	20 91 25 01 	lds	r18, 0x0125	; 0x800125 <p_My_Status_Data>
 83e:	30 91 26 01 	lds	r19, 0x0126	; 0x800126 <p_My_Status_Data+0x1>
 842:	82 0f       	add	r24, r18
 844:	93 1f       	adc	r25, r19
 846:	0e 94 a9 02 	call	0x552	; 0x552 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
 84a:	60 e1       	ldi	r22, 0x10	; 16
 84c:	70 e0       	ldi	r23, 0x00	; 0
 84e:	80 e0       	ldi	r24, 0x00	; 0
 850:	90 e0       	ldi	r25, 0x00	; 0
 852:	0e 94 8c 01 	call	0x318	; 0x318 <Post_Event>
 856:	0c c0       	rjmp	.+24     	; 0x870 <__vector_12+0x10a>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
 858:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <p_My_Command_Data>
 85c:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <p_My_Command_Data+0x1>
 860:	0e 94 a9 02 	call	0x552	; 0x552 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
 864:	62 e0       	ldi	r22, 0x02	; 2
 866:	70 e0       	ldi	r23, 0x00	; 0
 868:	80 e0       	ldi	r24, 0x00	; 0
 86a:	90 e0       	ldi	r25, 0x00	; 0
 86c:	0e 94 8c 01 	call	0x318	; 0x318 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
 870:	81 e0       	ldi	r24, 0x01	; 1
 872:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
 876:	03 c0       	rjmp	.+6      	; 0x87e <__vector_12+0x118>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
 878:	82 e0       	ldi	r24, 0x02	; 2
 87a:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
 87e:	ff 91       	pop	r31
 880:	ef 91       	pop	r30
 882:	bf 91       	pop	r27
 884:	af 91       	pop	r26
 886:	9f 91       	pop	r25
 888:	8f 91       	pop	r24
 88a:	7f 91       	pop	r23
 88c:	6f 91       	pop	r22
 88e:	5f 91       	pop	r21
 890:	4f 91       	pop	r20
 892:	3f 91       	pop	r19
 894:	2f 91       	pop	r18
 896:	0f 90       	pop	r0
 898:	0f be       	out	0x3f, r0	; 63
 89a:	0f 90       	pop	r0
 89c:	1f 90       	pop	r1
 89e:	18 95       	reti

000008a0 <__vector_13>:

ISR(LIN_ERR_vect)
{
 8a0:	1f 92       	push	r1
 8a2:	0f 92       	push	r0
 8a4:	0f b6       	in	r0, 0x3f	; 63
 8a6:	0f 92       	push	r0
 8a8:	11 24       	eor	r1, r1
 8aa:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
 8ac:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
 8b0:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <My_LIN_Error_Count>
 8b4:	8f 5f       	subi	r24, 0xFF	; 255
 8b6:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
 8ba:	88 e0       	ldi	r24, 0x08	; 8
 8bc:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
 8c0:	8f 91       	pop	r24
 8c2:	0f 90       	pop	r0
 8c4:	0f be       	out	0x3f, r0	; 63
 8c6:	0f 90       	pop	r0
 8c8:	1f 90       	pop	r1
 8ca:	18 95       	reti

000008cc <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
 8cc:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
 8ce:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
 8d0:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
 8d4:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
 8d8:	84 e2       	ldi	r24, 0x24	; 36
 8da:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
 8de:	84 b1       	in	r24, 0x04	; 4
 8e0:	88 61       	ori	r24, 0x18	; 24
 8e2:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
 8e4:	87 e8       	ldi	r24, 0x87	; 135
 8e6:	93 e1       	ldi	r25, 0x13	; 19
 8e8:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
 8ec:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
 8f0:	8f ef       	ldi	r24, 0xFF	; 255
 8f2:	9f ef       	ldi	r25, 0xFF	; 255
 8f4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 8f8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
 8fc:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 900:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
 904:	82 ef       	ldi	r24, 0xF2	; 242
 906:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
 90a:	e1 e8       	ldi	r30, 0x81	; 129
 90c:	f0 e0       	ldi	r31, 0x00	; 0
 90e:	88 e1       	ldi	r24, 0x18	; 24
 910:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
 912:	80 81       	ld	r24, Z
 914:	82 60       	ori	r24, 0x02	; 2
 916:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
 918:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
 91a:	08 95       	ret

0000091c <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
 91c:	88 23       	and	r24, r24
 91e:	19 f0       	breq	.+6      	; 0x926 <Set_PWM_Duty_Cycle+0xa>
 920:	81 30       	cpi	r24, 0x01	; 1
 922:	49 f1       	breq	.+82     	; 0x976 <Set_PWM_Duty_Cycle+0x5a>
 924:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
 926:	64 36       	cpi	r22, 0x64	; 100
 928:	e0 f4       	brcc	.+56     	; 0x962 <Set_PWM_Duty_Cycle+0x46>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
 92a:	8f ef       	ldi	r24, 0xFF	; 255
 92c:	86 0f       	add	r24, r22
 92e:	83 36       	cpi	r24, 0x63	; 99
 930:	d8 f4       	brcc	.+54     	; 0x968 <Set_PWM_Duty_Cycle+0x4c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 932:	70 e0       	ldi	r23, 0x00	; 0
 934:	cb 01       	movw	r24, r22
 936:	88 0f       	add	r24, r24
 938:	99 1f       	adc	r25, r25
 93a:	88 0f       	add	r24, r24
 93c:	99 1f       	adc	r25, r25
 93e:	68 0f       	add	r22, r24
 940:	79 1f       	adc	r23, r25
 942:	cb 01       	movw	r24, r22
 944:	88 0f       	add	r24, r24
 946:	99 1f       	adc	r25, r25
 948:	88 0f       	add	r24, r24
 94a:	99 1f       	adc	r25, r25
 94c:	68 0f       	add	r22, r24
 94e:	79 1f       	adc	r23, r25
 950:	66 0f       	add	r22, r22
 952:	77 1f       	adc	r23, r23
 954:	88 27       	eor	r24, r24
 956:	99 27       	eor	r25, r25
 958:	86 1b       	sub	r24, r22
 95a:	97 0b       	sbc	r25, r23
 95c:	88 57       	subi	r24, 0x78	; 120
 95e:	9c 4e       	sbci	r25, 0xEC	; 236
 960:	05 c0       	rjmp	.+10     	; 0x96c <Set_PWM_Duty_Cycle+0x50>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
 962:	80 e0       	ldi	r24, 0x00	; 0
 964:	90 e0       	ldi	r25, 0x00	; 0
 966:	02 c0       	rjmp	.+4      	; 0x96c <Set_PWM_Duty_Cycle+0x50>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
 968:	8f ef       	ldi	r24, 0xFF	; 255
 96a:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
 96c:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
 970:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
 974:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
 976:	64 36       	cpi	r22, 0x64	; 100
 978:	e0 f4       	brcc	.+56     	; 0x9b2 <Set_PWM_Duty_Cycle+0x96>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
 97a:	8f ef       	ldi	r24, 0xFF	; 255
 97c:	86 0f       	add	r24, r22
 97e:	83 36       	cpi	r24, 0x63	; 99
 980:	d8 f4       	brcc	.+54     	; 0x9b8 <Set_PWM_Duty_Cycle+0x9c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
 982:	70 e0       	ldi	r23, 0x00	; 0
 984:	cb 01       	movw	r24, r22
 986:	88 0f       	add	r24, r24
 988:	99 1f       	adc	r25, r25
 98a:	88 0f       	add	r24, r24
 98c:	99 1f       	adc	r25, r25
 98e:	68 0f       	add	r22, r24
 990:	79 1f       	adc	r23, r25
 992:	cb 01       	movw	r24, r22
 994:	88 0f       	add	r24, r24
 996:	99 1f       	adc	r25, r25
 998:	88 0f       	add	r24, r24
 99a:	99 1f       	adc	r25, r25
 99c:	68 0f       	add	r22, r24
 99e:	79 1f       	adc	r23, r25
 9a0:	66 0f       	add	r22, r22
 9a2:	77 1f       	adc	r23, r23
 9a4:	88 27       	eor	r24, r24
 9a6:	99 27       	eor	r25, r25
 9a8:	86 1b       	sub	r24, r22
 9aa:	97 0b       	sbc	r25, r23
 9ac:	88 57       	subi	r24, 0x78	; 120
 9ae:	9c 4e       	sbci	r25, 0xEC	; 236
 9b0:	05 c0       	rjmp	.+10     	; 0x9bc <Set_PWM_Duty_Cycle+0xa0>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
 9b2:	80 e0       	ldi	r24, 0x00	; 0
 9b4:	90 e0       	ldi	r25, 0x00	; 0
 9b6:	02 c0       	rjmp	.+4      	; 0x9bc <Set_PWM_Duty_Cycle+0xa0>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
 9b8:	8f ef       	ldi	r24, 0xFF	; 255
 9ba:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
 9bc:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
 9c0:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
 9c4:	08 95       	ret

000009c6 <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
 9c6:	eb e2       	ldi	r30, 0x2B	; 43
 9c8:	f1 e0       	ldi	r31, 0x01	; 1
 9ca:	af e2       	ldi	r26, 0x2F	; 47
 9cc:	b1 e0       	ldi	r27, 0x01	; 1
 9ce:	83 e9       	ldi	r24, 0x93	; 147
 9d0:	91 e0       	ldi	r25, 0x01	; 1
 9d2:	11 82       	std	Z+1, r1	; 0x01
 9d4:	10 82       	st	Z, r1
 9d6:	13 82       	std	Z+3, r1	; 0x03
 9d8:	12 82       	std	Z+2, r1	; 0x02
 9da:	1c 92       	st	X, r1
 9dc:	15 82       	std	Z+5, r1	; 0x05
 9de:	16 82       	std	Z+6, r1	; 0x06
 9e0:	17 82       	std	Z+7, r1	; 0x07
 9e2:	10 86       	std	Z+8, r1	; 0x08
 9e4:	11 86       	std	Z+9, r1	; 0x09
 9e6:	12 86       	std	Z+10, r1	; 0x0a
 9e8:	13 86       	std	Z+11, r1	; 0x0b
 9ea:	14 86       	std	Z+12, r1	; 0x0c
 9ec:	3d 96       	adiw	r30, 0x0d	; 13
 9ee:	1d 96       	adiw	r26, 0x0d	; 13
 9f0:	e8 17       	cp	r30, r24
 9f2:	f9 07       	cpc	r31, r25
 9f4:	71 f7       	brne	.-36     	; 0x9d2 <Init_Timer_Module+0xc>
 9f6:	15 bc       	out	0x25, r1	; 37
 9f8:	16 bc       	out	0x26, r1	; 38
 9fa:	18 bc       	out	0x28, r1	; 40
 9fc:	88 b5       	in	r24, 0x28	; 40
 9fe:	83 58       	subi	r24, 0x83	; 131
 a00:	88 bd       	out	0x28, r24	; 40
 a02:	82 e0       	ldi	r24, 0x02	; 2
 a04:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
 a08:	16 bc       	out	0x26, r1	; 38
 a0a:	86 b5       	in	r24, 0x26	; 38
 a0c:	83 60       	ori	r24, 0x03	; 3
 a0e:	86 bd       	out	0x26, r24	; 38
 a10:	08 95       	ret

00000a12 <Register_Timer>:
 a12:	cf 93       	push	r28
 a14:	df 93       	push	r29
 a16:	c0 91 2b 01 	lds	r28, 0x012B	; 0x80012b <Timers>
 a1a:	d0 91 2c 01 	lds	r29, 0x012C	; 0x80012c <Timers+0x1>
 a1e:	c8 17       	cp	r28, r24
 a20:	d9 07       	cpc	r29, r25
 a22:	09 f4       	brne	.+2      	; 0xa26 <Register_Timer+0x14>
 a24:	40 c0       	rjmp	.+128    	; 0xaa6 <Register_Timer+0x94>
 a26:	ab e2       	ldi	r26, 0x2B	; 43
 a28:	b1 e0       	ldi	r27, 0x01	; 1
 a2a:	46 e8       	ldi	r20, 0x86	; 134
 a2c:	51 e0       	ldi	r21, 0x01	; 1
 a2e:	fd 01       	movw	r30, r26
 a30:	25 85       	ldd	r18, Z+13	; 0x0d
 a32:	36 85       	ldd	r19, Z+14	; 0x0e
 a34:	28 17       	cp	r18, r24
 a36:	39 07       	cpc	r19, r25
 a38:	b1 f1       	breq	.+108    	; 0xaa6 <Register_Timer+0x94>
 a3a:	3d 96       	adiw	r30, 0x0d	; 13
 a3c:	e4 17       	cp	r30, r20
 a3e:	f5 07       	cpc	r31, r21
 a40:	b9 f7       	brne	.-18     	; 0xa30 <Register_Timer+0x1e>
 a42:	2c c0       	rjmp	.+88     	; 0xa9c <Register_Timer+0x8a>
 a44:	1d 96       	adiw	r26, 0x0d	; 13
 a46:	4d 91       	ld	r20, X+
 a48:	5c 91       	ld	r21, X
 a4a:	1e 97       	sbiw	r26, 0x0e	; 14
 a4c:	45 2b       	or	r20, r21
 a4e:	f9 f4       	brne	.+62     	; 0xa8e <Register_Timer+0x7c>
 a50:	02 c0       	rjmp	.+4      	; 0xa56 <Register_Timer+0x44>
 a52:	20 e0       	ldi	r18, 0x00	; 0
 a54:	30 e0       	ldi	r19, 0x00	; 0
 a56:	f9 01       	movw	r30, r18
 a58:	ee 0f       	add	r30, r30
 a5a:	ff 1f       	adc	r31, r31
 a5c:	e2 0f       	add	r30, r18
 a5e:	f3 1f       	adc	r31, r19
 a60:	ee 0f       	add	r30, r30
 a62:	ff 1f       	adc	r31, r31
 a64:	ee 0f       	add	r30, r30
 a66:	ff 1f       	adc	r31, r31
 a68:	2e 0f       	add	r18, r30
 a6a:	3f 1f       	adc	r19, r31
 a6c:	f9 01       	movw	r30, r18
 a6e:	e5 5d       	subi	r30, 0xD5	; 213
 a70:	fe 4f       	sbci	r31, 0xFE	; 254
 a72:	91 83       	std	Z+1, r25	; 0x01
 a74:	80 83       	st	Z, r24
 a76:	73 83       	std	Z+3, r23	; 0x03
 a78:	62 83       	std	Z+2, r22	; 0x02
 a7a:	14 82       	std	Z+4, r1	; 0x04
 a7c:	15 82       	std	Z+5, r1	; 0x05
 a7e:	16 82       	std	Z+6, r1	; 0x06
 a80:	17 82       	std	Z+7, r1	; 0x07
 a82:	10 86       	std	Z+8, r1	; 0x08
 a84:	11 86       	std	Z+9, r1	; 0x09
 a86:	12 86       	std	Z+10, r1	; 0x0a
 a88:	13 86       	std	Z+11, r1	; 0x0b
 a8a:	14 86       	std	Z+12, r1	; 0x0c
 a8c:	0c c0       	rjmp	.+24     	; 0xaa6 <Register_Timer+0x94>
 a8e:	2f 5f       	subi	r18, 0xFF	; 255
 a90:	3f 4f       	sbci	r19, 0xFF	; 255
 a92:	1d 96       	adiw	r26, 0x0d	; 13
 a94:	28 30       	cpi	r18, 0x08	; 8
 a96:	31 05       	cpc	r19, r1
 a98:	a9 f6       	brne	.-86     	; 0xa44 <Register_Timer+0x32>
 a9a:	05 c0       	rjmp	.+10     	; 0xaa6 <Register_Timer+0x94>
 a9c:	cd 2b       	or	r28, r29
 a9e:	c9 f2       	breq	.-78     	; 0xa52 <Register_Timer+0x40>
 aa0:	21 e0       	ldi	r18, 0x01	; 1
 aa2:	30 e0       	ldi	r19, 0x00	; 0
 aa4:	cf cf       	rjmp	.-98     	; 0xa44 <Register_Timer+0x32>
 aa6:	df 91       	pop	r29
 aa8:	cf 91       	pop	r28
 aaa:	08 95       	ret

00000aac <Start_Timer>:
 aac:	cf 92       	push	r12
 aae:	df 92       	push	r13
 ab0:	ef 92       	push	r14
 ab2:	ff 92       	push	r15
 ab4:	20 91 2b 01 	lds	r18, 0x012B	; 0x80012b <Timers>
 ab8:	30 91 2c 01 	lds	r19, 0x012C	; 0x80012c <Timers+0x1>
 abc:	28 17       	cp	r18, r24
 abe:	39 07       	cpc	r19, r25
 ac0:	51 f0       	breq	.+20     	; 0xad6 <Start_Timer+0x2a>
 ac2:	eb e2       	ldi	r30, 0x2B	; 43
 ac4:	f1 e0       	ldi	r31, 0x01	; 1
 ac6:	21 e0       	ldi	r18, 0x01	; 1
 ac8:	30 e0       	ldi	r19, 0x00	; 0
 aca:	a5 85       	ldd	r26, Z+13	; 0x0d
 acc:	b6 85       	ldd	r27, Z+14	; 0x0e
 ace:	a8 17       	cp	r26, r24
 ad0:	b9 07       	cpc	r27, r25
 ad2:	11 f5       	brne	.+68     	; 0xb18 <Start_Timer+0x6c>
 ad4:	02 c0       	rjmp	.+4      	; 0xada <Start_Timer+0x2e>
 ad6:	20 e0       	ldi	r18, 0x00	; 0
 ad8:	30 e0       	ldi	r19, 0x00	; 0
 ada:	f9 01       	movw	r30, r18
 adc:	ee 0f       	add	r30, r30
 ade:	ff 1f       	adc	r31, r31
 ae0:	e2 0f       	add	r30, r18
 ae2:	f3 1f       	adc	r31, r19
 ae4:	ee 0f       	add	r30, r30
 ae6:	ff 1f       	adc	r31, r31
 ae8:	ee 0f       	add	r30, r30
 aea:	ff 1f       	adc	r31, r31
 aec:	2e 0f       	add	r18, r30
 aee:	3f 1f       	adc	r19, r31
 af0:	f9 01       	movw	r30, r18
 af2:	e5 5d       	subi	r30, 0xD5	; 213
 af4:	fe 4f       	sbci	r31, 0xFE	; 254
 af6:	81 e0       	ldi	r24, 0x01	; 1
 af8:	84 83       	std	Z+4, r24	; 0x04
 afa:	15 82       	std	Z+5, r1	; 0x05
 afc:	16 82       	std	Z+6, r1	; 0x06
 afe:	17 82       	std	Z+7, r1	; 0x07
 b00:	10 86       	std	Z+8, r1	; 0x08
 b02:	6a 01       	movw	r12, r20
 b04:	7b 01       	movw	r14, r22
 b06:	cc 0c       	add	r12, r12
 b08:	dd 1c       	adc	r13, r13
 b0a:	ee 1c       	adc	r14, r14
 b0c:	ff 1c       	adc	r15, r15
 b0e:	c1 86       	std	Z+9, r12	; 0x09
 b10:	d2 86       	std	Z+10, r13	; 0x0a
 b12:	e3 86       	std	Z+11, r14	; 0x0b
 b14:	f4 86       	std	Z+12, r15	; 0x0c
 b16:	06 c0       	rjmp	.+12     	; 0xb24 <Start_Timer+0x78>
 b18:	2f 5f       	subi	r18, 0xFF	; 255
 b1a:	3f 4f       	sbci	r19, 0xFF	; 255
 b1c:	3d 96       	adiw	r30, 0x0d	; 13
 b1e:	28 30       	cpi	r18, 0x08	; 8
 b20:	31 05       	cpc	r19, r1
 b22:	99 f6       	brne	.-90     	; 0xaca <Start_Timer+0x1e>
 b24:	ff 90       	pop	r15
 b26:	ef 90       	pop	r14
 b28:	df 90       	pop	r13
 b2a:	cf 90       	pop	r12
 b2c:	08 95       	ret

00000b2e <Stop_Timer>:
 b2e:	20 91 2b 01 	lds	r18, 0x012B	; 0x80012b <Timers>
 b32:	30 91 2c 01 	lds	r19, 0x012C	; 0x80012c <Timers+0x1>
 b36:	28 17       	cp	r18, r24
 b38:	39 07       	cpc	r19, r25
 b3a:	51 f0       	breq	.+20     	; 0xb50 <Stop_Timer+0x22>
 b3c:	eb e2       	ldi	r30, 0x2B	; 43
 b3e:	f1 e0       	ldi	r31, 0x01	; 1
 b40:	21 e0       	ldi	r18, 0x01	; 1
 b42:	30 e0       	ldi	r19, 0x00	; 0
 b44:	45 85       	ldd	r20, Z+13	; 0x0d
 b46:	56 85       	ldd	r21, Z+14	; 0x0e
 b48:	48 17       	cp	r20, r24
 b4a:	59 07       	cpc	r21, r25
 b4c:	99 f4       	brne	.+38     	; 0xb74 <Stop_Timer+0x46>
 b4e:	02 c0       	rjmp	.+4      	; 0xb54 <Stop_Timer+0x26>
 b50:	20 e0       	ldi	r18, 0x00	; 0
 b52:	30 e0       	ldi	r19, 0x00	; 0
 b54:	f9 01       	movw	r30, r18
 b56:	ee 0f       	add	r30, r30
 b58:	ff 1f       	adc	r31, r31
 b5a:	e2 0f       	add	r30, r18
 b5c:	f3 1f       	adc	r31, r19
 b5e:	ee 0f       	add	r30, r30
 b60:	ff 1f       	adc	r31, r31
 b62:	ee 0f       	add	r30, r30
 b64:	ff 1f       	adc	r31, r31
 b66:	2e 0f       	add	r18, r30
 b68:	3f 1f       	adc	r19, r31
 b6a:	f9 01       	movw	r30, r18
 b6c:	e5 5d       	subi	r30, 0xD5	; 213
 b6e:	fe 4f       	sbci	r31, 0xFE	; 254
 b70:	14 82       	std	Z+4, r1	; 0x04
 b72:	08 95       	ret
 b74:	2f 5f       	subi	r18, 0xFF	; 255
 b76:	3f 4f       	sbci	r19, 0xFF	; 255
 b78:	3d 96       	adiw	r30, 0x0d	; 13
 b7a:	28 30       	cpi	r18, 0x08	; 8
 b7c:	31 05       	cpc	r19, r1
 b7e:	11 f7       	brne	.-60     	; 0xb44 <Stop_Timer+0x16>
 b80:	08 95       	ret

00000b82 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
 b82:	1f 92       	push	r1
 b84:	0f 92       	push	r0
 b86:	0f b6       	in	r0, 0x3f	; 63
 b88:	0f 92       	push	r0
 b8a:	11 24       	eor	r1, r1
 b8c:	ef 92       	push	r14
 b8e:	ff 92       	push	r15
 b90:	0f 93       	push	r16
 b92:	1f 93       	push	r17
 b94:	2f 93       	push	r18
 b96:	3f 93       	push	r19
 b98:	4f 93       	push	r20
 b9a:	5f 93       	push	r21
 b9c:	6f 93       	push	r22
 b9e:	7f 93       	push	r23
 ba0:	8f 93       	push	r24
 ba2:	9f 93       	push	r25
 ba4:	af 93       	push	r26
 ba6:	bf 93       	push	r27
 ba8:	cf 93       	push	r28
 baa:	df 93       	push	r29
 bac:	ef 93       	push	r30
 bae:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
 bb0:	88 b5       	in	r24, 0x28	; 40
 bb2:	83 58       	subi	r24, 0x83	; 131
 bb4:	88 bd       	out	0x28, r24	; 40
 bb6:	0f e2       	ldi	r16, 0x2F	; 47
 bb8:	11 e0       	ldi	r17, 0x01	; 1
 bba:	cb e2       	ldi	r28, 0x2B	; 43
 bbc:	d1 e0       	ldi	r29, 0x01	; 1
 bbe:	0f 2e       	mov	r0, r31
 bc0:	f3 e9       	ldi	r31, 0x93	; 147
 bc2:	ef 2e       	mov	r14, r31
 bc4:	f1 e0       	ldi	r31, 0x01	; 1
 bc6:	ff 2e       	mov	r15, r31
 bc8:	f0 2d       	mov	r31, r0
 bca:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
 bcc:	80 81       	ld	r24, Z
 bce:	88 23       	and	r24, r24
 bd0:	81 f1       	breq	.+96     	; 0xc32 <__vector_10+0xb0>
 bd2:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
 bd4:	89 85       	ldd	r24, Y+9	; 0x09
 bd6:	9a 85       	ldd	r25, Y+10	; 0x0a
 bd8:	ab 85       	ldd	r26, Y+11	; 0x0b
 bda:	bc 85       	ldd	r27, Y+12	; 0x0c
 bdc:	00 97       	sbiw	r24, 0x00	; 0
 bde:	a1 05       	cpc	r26, r1
 be0:	b1 05       	cpc	r27, r1
 be2:	b9 f0       	breq	.+46     	; 0xc12 <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
 be4:	4d 81       	ldd	r20, Y+5	; 0x05
 be6:	5e 81       	ldd	r21, Y+6	; 0x06
 be8:	6f 81       	ldd	r22, Y+7	; 0x07
 bea:	78 85       	ldd	r23, Y+8	; 0x08
 bec:	4f 5f       	subi	r20, 0xFF	; 255
 bee:	5f 4f       	sbci	r21, 0xFF	; 255
 bf0:	6f 4f       	sbci	r22, 0xFF	; 255
 bf2:	7f 4f       	sbci	r23, 0xFF	; 255
 bf4:	4d 83       	std	Y+5, r20	; 0x05
 bf6:	5e 83       	std	Y+6, r21	; 0x06
 bf8:	6f 83       	std	Y+7, r22	; 0x07
 bfa:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
 bfc:	01 97       	sbiw	r24, 0x01	; 1
 bfe:	a1 09       	sbc	r26, r1
 c00:	b1 09       	sbc	r27, r1
 c02:	89 87       	std	Y+9, r24	; 0x09
 c04:	9a 87       	std	Y+10, r25	; 0x0a
 c06:	ab 87       	std	Y+11, r26	; 0x0b
 c08:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
 c0a:	89 2b       	or	r24, r25
 c0c:	8a 2b       	or	r24, r26
 c0e:	8b 2b       	or	r24, r27
 c10:	81 f4       	brne	.+32     	; 0xc32 <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
 c12:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
 c14:	d9 01       	movw	r26, r18
 c16:	12 96       	adiw	r26, 0x02	; 2
 c18:	ed 91       	ld	r30, X+
 c1a:	fc 91       	ld	r31, X
 c1c:	13 97       	sbiw	r26, 0x03	; 3
 c1e:	30 97       	sbiw	r30, 0x00	; 0
 c20:	41 f0       	breq	.+16     	; 0xc32 <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
 c22:	8d 91       	ld	r24, X+
 c24:	9c 91       	ld	r25, X
 c26:	dc 01       	movw	r26, r24
 c28:	6d 91       	ld	r22, X+
 c2a:	7d 91       	ld	r23, X+
 c2c:	8d 91       	ld	r24, X+
 c2e:	9c 91       	ld	r25, X
 c30:	09 95       	icall
 c32:	03 5f       	subi	r16, 0xF3	; 243
 c34:	1f 4f       	sbci	r17, 0xFF	; 255
 c36:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
 c38:	ce 15       	cp	r28, r14
 c3a:	df 05       	cpc	r29, r15
 c3c:	31 f6       	brne	.-116    	; 0xbca <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
 c3e:	ff 91       	pop	r31
 c40:	ef 91       	pop	r30
 c42:	df 91       	pop	r29
 c44:	cf 91       	pop	r28
 c46:	bf 91       	pop	r27
 c48:	af 91       	pop	r26
 c4a:	9f 91       	pop	r25
 c4c:	8f 91       	pop	r24
 c4e:	7f 91       	pop	r23
 c50:	6f 91       	pop	r22
 c52:	5f 91       	pop	r21
 c54:	4f 91       	pop	r20
 c56:	3f 91       	pop	r19
 c58:	2f 91       	pop	r18
 c5a:	1f 91       	pop	r17
 c5c:	0f 91       	pop	r16
 c5e:	ff 90       	pop	r15
 c60:	ef 90       	pop	r14
 c62:	0f 90       	pop	r0
 c64:	0f be       	out	0x3f, r0	; 63
 c66:	0f 90       	pop	r0
 c68:	1f 90       	pop	r1
 c6a:	18 95       	reti

00000c6c <__udivmodsi4>:
 c6c:	a1 e2       	ldi	r26, 0x21	; 33
 c6e:	1a 2e       	mov	r1, r26
 c70:	aa 1b       	sub	r26, r26
 c72:	bb 1b       	sub	r27, r27
 c74:	fd 01       	movw	r30, r26
 c76:	0d c0       	rjmp	.+26     	; 0xc92 <__udivmodsi4_ep>

00000c78 <__udivmodsi4_loop>:
 c78:	aa 1f       	adc	r26, r26
 c7a:	bb 1f       	adc	r27, r27
 c7c:	ee 1f       	adc	r30, r30
 c7e:	ff 1f       	adc	r31, r31
 c80:	a2 17       	cp	r26, r18
 c82:	b3 07       	cpc	r27, r19
 c84:	e4 07       	cpc	r30, r20
 c86:	f5 07       	cpc	r31, r21
 c88:	20 f0       	brcs	.+8      	; 0xc92 <__udivmodsi4_ep>
 c8a:	a2 1b       	sub	r26, r18
 c8c:	b3 0b       	sbc	r27, r19
 c8e:	e4 0b       	sbc	r30, r20
 c90:	f5 0b       	sbc	r31, r21

00000c92 <__udivmodsi4_ep>:
 c92:	66 1f       	adc	r22, r22
 c94:	77 1f       	adc	r23, r23
 c96:	88 1f       	adc	r24, r24
 c98:	99 1f       	adc	r25, r25
 c9a:	1a 94       	dec	r1
 c9c:	69 f7       	brne	.-38     	; 0xc78 <__udivmodsi4_loop>
 c9e:	60 95       	com	r22
 ca0:	70 95       	com	r23
 ca2:	80 95       	com	r24
 ca4:	90 95       	com	r25
 ca6:	9b 01       	movw	r18, r22
 ca8:	ac 01       	movw	r20, r24
 caa:	bd 01       	movw	r22, r26
 cac:	cf 01       	movw	r24, r30
 cae:	08 95       	ret

00000cb0 <_exit>:
 cb0:	f8 94       	cli

00000cb2 <__stop_program>:
 cb2:	ff cf       	rjmp	.-2      	; 0xcb2 <__stop_program>
