;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* D1 */
D1__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
D1__0__MASK EQU 0x01
D1__0__PC EQU CYREG_PRT5_PC0
D1__0__PORT EQU 5
D1__0__SHIFT EQU 0
D1__AG EQU CYREG_PRT5_AG
D1__AMUX EQU CYREG_PRT5_AMUX
D1__BIE EQU CYREG_PRT5_BIE
D1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
D1__BYP EQU CYREG_PRT5_BYP
D1__CTL EQU CYREG_PRT5_CTL
D1__DM0 EQU CYREG_PRT5_DM0
D1__DM1 EQU CYREG_PRT5_DM1
D1__DM2 EQU CYREG_PRT5_DM2
D1__DR EQU CYREG_PRT5_DR
D1__INP_DIS EQU CYREG_PRT5_INP_DIS
D1__INTSTAT EQU CYREG_PICU5_INTSTAT
D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
D1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
D1__LCD_EN EQU CYREG_PRT5_LCD_EN
D1__MASK EQU 0x01
D1__PORT EQU 5
D1__PRT EQU CYREG_PRT5_PRT
D1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
D1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
D1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
D1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
D1__PS EQU CYREG_PRT5_PS
D1__SHIFT EQU 0
D1__SLW EQU CYREG_PRT5_SLW
D1__SNAP EQU CYREG_PICU5_SNAP

/* D2 */
D2__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
D2__0__MASK EQU 0x02
D2__0__PC EQU CYREG_PRT5_PC1
D2__0__PORT EQU 5
D2__0__SHIFT EQU 1
D2__AG EQU CYREG_PRT5_AG
D2__AMUX EQU CYREG_PRT5_AMUX
D2__BIE EQU CYREG_PRT5_BIE
D2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
D2__BYP EQU CYREG_PRT5_BYP
D2__CTL EQU CYREG_PRT5_CTL
D2__DM0 EQU CYREG_PRT5_DM0
D2__DM1 EQU CYREG_PRT5_DM1
D2__DM2 EQU CYREG_PRT5_DM2
D2__DR EQU CYREG_PRT5_DR
D2__INP_DIS EQU CYREG_PRT5_INP_DIS
D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
D2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
D2__LCD_EN EQU CYREG_PRT5_LCD_EN
D2__MASK EQU 0x02
D2__PORT EQU 5
D2__PRT EQU CYREG_PRT5_PRT
D2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
D2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
D2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
D2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
D2__PS EQU CYREG_PRT5_PS
D2__SHIFT EQU 1
D2__SLW EQU CYREG_PRT5_SLW

/* P2 */
P2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P2__0__MASK EQU 0x01
P2__0__PC EQU CYREG_PRT2_PC0
P2__0__PORT EQU 2
P2__0__SHIFT EQU 0
P2__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
P2__1__MASK EQU 0x02
P2__1__PC EQU CYREG_PRT2_PC1
P2__1__PORT EQU 2
P2__1__SHIFT EQU 1
P2__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
P2__2__MASK EQU 0x04
P2__2__PC EQU CYREG_PRT2_PC2
P2__2__PORT EQU 2
P2__2__SHIFT EQU 2
P2__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
P2__3__MASK EQU 0x08
P2__3__PC EQU CYREG_PRT2_PC3
P2__3__PORT EQU 2
P2__3__SHIFT EQU 3
P2__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2__4__MASK EQU 0x10
P2__4__PC EQU CYREG_PRT2_PC4
P2__4__PORT EQU 2
P2__4__SHIFT EQU 4
P2__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
P2__5__MASK EQU 0x20
P2__5__PC EQU CYREG_PRT2_PC5
P2__5__PORT EQU 2
P2__5__SHIFT EQU 5
P2__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
P2__6__MASK EQU 0x40
P2__6__PC EQU CYREG_PRT2_PC6
P2__6__PORT EQU 2
P2__6__SHIFT EQU 6
P2__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
P2__7__MASK EQU 0x80
P2__7__PC EQU CYREG_PRT2_PC7
P2__7__PORT EQU 2
P2__7__SHIFT EQU 7
P2__AG EQU CYREG_PRT2_AG
P2__AMUX EQU CYREG_PRT2_AMUX
P2__BIE EQU CYREG_PRT2_BIE
P2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2__BYP EQU CYREG_PRT2_BYP
P2__CTL EQU CYREG_PRT2_CTL
P2__DM0 EQU CYREG_PRT2_DM0
P2__DM1 EQU CYREG_PRT2_DM1
P2__DM2 EQU CYREG_PRT2_DM2
P2__DR EQU CYREG_PRT2_DR
P2__INP_DIS EQU CYREG_PRT2_INP_DIS
P2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2__LCD_EN EQU CYREG_PRT2_LCD_EN
P2__MASK EQU 0xFF
P2__PORT EQU 2
P2__PRT EQU CYREG_PRT2_PRT
P2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2__PS EQU CYREG_PRT2_PS
P2__SHIFT EQU 0
P2__SLW EQU CYREG_PRT2_SLW

/* SW1 */
SW1__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
SW1__0__MASK EQU 0x04
SW1__0__PC EQU CYREG_PRT5_PC2
SW1__0__PORT EQU 5
SW1__0__SHIFT EQU 2
SW1__AG EQU CYREG_PRT5_AG
SW1__AMUX EQU CYREG_PRT5_AMUX
SW1__BIE EQU CYREG_PRT5_BIE
SW1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SW1__BYP EQU CYREG_PRT5_BYP
SW1__CTL EQU CYREG_PRT5_CTL
SW1__DM0 EQU CYREG_PRT5_DM0
SW1__DM1 EQU CYREG_PRT5_DM1
SW1__DM2 EQU CYREG_PRT5_DM2
SW1__DR EQU CYREG_PRT5_DR
SW1__INP_DIS EQU CYREG_PRT5_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT5_LCD_EN
SW1__MASK EQU 0x04
SW1__PORT EQU 5
SW1__PRT EQU CYREG_PRT5_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SW1__PS EQU CYREG_PRT5_PS
SW1__SHIFT EQU 2
SW1__SLW EQU CYREG_PRT5_SLW

/* LED1 */
LED1__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
LED1__0__MASK EQU 0x10
LED1__0__PC EQU CYREG_PRT6_PC4
LED1__0__PORT EQU 6
LED1__0__SHIFT EQU 4
LED1__AG EQU CYREG_PRT6_AG
LED1__AMUX EQU CYREG_PRT6_AMUX
LED1__BIE EQU CYREG_PRT6_BIE
LED1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED1__BYP EQU CYREG_PRT6_BYP
LED1__CTL EQU CYREG_PRT6_CTL
LED1__DM0 EQU CYREG_PRT6_DM0
LED1__DM1 EQU CYREG_PRT6_DM1
LED1__DM2 EQU CYREG_PRT6_DM2
LED1__DR EQU CYREG_PRT6_DR
LED1__INP_DIS EQU CYREG_PRT6_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT6_LCD_EN
LED1__MASK EQU 0x10
LED1__PORT EQU 6
LED1__PRT EQU CYREG_PRT6_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED1__PS EQU CYREG_PRT6_PS
LED1__SHIFT EQU 4
LED1__SLW EQU CYREG_PRT6_SLW

/* LED2 */
LED2__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
LED2__0__MASK EQU 0x20
LED2__0__PC EQU CYREG_PRT6_PC5
LED2__0__PORT EQU 6
LED2__0__SHIFT EQU 5
LED2__AG EQU CYREG_PRT6_AG
LED2__AMUX EQU CYREG_PRT6_AMUX
LED2__BIE EQU CYREG_PRT6_BIE
LED2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED2__BYP EQU CYREG_PRT6_BYP
LED2__CTL EQU CYREG_PRT6_CTL
LED2__DM0 EQU CYREG_PRT6_DM0
LED2__DM1 EQU CYREG_PRT6_DM1
LED2__DM2 EQU CYREG_PRT6_DM2
LED2__DR EQU CYREG_PRT6_DR
LED2__INP_DIS EQU CYREG_PRT6_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT6_LCD_EN
LED2__MASK EQU 0x20
LED2__PORT EQU 6
LED2__PRT EQU CYREG_PRT6_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED2__PS EQU CYREG_PRT6_PS
LED2__SHIFT EQU 5
LED2__SLW EQU CYREG_PRT6_SLW

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
LED3__0__MASK EQU 0x40
LED3__0__PC EQU CYREG_PRT6_PC6
LED3__0__PORT EQU 6
LED3__0__SHIFT EQU 6
LED3__AG EQU CYREG_PRT6_AG
LED3__AMUX EQU CYREG_PRT6_AMUX
LED3__BIE EQU CYREG_PRT6_BIE
LED3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED3__BYP EQU CYREG_PRT6_BYP
LED3__CTL EQU CYREG_PRT6_CTL
LED3__DM0 EQU CYREG_PRT6_DM0
LED3__DM1 EQU CYREG_PRT6_DM1
LED3__DM2 EQU CYREG_PRT6_DM2
LED3__DR EQU CYREG_PRT6_DR
LED3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED3__MASK EQU 0x40
LED3__PORT EQU 6
LED3__PRT EQU CYREG_PRT6_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED3__PS EQU CYREG_PRT6_PS
LED3__SHIFT EQU 6
LED3__SLW EQU CYREG_PRT6_SLW

/* LED4 */
LED4__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
LED4__0__MASK EQU 0x80
LED4__0__PC EQU CYREG_PRT6_PC7
LED4__0__PORT EQU 6
LED4__0__SHIFT EQU 7
LED4__AG EQU CYREG_PRT6_AG
LED4__AMUX EQU CYREG_PRT6_AMUX
LED4__BIE EQU CYREG_PRT6_BIE
LED4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED4__BYP EQU CYREG_PRT6_BYP
LED4__CTL EQU CYREG_PRT6_CTL
LED4__DM0 EQU CYREG_PRT6_DM0
LED4__DM1 EQU CYREG_PRT6_DM1
LED4__DM2 EQU CYREG_PRT6_DM2
LED4__DR EQU CYREG_PRT6_DR
LED4__INP_DIS EQU CYREG_PRT6_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT6_LCD_EN
LED4__MASK EQU 0x80
LED4__PORT EQU 6
LED4__PRT EQU CYREG_PRT6_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED4__PS EQU CYREG_PRT6_PS
LED4__SHIFT EQU 7
LED4__SLW EQU CYREG_PRT6_SLW

/* VDD1 */
VDD1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
VDD1__0__MASK EQU 0x40
VDD1__0__PC EQU CYREG_PRT3_PC6
VDD1__0__PORT EQU 3
VDD1__0__SHIFT EQU 6
VDD1__AG EQU CYREG_PRT3_AG
VDD1__AMUX EQU CYREG_PRT3_AMUX
VDD1__BIE EQU CYREG_PRT3_BIE
VDD1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VDD1__BYP EQU CYREG_PRT3_BYP
VDD1__CTL EQU CYREG_PRT3_CTL
VDD1__DM0 EQU CYREG_PRT3_DM0
VDD1__DM1 EQU CYREG_PRT3_DM1
VDD1__DM2 EQU CYREG_PRT3_DM2
VDD1__DR EQU CYREG_PRT3_DR
VDD1__INP_DIS EQU CYREG_PRT3_INP_DIS
VDD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VDD1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VDD1__LCD_EN EQU CYREG_PRT3_LCD_EN
VDD1__MASK EQU 0x40
VDD1__PORT EQU 3
VDD1__PRT EQU CYREG_PRT3_PRT
VDD1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VDD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VDD1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VDD1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VDD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VDD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VDD1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VDD1__PS EQU CYREG_PRT3_PS
VDD1__SHIFT EQU 6
VDD1__SLW EQU CYREG_PRT3_SLW

/* ADC_1 */
ADC_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_1_IRQ__INTC_MASK EQU 0x01
ADC_1_IRQ__INTC_NUMBER EQU 0
ADC_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_1_theACLK__INDEX EQU 0x00
ADC_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_1_theACLK__PM_STBY_MSK EQU 0x01

/* I2C_1 */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x200
isr_1__INTC_NUMBER EQU 9
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1 */
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__5__MASK EQU 0x20
UART_1_BUART_sCR_SyncCtl_CtrlReg__5__POS EQU 5
UART_1_BUART_sCR_SyncCtl_CtrlReg__6__MASK EQU 0x40
UART_1_BUART_sCR_SyncCtl_CtrlReg__6__POS EQU 6
UART_1_BUART_sCR_SyncCtl_CtrlReg__7__MASK EQU 0x80
UART_1_BUART_sCR_SyncCtl_CtrlReg__7__POS EQU 7
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB01_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0xE0
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxSts__0__MASK EQU 0x01
UART_1_BUART_sRX_RxSts__0__POS EQU 0
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__6__MASK EQU 0x40
UART_1_BUART_sRX_RxSts__6__POS EQU 6
UART_1_BUART_sRX_RxSts__MASK EQU 0x79
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04
UART_1_Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
UART_1_Rx__0__MASK EQU 0x01
UART_1_Rx__0__PC EQU CYREG_PRT12_PC0
UART_1_Rx__0__PORT EQU 12
UART_1_Rx__0__SHIFT EQU 0
UART_1_Rx__AG EQU CYREG_PRT12_AG
UART_1_Rx__BIE EQU CYREG_PRT12_BIE
UART_1_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_1_Rx__BYP EQU CYREG_PRT12_BYP
UART_1_Rx__DM0 EQU CYREG_PRT12_DM0
UART_1_Rx__DM1 EQU CYREG_PRT12_DM1
UART_1_Rx__DM2 EQU CYREG_PRT12_DM2
UART_1_Rx__DR EQU CYREG_PRT12_DR
UART_1_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_1_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_1_Rx__MASK EQU 0x01
UART_1_Rx__PORT EQU 12
UART_1_Rx__PRT EQU CYREG_PRT12_PRT
UART_1_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_1_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_1_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_1_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_1_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_1_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_1_Rx__PS EQU CYREG_PRT12_PS
UART_1_Rx__SHIFT EQU 0
UART_1_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_1_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_1_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_1_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_1_Rx__SLW EQU CYREG_PRT12_SLW
UART_1_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
UART_1_Tx__0__MASK EQU 0x02
UART_1_Tx__0__PC EQU CYREG_PRT12_PC1
UART_1_Tx__0__PORT EQU 12
UART_1_Tx__0__SHIFT EQU 1
UART_1_Tx__AG EQU CYREG_PRT12_AG
UART_1_Tx__BIE EQU CYREG_PRT12_BIE
UART_1_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_1_Tx__BYP EQU CYREG_PRT12_BYP
UART_1_Tx__DM0 EQU CYREG_PRT12_DM0
UART_1_Tx__DM1 EQU CYREG_PRT12_DM1
UART_1_Tx__DM2 EQU CYREG_PRT12_DM2
UART_1_Tx__DR EQU CYREG_PRT12_DR
UART_1_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_1_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_1_Tx__MASK EQU 0x02
UART_1_Tx__PORT EQU 12
UART_1_Tx__PRT EQU CYREG_PRT12_PRT
UART_1_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_1_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_1_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_1_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_1_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_1_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_1_Tx__PS EQU CYREG_PRT12_PS
UART_1_Tx__SHIFT EQU 1
UART_1_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_1_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_1_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_1_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_1_Tx__SLW EQU CYREG_PRT12_SLW

/* UART_2 */
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB03_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB03_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB03_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB03_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB03_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB03_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x01
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x02
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x02
UART_2_Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
UART_2_Rx__0__MASK EQU 0x40
UART_2_Rx__0__PC EQU CYREG_PRT12_PC6
UART_2_Rx__0__PORT EQU 12
UART_2_Rx__0__SHIFT EQU 6
UART_2_Rx__AG EQU CYREG_PRT12_AG
UART_2_Rx__BIE EQU CYREG_PRT12_BIE
UART_2_Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_2_Rx__BYP EQU CYREG_PRT12_BYP
UART_2_Rx__DM0 EQU CYREG_PRT12_DM0
UART_2_Rx__DM1 EQU CYREG_PRT12_DM1
UART_2_Rx__DM2 EQU CYREG_PRT12_DM2
UART_2_Rx__DR EQU CYREG_PRT12_DR
UART_2_Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_2_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_2_Rx__MASK EQU 0x40
UART_2_Rx__PORT EQU 12
UART_2_Rx__PRT EQU CYREG_PRT12_PRT
UART_2_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_2_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_2_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_2_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_2_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_2_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_2_Rx__PS EQU CYREG_PRT12_PS
UART_2_Rx__SHIFT EQU 6
UART_2_Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_2_Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_2_Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_2_Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_2_Rx__SLW EQU CYREG_PRT12_SLW
UART_2_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
UART_2_Tx__0__MASK EQU 0x80
UART_2_Tx__0__PC EQU CYREG_PRT12_PC7
UART_2_Tx__0__PORT EQU 12
UART_2_Tx__0__SHIFT EQU 7
UART_2_Tx__AG EQU CYREG_PRT12_AG
UART_2_Tx__BIE EQU CYREG_PRT12_BIE
UART_2_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_2_Tx__BYP EQU CYREG_PRT12_BYP
UART_2_Tx__DM0 EQU CYREG_PRT12_DM0
UART_2_Tx__DM1 EQU CYREG_PRT12_DM1
UART_2_Tx__DM2 EQU CYREG_PRT12_DM2
UART_2_Tx__DR EQU CYREG_PRT12_DR
UART_2_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_2_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_2_Tx__MASK EQU 0x80
UART_2_Tx__PORT EQU 12
UART_2_Tx__PRT EQU CYREG_PRT12_PRT
UART_2_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_2_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_2_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_2_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_2_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_2_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_2_Tx__PS EQU CYREG_PRT12_PS
UART_2_Tx__SHIFT EQU 7
UART_2_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_2_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_2_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_2_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_2_Tx__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* isr_Tick */
isr_Tick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tick__INTC_MASK EQU 0x20
isr_Tick__INTC_NUMBER EQU 5
isr_Tick__INTC_PRIOR_NUM EQU 7
isr_Tick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Tick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_Tick */
Clock_Tick__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_Tick__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_Tick__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_Tick__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Tick__INDEX EQU 0x03
Clock_Tick__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Tick__PM_ACT_MSK EQU 0x08
Clock_Tick__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Tick__PM_STBY_MSK EQU 0x08

/* isr_UART_1_Rx */
isr_UART_1_Rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_1_Rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_1_Rx__INTC_MASK EQU 0x40
isr_UART_1_Rx__INTC_NUMBER EQU 6
isr_UART_1_Rx__INTC_PRIOR_NUM EQU 7
isr_UART_1_Rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_UART_1_Rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_1_Rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_1_Tx */
isr_UART_1_Tx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_1_Tx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_1_Tx__INTC_MASK EQU 0x80
isr_UART_1_Tx__INTC_NUMBER EQU 7
isr_UART_1_Tx__INTC_PRIOR_NUM EQU 7
isr_UART_1_Tx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_UART_1_Tx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_1_Tx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_2_Rx */
isr_UART_2_Rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_2_Rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_2_Rx__INTC_MASK EQU 0x100
isr_UART_2_Rx__INTC_NUMBER EQU 8
isr_UART_2_Rx__INTC_PRIOR_NUM EQU 7
isr_UART_2_Rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_UART_2_Rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_2_Rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_2_Tx */
isr_UART_2_Tx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_2_Tx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_2_Tx__INTC_MASK EQU 0x400
isr_UART_2_Tx__INTC_NUMBER EQU 10
isr_UART_2_Tx__INTC_PRIOR_NUM EQU 7
isr_UART_2_Tx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_UART_2_Tx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_2_Tx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_SleepTimer */
isr_SleepTimer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SleepTimer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SleepTimer__INTC_MASK EQU 0x10
isr_SleepTimer__INTC_NUMBER EQU 4
isr_SleepTimer__INTC_PRIOR_NUM EQU 7
isr_SleepTimer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_SleepTimer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SleepTimer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E16A069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000085E1
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 EQU 5
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 EQU 5
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 EQU 5
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 EQU 5
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
