INFO: [VRFC 10-163] Analyzing VHDL file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.sim/sim_1/impl/func/xsim/signal_generator_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_bindec'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_blk_mem_gen_mux'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_wrapper_init__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_wrapper_init__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_wrapper_init__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_wrapper_init__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_wrapper_init__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_wrapper_init__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_width__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_width__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_width__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_width__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\ram_12x16_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'ram_12x16'
INFO: [VRFC 10-3107] analyzing entity 'dac_channel'
INFO: [VRFC 10-3107] analyzing entity 'signal_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sim_1/imports/new/signal_generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_generator_tb'
