GowinSynthesis start
Running parser ...
Analyzing VHDL file 'Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\src\ButtonDetect.vhd'
Analyzing entity 'buttondetect'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\src\ButtonDetect.vhd":5)
Analyzing architecture 'rtl_buttondetect'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\src\ButtonDetect.vhd":16)
Processing 'ButtonDetect(RTL_ButtonDetect)'("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\src\ButtonDetect.vhd":5)
NOTE  (EX0101) : Current top module is "ButtonDetect"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input input is unused("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\src\ButtonDetect.vhd":11)
WARN  (CV0016) : Input output is unused("Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\src\ButtonDetect.vhd":12)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\impl\gwsynthesis\ButtonDetect.vg" completed
[100%] Generate report file "Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\ButtonDetect\impl\gwsynthesis\ButtonDetect_syn.rpt.html" completed
GowinSynthesis finish
