Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\PROJECTS\LED_MATRIX\Design\FPGA\LED_MAT3_REV1\test_probe\probe_16b.qsys --block-symbol-file --output-directory=D:\PROJECTS\LED_MATRIX\Design\FPGA\LED_MAT3_REV1\test_probe\probe_16b --family="MAX 10" --part=10M40DCF256C7G
Progress: Loading test_probe/probe_16b.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\PROJECTS\LED_MATRIX\Design\FPGA\LED_MAT3_REV1\test_probe\probe_16b.qsys --synthesis=VERILOG --output-directory=D:\PROJECTS\LED_MATRIX\Design\FPGA\LED_MAT3_REV1\test_probe\probe_16b\synthesis --family="MAX 10" --part=10M40DCF256C7G
Progress: Loading test_probe/probe_16b.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: probe_16b: Generating probe_16b "probe_16b" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "probe_16b" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: probe_16b: Done "probe_16b" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
