From 9a17c254789fb5b4741c3d26f72ef296285338d3 Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Thu, 3 Jan 2019 20:41:56 +0800
Subject: [PATCH] arm64: dts: rockchip: px30-z7-a0-rk618-dsi: Update display
 nodes

Change-Id: I525b47446abe480c14175f6ea43226d298f71648
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
---
 .../dts/rockchip/px30-z7-a0-rk618-dsi.dts     | 38 +++++++++++--------
 1 file changed, 23 insertions(+), 15 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/px30-z7-a0-rk618-dsi.dts b/arch/arm64/boot/dts/rockchip/px30-z7-a0-rk618-dsi.dts
index b5c129531c0a..dbba4967ed8f 100644
--- a/arch/arm64/boot/dts/rockchip/px30-z7-a0-rk618-dsi.dts
+++ b/arch/arm64/boot/dts/rockchip/px30-z7-a0-rk618-dsi.dts
@@ -513,23 +513,29 @@
 		reset-gpios = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>;
 		status = "okay";
 
-		CRU: cru {
+		clock: cru {
 			compatible = "rockchip,rk618-cru";
 			clocks = <&cru SCLK_I2S1_OUT>, <&cru DCLK_VOPL>;
 			clock-names = "clkin", "lcdc0_dclkp";
-			assigned-clocks = <&CRU SCALER_PLLIN_CLK>, <&CRU VIF_PLLIN_CLK>,
-					  <&CRU SCALER_CLK>, <&CRU VIF0_PRE_CLK>,
-					  <&CRU CODEC_CLK>, <&CRU DITHER_CLK>;
-			assigned-clock-parents = <&cru SCLK_I2S1_OUT>, <&CRU LCDC0_CLK>,
-						 <&CRU SCALER_PLL_CLK>, <&CRU VIF_PLL_CLK>,
-						 <&cru SCLK_I2S1_OUT>, <&CRU VIF0_CLK>;
+			assigned-clocks = <&clock SCALER_PLLIN_CLK>,
+					  <&clock VIF_PLLIN_CLK>,
+					  <&clock SCALER_CLK>,
+					  <&clock VIF0_PRE_CLK>,
+					  <&clock CODEC_CLK>,
+					  <&clock DITHER_CLK>;
+			assigned-clock-parents = <&cru SCLK_I2S1_OUT>,
+						 <&clock LCDC0_CLK>,
+						 <&clock SCALER_PLL_CLK>,
+						 <&clock VIF_PLL_CLK>,
+						 <&cru SCLK_I2S1_OUT>,
+						 <&clock VIF0_CLK>;
 			#clock-cells = <1>;
 			status = "okay";
 		};
 
 		dsi {
 			compatible = "rockchip,rk618-dsi";
-			clocks = <&CRU MIPI_CLK>;
+			clocks = <&clock MIPI_CLK>;
 			clock-names = "dsi";
 			#address-cells = <1>;
 			#size-cells = <0>;
@@ -542,8 +548,8 @@
 				port@0 {
 					reg = <0>;
 
-					bridge_input_rgb: endpoint {
-						remote-endpoint = <&rgb_out_bridge>;
+					dsi_in_rgb: endpoint {
+						remote-endpoint = <&rgb_out_dsi>;
 					};
 				};
 			};
@@ -564,8 +570,10 @@
 				width-mm = <95>;
 				height-mm = <151>;
 
-				dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
-					      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
+				dsi,flags = <(MIPI_DSI_MODE_VIDEO |
+					      MIPI_DSI_MODE_VIDEO_BURST |
+					      MIPI_DSI_MODE_LPM |
+					      MIPI_DSI_MODE_EOT_PACKET)>;
 				dsi,format = <MIPI_DSI_FMT_RGB888>;
 				dsi,lanes = <4>;
 
@@ -745,8 +753,8 @@
 		port@1 {
 			reg = <1>;
 
-			rgb_out_bridge: endpoint {
-				remote-endpoint = <&bridge_input_rgb>;
+			rgb_out_dsi: endpoint {
+				remote-endpoint = <&dsi_in_rgb>;
 			};
 		};
 	};
@@ -762,7 +770,7 @@
 
 &route_rgb {
 	connect = <&vopl_out_rgb>;
-	status = "disabled";
+	status = "okay";
 };
 
 &pinctrl {
-- 
2.35.3

