<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="shortcut icon" href="./img/beevil.ico" type="image/x-icon">
    <title>Construction of half/ full adder using XOR and NAND gates and verification of its operation</title>
    <link rel="stylesheet" href="./def-style.css">
    <link rel="stylesheet" href="./nav-style.css">
    <link rel="stylesheet" href="./exp-style.css">
</head>
<body>
    <header>
        <img id="logo" class="logo" src="./img/logo.png" alt="N-F">
        <ul class="nav">
            <li><a href="./">HOME</a></li>
            <li><a href="./">LIST</a></li>
            <li><a href="./">CONTACT</a></li>
            <li><a href="./">TOPIC</a></li>
        </ul>
    </header>
    <main class="main">
        <h1>Construction of half/ full adder using XOR and NAND gates and verification of its operation</h1>
        <div class="navigation">
            <ul>
                <p>NAVIGATION</p>
                <li><a href="#logo">TOP</a></li>
                <li><a href="#Aim">Aim</a></li>
                <li><a href="#Theory">Theory</a></li>
                <ol style="list-style-position: inside; margin-left: 20px;">
                    <li><a href="#AND">AND gate</a></li>
                    <li><a href="#ORG">OR gate</a></li>
                    <li><a href="#NOT">NOT gate</a></li>
                    <li><a href="#NAN">NAND gate</a></li>
                    <li><a href="#NOR">NOR gate</a></li>
                    <li><a href="#ExO">Ex-OR gate</a></li>
                    <li><a href="#ExN">Ex-NOR gate</a></li>
                </ol>
                <li><a href="#Procedure">Procedure</a></li>
                <li><a href="#Test">Test</a></li>
                <li><a href="#Simulation">Simulation</a></li>
                <li><a href="#References">References</a></li>
            </ul>
        </div>
        <div class="content">
            <div class="WRITE">
                <section id="Aim" class="AIM text" >
                    <h2>AIM</h2>
                    <p>To verify the truth table of half adder and full adder by using XOR and NAND gates respectively and analyse the working of half adder and full adder circuit with the help of LEDs in simulator 1 and verify the truth table only of half adder and full adder in simulator 2.</p>
                </section>
                <section id="Theory" class="THEORY text" >
                    <h2>THEORY</h2>
                    <h4>Introduction:</h4>
                    <p>Adders are digital circuits that carry out addition of numbers. Adders are a key component of arithmetic logic unit. Adders can be constructed for most of the numerical representations like Binary Coded Decimal (BCD), Excess â€“ 3, Gray code, Binary etc. out of these, binary addition is the most frequently performed task by most common adders. Apart from addition, adders are also used in certain digital applications like table index calculation, address decoding etc.</p>
                    <div class="box">
                        <p>Binary addition is similar to that of decimal addition. Some basic binary additions are shown below.</p>
                        <div class="image-box">
                            <img src="./img/e2/fig01.png" alt="NP">
                                <p>Figure 1. Schematic representation of half adder</p>
                        </div>
                    </div>
                    <h3>1)Half Adder</h3>
                        <p>Half adder is a combinational circuit that performs simple addition of two binary numbers. If we assume A and B as the two bits whose addition is to be performed,the block diagram and a truth table for half adder with A, B as inputs and Sum, Carry as outputs can be tabulated as follows.</p>
                        
                        <div class="box">
                            <div class="image-box">
                            <img src="./img/e2/fig02.png" alt="NP">
                                <p>Figure 2. Block diagram of half adder</p>
                            </div>
                            <div class="image-box">
                                <img src="./img/e2/fig03.png" alt="NP">
                                <p>Figure 3: Truth table of half adder</p>
                            </div>
                        </div>
                        <p>The sum output of the binary addition carried out above is similar to that of an Ex-OR operation while the carry output is similar to that of an AND operation. The same can be verified with help of Karnaugh Map.</p>
                        <p>The truth table and K Map simplification and logic diagram for sum output is shown below.</p>
                        <div class="image-mul-box">
                            <div class="image-center">
                                <div class="image-box">
                                    <img src="./img/e2/fig04.png" alt="NP">
                                    </div>
                                    <div class="image-box">
                                    <img src="./img/e2/fig05.png" alt="NP">
                                    </div>
                                    <div class="image-box">
                                        <img src="./img/e2/fig06.png" alt="NP">
                                    </div>
                            </div>
                            <p>Figure 3. Truth table, K Map simplification and Logic diagram for sum output of half adder</p>
                            <p>Sum = A B' + A' B</p>
                        </div>


                </section>
                

            </div>
        </div>
    </main>
</body>
</html>