Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : P4Adder
Version: F-2011.09-SP3
Date   : Wed Apr  7 17:30:32 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: A[7] (input port)
  Endpoint: SUM[26] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  P4Adder            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  A[7] (in)                                               0.00       0.00 f
  CG/A[7] (CARRY_GENERATOR_NBIT32_NBLOCK4)                0.00       0.00 f
  CG/pgport_7/A (PG_NET_25)                               0.00       0.00 f
  CG/pgport_7/U2/Z (XOR2_X1)                              0.08       0.08 f
  CG/pgport_7/P (PG_NET_25)                               0.00       0.08 f
  CG/pgi_1_7/PIK (PG_BLOCK_25)                            0.00       0.08 f
  CG/pgi_1_7/U3/ZN (AOI21_X1)                             0.04       0.12 r
  CG/pgi_1_7/U2/ZN (INV_X1)                               0.02       0.14 f
  CG/pgi_1_7/GIJ (PG_BLOCK_25)                            0.00       0.14 f
  CG/pgi_2_7/GIK (PG_BLOCK_12)                            0.00       0.14 f
  CG/pgi_2_7/U3/ZN (AOI21_X1)                             0.05       0.19 r
  CG/pgi_2_7/U2/ZN (INV_X1)                               0.02       0.22 f
  CG/pgi_2_7/GIJ (PG_BLOCK_12)                            0.00       0.22 f
  CG/gi_3_7/GIK (G_BLOCK_7)                               0.00       0.22 f
  CG/gi_3_7/U2/ZN (AOI21_X1)                              0.05       0.27 r
  CG/gi_3_7/U1/ZN (INV_X1)                                0.03       0.29 f
  CG/gi_3_7/GIJ (G_BLOCK_7)                               0.00       0.29 f
  CG/gi_4_15/GK1J (G_BLOCK_5)                             0.00       0.29 f
  CG/gi_4_15/U3/ZN (NAND2_X1)                             0.03       0.32 r
  CG/gi_4_15/U2/ZN (NAND2_X1)                             0.04       0.36 f
  CG/gi_4_15/GIJ (G_BLOCK_5)                              0.00       0.36 f
  CG/gi_5_23/GK1J (G_BLOCK_3)                             0.00       0.36 f
  CG/gi_5_23/U3/ZN (NAND2_X1)                             0.04       0.40 r
  CG/gi_5_23/U2/ZN (NAND2_X2)                             0.05       0.45 f
  CG/gi_5_23/GIJ (G_BLOCK_3)                              0.00       0.45 f
  CG/Co[6] (CARRY_GENERATOR_NBIT32_NBLOCK4)               0.00       0.45 f
  SG/carries[6] (SUM_GENERATOR_N32_K4)                    0.00       0.45 f
  SG/SBi_6/C_gen (SUM_BLOCK_K4_2)                         0.00       0.45 f
  SG/SBi_6/MPX/SEL (MUX21_GENERIC_NBIT4_2)                0.00       0.45 f
  SG/SBi_6/MPX/MUX21GENI_2/S (MUX21_6)                    0.00       0.45 f
  SG/SBi_6/MPX/MUX21GENI_2/UIV/A (IV_6)                   0.00       0.45 f
  SG/SBi_6/MPX/MUX21GENI_2/UIV/U1/ZN (INV_X1)             0.04       0.49 r
  SG/SBi_6/MPX/MUX21GENI_2/UIV/Y (IV_6)                   0.00       0.49 r
  SG/SBi_6/MPX/MUX21GENI_2/UND2/B (ND2_17)                0.00       0.49 r
  SG/SBi_6/MPX/MUX21GENI_2/UND2/U1/ZN (NAND2_X1)          0.02       0.52 f
  SG/SBi_6/MPX/MUX21GENI_2/UND2/Y (ND2_17)                0.00       0.52 f
  SG/SBi_6/MPX/MUX21GENI_2/UND3/B (ND2_16)                0.00       0.52 f
  SG/SBi_6/MPX/MUX21GENI_2/UND3/U1/ZN (NAND2_X1)          0.02       0.54 r
  SG/SBi_6/MPX/MUX21GENI_2/UND3/Y (ND2_16)                0.00       0.54 r
  SG/SBi_6/MPX/MUX21GENI_2/Y (MUX21_6)                    0.00       0.54 r
  SG/SBi_6/MPX/Y[2] (MUX21_GENERIC_NBIT4_2)               0.00       0.54 r
  SG/SBi_6/sum[2] (SUM_BLOCK_K4_2)                        0.00       0.54 r
  SG/SUM[26] (SUM_GENERATOR_N32_K4)                       0.00       0.54 r
  SUM[26] (out)                                           0.00       0.54 r
  data arrival time                                                  0.54

  max_delay                                               0.54       0.54
  output external delay                                   0.00       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
