<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス MaltaCChip</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス MaltaCChip</h1><!-- doxytag: class="MaltaCChip" --><!-- doxytag: inherits="BasicPioDevice" -->
<p><code>#include &lt;<a class="el" href="malta__cchip_8hh_source.html">malta_cchip.hh</a>&gt;</code></p>
<div class="dynheader">
MaltaCChipに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classMaltaCChip.gif" usemap="#MaltaCChip_map" alt=""/>
  <map id="MaltaCChip_map" name="MaltaCChip_map">
<area href="classBasicPioDevice.html" alt="BasicPioDevice" shape="rect" coords="111,280,212,304"/>
<area href="classPioDevice.html" alt="PioDevice" shape="rect" coords="111,224,212,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="111,168,212,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="111,112,212,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="111,56,212,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,101,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="111,0,212,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="222,0,323,24"/>
</map>
 </div>
</div>

<p><a href="classMaltaCChip-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef MaltaCChipParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#a7a47c530613bf1fa98cc01dad4ffc4e3">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classMaltaCChip.html#a7a47c530613bf1fa98cc01dad4ffc4e3">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#aa4ac6a02ebf51ef5435118450b4908f3">MaltaCChip</a> (<a class="el" href="classMaltaCChip.html#a7a47c530613bf1fa98cc01dad4ffc4e3">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#a613ec7d5e1ec64f8d21fec78ae8e568e">read</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#a4cefab464e72b5dd42c003a0a4341802">write</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#acdd7f639bc4c5a8d164d48a96734d6c1">postRTC</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#a9a5bef2d9dc872c3efda198f08e08c62">postIntr</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> interrupt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#af0c6cfe896197ad4db6e5d1ab37fe5fb">clearIntr</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> interrupt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#ad463cf06091847c5eef7aba24419eee0">clearIPI</a> (uint64_t ipintr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#a1bc328d0acc40e7f79412b5b3c9b9395">clearITI</a> (uint64_t itintr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#a1f4571959aa97b26452f6accc79abffe">reqIPI</a> (uint64_t ipreq)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#a53e036786d17361be4c7320d39c99b84">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#af22e5d6d660b97db37003ac61ac4ee49">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMalta.html">Malta</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMaltaCChip.html#ae7ba1afe6be03355de9c5cbc41c11f96">malta</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<p><a class="el" href="classMalta.html">Malta</a> CChip CSR Emulation. This device includes all the interrupt handling code for the chipset. </p>
<hr/><h2>型定義</h2>
<a class="anchor" id="a7a47c530613bf1fa98cc01dad4ffc4e3"></a><!-- doxytag: member="MaltaCChip::Params" ref="a7a47c530613bf1fa98cc01dad4ffc4e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef MaltaCChipParams <a class="el" href="classMaltaCChip.html#a7a47c530613bf1fa98cc01dad4ffc4e3">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The dims are device interrupt mask registers. One exists for each CPU, the DRIR X DIM = DIR The dirs are device interrupt registers. One exists for each CPU, the DRIR X DIM = DIR This register contains bits for each PCI interrupt that can occur. Indicator of which CPUs have an IPI interrupt Indicator of which CPUs have an RTC interrupt </p>

<p><a class="el" href="classBasicPioDevice.html#a2845515ac6467f10540747053c8a0449">BasicPioDevice</a>を再定義しています。</p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="aa4ac6a02ebf51ef5435118450b4908f3"></a><!-- doxytag: member="MaltaCChip::MaltaCChip" ref="aa4ac6a02ebf51ef5435118450b4908f3" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMaltaCChip.html">MaltaCChip</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMaltaCChip.html#a7a47c530613bf1fa98cc01dad4ffc4e3">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Initialize the <a class="el" href="classMalta.html">Malta</a> CChip by setting all of the device register to 0. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>p</em>&nbsp;</td><td>params struct </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00058"></a>00058     : <a class="code" href="classBasicPioDevice.html#acd907d772eed45afbc723fd39de00481">BasicPioDevice</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>, 0xfffffff), <a class="code" href="classMaltaCChip.html#ae7ba1afe6be03355de9c5cbc41c11f96">malta</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;malta)
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;MaltaCCHIP::MaltaCChip() not implemented.&quot;</span>);
<a name="l00061"></a>00061 
<a name="l00062"></a>00062     <span class="comment">//Put back pointer in malta</span>
<a name="l00063"></a>00063     <a class="code" href="classMaltaCChip.html#ae7ba1afe6be03355de9c5cbc41c11f96">malta</a>-&gt;<a class="code" href="classMalta.html#a5d34b1cefc8f42c4e48ca7132a5ff9ce">cchip</a> = <span class="keyword">this</span>;
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="af0c6cfe896197ad4db6e5d1ab37fe5fb"></a><!-- doxytag: member="MaltaCChip::clearIntr" ref="af0c6cfe896197ad4db6e5d1ab37fe5fb" args="(uint32_t interrupt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearIntr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>interrupt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>clear an interrupt previously posted to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>interrupt</em>&nbsp;</td><td>the interrupt number to post (0-7) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00491"></a>00491 {
<a name="l00492"></a>00492     uint64_t size = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00493"></a>00493     assert(size &lt;= <a class="code" href="classMalta.html#ab15ce4af0fe2c47746a30bafa34ced51">Malta::Max_CPUs</a>);
<a name="l00494"></a>00494 
<a name="l00495"></a>00495     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>=0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00496"></a>00496                                         <span class="comment">//Note: Malta does not use index, but this was added to use the pre-existing implementation</span>
<a name="l00497"></a>00497               <a class="code" href="classMaltaCChip.html#ae7ba1afe6be03355de9c5cbc41c11f96">malta</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a82089f360a335ee396b89d844c278968">clear</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, interrupt, 0);
<a name="l00498"></a>00498               <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classMalta.html">Malta</a>, <span class="stringliteral">&quot;clearing interrupt to cpu %d,&quot;</span>
<a name="l00499"></a>00499                         <span class="stringliteral">&quot;interrupt %d\n&quot;</span>,<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, interrupt);
<a name="l00500"></a>00500    }
<a name="l00501"></a>00501 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad463cf06091847c5eef7aba24419eee0"></a><!-- doxytag: member="MaltaCChip::clearIPI" ref="ad463cf06091847c5eef7aba24419eee0" args="(uint64_t ipintr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearIPI </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>ipintr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>post an ipi interrupt to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>ipintr</em>&nbsp;</td><td>the cpu number to clear(bitvector) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00371"></a>00371 {
<a name="l00372"></a>00372                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MaltaCCHIP::clear() not implemented.&quot;</span>);
<a name="l00373"></a>00373                 <span class="comment">/*</span>
<a name="l00374"></a>00374 <span class="comment">    int numcpus = malta-&gt;intrctrl-&gt;cpu-&gt;system-&gt;threadContexts.size();</span>
<a name="l00375"></a>00375 <span class="comment">    assert(numcpus &lt;= Malta::Max_CPUs);</span>
<a name="l00376"></a>00376 <span class="comment"></span>
<a name="l00377"></a>00377 <span class="comment">    if (ipintr) {</span>
<a name="l00378"></a>00378 <span class="comment">        for (int cpunum=0; cpunum &lt; numcpus; cpunum++) {</span>
<a name="l00379"></a>00379 <span class="comment">            // Check each cpu bit</span>
<a name="l00380"></a>00380 <span class="comment">            uint64_t cpumask = ULL(1) &lt;&lt; cpunum;</span>
<a name="l00381"></a>00381 <span class="comment">            if (ipintr &amp; cpumask) {</span>
<a name="l00382"></a>00382 <span class="comment">                // Check if there is a pending ipi</span>
<a name="l00383"></a>00383 <span class="comment">                if (ipint &amp; cpumask) {</span>
<a name="l00384"></a>00384 <span class="comment">                    ipint &amp;= ~cpumask;</span>
<a name="l00385"></a>00385 <span class="comment">                    malta-&gt;intrctrl-&gt;clear(cpunum, TheISA::INTLEVEL_IRQ3, 0);</span>
<a name="l00386"></a>00386 <span class="comment">                    DPRINTF(IPI, &quot;clear IPI IPI cpu=%d\n&quot;, cpunum);</span>
<a name="l00387"></a>00387 <span class="comment">                }</span>
<a name="l00388"></a>00388 <span class="comment">                else</span>
<a name="l00389"></a>00389 <span class="comment">                    warn(&quot;clear IPI for CPU=%d, but NO IPI\n&quot;, cpunum);</span>
<a name="l00390"></a>00390 <span class="comment">            }</span>
<a name="l00391"></a>00391 <span class="comment">        }</span>
<a name="l00392"></a>00392 <span class="comment">    }</span>
<a name="l00393"></a>00393 <span class="comment">    else</span>
<a name="l00394"></a>00394 <span class="comment">        panic(&quot;Big IPI Clear, but not processors indicated\n&quot;);</span>
<a name="l00395"></a>00395 <span class="comment">        */</span>
<a name="l00396"></a>00396 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1bc328d0acc40e7f79412b5b3c9b9395"></a><!-- doxytag: member="MaltaCChip::clearITI" ref="a1bc328d0acc40e7f79412b5b3c9b9395" args="(uint64_t itintr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearITI </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>itintr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>clear a timer interrupt previously posted to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>itintr</em>&nbsp;</td><td>the cpu number to clear(bitvector) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00400"></a>00400 {
<a name="l00401"></a>00401                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MaltaCCHIP::clearITI() not implemented.&quot;</span>);
<a name="l00402"></a>00402                 <span class="comment">/*</span>
<a name="l00403"></a>00403 <span class="comment">    int numcpus = malta-&gt;intrctrl-&gt;cpu-&gt;system-&gt;threadContexts.size();</span>
<a name="l00404"></a>00404 <span class="comment">    assert(numcpus &lt;= Malta::Max_CPUs);</span>
<a name="l00405"></a>00405 <span class="comment"></span>
<a name="l00406"></a>00406 <span class="comment">    if (itintr) {</span>
<a name="l00407"></a>00407 <span class="comment">        for (int i=0; i &lt; numcpus; i++) {</span>
<a name="l00408"></a>00408 <span class="comment">            uint64_t cpumask = ULL(1) &lt;&lt; i;</span>
<a name="l00409"></a>00409 <span class="comment">            if (itintr &amp; cpumask &amp; itint) {</span>
<a name="l00410"></a>00410 <span class="comment">                malta-&gt;intrctrl-&gt;clear(i, TheISA::INTLEVEL_IRQ2, 0);</span>
<a name="l00411"></a>00411 <span class="comment">                itint &amp;= ~cpumask;</span>
<a name="l00412"></a>00412 <span class="comment">                DPRINTF(Malta, &quot;clearing rtc interrupt to cpu=%d\n&quot;, i);</span>
<a name="l00413"></a>00413 <span class="comment">            }</span>
<a name="l00414"></a>00414 <span class="comment">        }</span>
<a name="l00415"></a>00415 <span class="comment">    }</span>
<a name="l00416"></a>00416 <span class="comment">    else</span>
<a name="l00417"></a>00417 <span class="comment">        panic(&quot;Big ITI Clear, but not processors indicated\n&quot;);</span>
<a name="l00418"></a>00418 <span class="comment">    */</span>
<a name="l00419"></a>00419 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acd3c3feb78ae7a8f88fe0f110a718dff"></a><!-- doxytag: member="MaltaCChip::params" ref="acd3c3feb78ae7a8f88fe0f110a718dff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classMaltaCChip.html#a7a47c530613bf1fa98cc01dad4ffc4e3">Params</a>* params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBasicPioDevice.html#acd3c3feb78ae7a8f88fe0f110a718dff">BasicPioDevice</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00086"></a>00086     {
<a name="l00087"></a>00087         <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classMaltaCChip.html#a7a47c530613bf1fa98cc01dad4ffc4e3">Params</a> *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#acaf6024ae9dda44bfb1c67e05ad70aef">_params</a>);
<a name="l00088"></a>00088     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9a5bef2d9dc872c3efda198f08e08c62"></a><!-- doxytag: member="MaltaCChip::postIntr" ref="a9a5bef2d9dc872c3efda198f08e08c62" args="(uint32_t interrupt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void postIntr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>interrupt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>post an interrupt to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>interrupt</em>&nbsp;</td><td>the interrupt number to post (0-7) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00476"></a>00476 {
<a name="l00477"></a>00477     uint64_t size = <a class="code" href="classPioDevice.html#a8ae37465ba84acfef6af3e9b9e6dbbd5">sys</a>-&gt;<a class="code" href="classSystem.html#a19840a204c4d6f67b45a07073e8b41df">threadContexts</a>.size();
<a name="l00478"></a>00478     assert(size &lt;= <a class="code" href="classMalta.html#ab15ce4af0fe2c47746a30bafa34ced51">Malta::Max_CPUs</a>);
<a name="l00479"></a>00479 
<a name="l00480"></a>00480     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>=0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00481"></a>00481                                         <span class="comment">//Note: Malta does not use index, but this was added to use the pre-existing implementation</span>
<a name="l00482"></a>00482               <a class="code" href="classMaltaCChip.html#ae7ba1afe6be03355de9c5cbc41c11f96">malta</a>-&gt;<a class="code" href="classPlatform.html#aab4191dd66c041ed67fb31d758ab705e">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa6e4c477d43213ac8c5adc393174e293">post</a>(<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, interrupt, 0);
<a name="l00483"></a>00483               <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classMalta.html">Malta</a>, <span class="stringliteral">&quot;posting  interrupt to cpu %d,&quot;</span>
<a name="l00484"></a>00484                         <span class="stringliteral">&quot;interrupt %d\n&quot;</span>,<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>, interrupt);
<a name="l00485"></a>00485    }
<a name="l00486"></a>00486 
<a name="l00487"></a>00487 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acdd7f639bc4c5a8d164d48a96734d6c1"></a><!-- doxytag: member="MaltaCChip::postRTC" ref="acdd7f639bc4c5a8d164d48a96734d6c1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void postRTC </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>post an RTC interrupt to the CPU </p>

<p><div class="fragment"><pre class="fragment"><a name="l00455"></a>00455 {
<a name="l00456"></a>00456                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MaltaCCHIP::postRTC() not implemented.&quot;</span>);
<a name="l00457"></a>00457 
<a name="l00458"></a>00458                 <span class="comment">/*</span>
<a name="l00459"></a>00459 <span class="comment">    int size = malta-&gt;intrctrl-&gt;cpu-&gt;system-&gt;threadContexts.size();</span>
<a name="l00460"></a>00460 <span class="comment">    assert(size &lt;= Malta::Max_CPUs);</span>
<a name="l00461"></a>00461 <span class="comment"></span>
<a name="l00462"></a>00462 <span class="comment">    for (int i = 0; i &lt; size; i++) {</span>
<a name="l00463"></a>00463 <span class="comment">        uint64_t cpumask = ULL(1) &lt;&lt; i;</span>
<a name="l00464"></a>00464 <span class="comment">       if (!(cpumask &amp; itint)) {</span>
<a name="l00465"></a>00465 <span class="comment">           itint |= cpumask;</span>
<a name="l00466"></a>00466 <span class="comment">           malta-&gt;intrctrl-&gt;post(i, TheISA::INTLEVEL_IRQ2, 0);</span>
<a name="l00467"></a>00467 <span class="comment">           DPRINTF(Malta, &quot;Posting RTC interrupt to cpu=%d&quot;, i);</span>
<a name="l00468"></a>00468 <span class="comment">       }</span>
<a name="l00469"></a>00469 <span class="comment">    }</span>
<a name="l00470"></a>00470 <span class="comment">    */</span>
<a name="l00471"></a>00471 
<a name="l00472"></a>00472 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a613ec7d5e1ec64f8d21fec78ae8e568e"></a><!-- doxytag: member="MaltaCChip::read" ref="a613ec7d5e1ec64f8d21fec78ae8e568e" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pure virtual function that the device must implement. Called when a read command is recieved by the port. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> describing this request </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>number of ticks it took to complete </dd></dl>

<p><a class="el" href="classPioDevice.html#a842312590432036092c422c87a442358">PioDevice</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00069"></a>00069 {
<a name="l00070"></a>00070                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MaltaCCHIP::read() not implemented.&quot;</span>);
<a name="l00071"></a>00071                 <span class="keywordflow">return</span> <a class="code" href="classBasicPioDevice.html#ac8e969635a78ab9ab123904ccca434cc">pioDelay</a>;
<a name="l00072"></a>00072                 <span class="comment">/*</span>
<a name="l00073"></a>00073 <span class="comment">    DPRINTF(Malta, &quot;read  va=%#x size=%d\n&quot;, pkt-&gt;getAddr(), pkt-&gt;getSize());</span>
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">    assert(pkt-&gt;result == Packet::Unknown);</span>
<a name="l00076"></a>00076 <span class="comment">    assert(pkt-&gt;getAddr() &gt;= pioAddr &amp;&amp; pkt-&gt;getAddr() &lt; pioAddr + pioSize);</span>
<a name="l00077"></a>00077 <span class="comment"></span>
<a name="l00078"></a>00078 <span class="comment">    Addr regnum = (pkt-&gt;getAddr() - pioAddr) &gt;&gt; 6;</span>
<a name="l00079"></a>00079 <span class="comment">    Addr daddr = (pkt-&gt;getAddr() - pioAddr);</span>
<a name="l00080"></a>00080 <span class="comment"></span>
<a name="l00081"></a>00081 <span class="comment">    pkt-&gt;allocate();</span>
<a name="l00082"></a>00082 <span class="comment">    switch (pkt-&gt;getSize()) {</span>
<a name="l00083"></a>00083 <span class="comment"></span>
<a name="l00084"></a>00084 <span class="comment">      case sizeof(uint64_t):</span>
<a name="l00085"></a>00085 <span class="comment">          if (daddr &amp; TSDEV_CC_BDIMS)</span>
<a name="l00086"></a>00086 <span class="comment">          {</span>
<a name="l00087"></a>00087 <span class="comment">              pkt-&gt;set(dim[(daddr &gt;&gt; 4) &amp; 0x3F]);</span>
<a name="l00088"></a>00088 <span class="comment">              break;</span>
<a name="l00089"></a>00089 <span class="comment">          }</span>
<a name="l00090"></a>00090 <span class="comment"></span>
<a name="l00091"></a>00091 <span class="comment">          if (daddr &amp; TSDEV_CC_BDIRS)</span>
<a name="l00092"></a>00092 <span class="comment">          {</span>
<a name="l00093"></a>00093 <span class="comment">              pkt-&gt;set(dir[(daddr &gt;&gt; 4) &amp; 0x3F]);</span>
<a name="l00094"></a>00094 <span class="comment">              break;</span>
<a name="l00095"></a>00095 <span class="comment">          }</span>
<a name="l00096"></a>00096 <span class="comment"></span>
<a name="l00097"></a>00097 <span class="comment">          switch(regnum) {</span>
<a name="l00098"></a>00098 <span class="comment">              case TSDEV_CC_CSR:</span>
<a name="l00099"></a>00099 <span class="comment">                  pkt-&gt;set(0x0);</span>
<a name="l00100"></a>00100 <span class="comment">                  break;</span>
<a name="l00101"></a>00101 <span class="comment">              case TSDEV_CC_MTR:</span>
<a name="l00102"></a>00102 <span class="comment">                  panic(&quot;TSDEV_CC_MTR not implemeted\n&quot;);</span>
<a name="l00103"></a>00103 <span class="comment">                   break;</span>
<a name="l00104"></a>00104 <span class="comment">              case TSDEV_CC_MISC:</span>
<a name="l00105"></a>00105 <span class="comment">                  pkt-&gt;set((ipint &lt;&lt; 8) &amp; 0xF | (itint &lt;&lt; 4) &amp; 0xF |</span>
<a name="l00106"></a>00106 <span class="comment">                                     (pkt-&gt;req-&gt;contextId() &amp; 0x3));</span>
<a name="l00107"></a>00107 <span class="comment">                  break;</span>
<a name="l00108"></a>00108 <span class="comment">              case TSDEV_CC_AAR0:</span>
<a name="l00109"></a>00109 <span class="comment">              case TSDEV_CC_AAR1:</span>
<a name="l00110"></a>00110 <span class="comment">              case TSDEV_CC_AAR2:</span>
<a name="l00111"></a>00111 <span class="comment">              case TSDEV_CC_AAR3:</span>
<a name="l00112"></a>00112 <span class="comment">                  pkt-&gt;set(0);</span>
<a name="l00113"></a>00113 <span class="comment">                  break;</span>
<a name="l00114"></a>00114 <span class="comment">              case TSDEV_CC_DIM0:</span>
<a name="l00115"></a>00115 <span class="comment">                  pkt-&gt;set(dim[0]);</span>
<a name="l00116"></a>00116 <span class="comment">                  break;</span>
<a name="l00117"></a>00117 <span class="comment">              case TSDEV_CC_DIM1:</span>
<a name="l00118"></a>00118 <span class="comment">                  pkt-&gt;set(dim[1]);</span>
<a name="l00119"></a>00119 <span class="comment">                  break;</span>
<a name="l00120"></a>00120 <span class="comment">              case TSDEV_CC_DIM2:</span>
<a name="l00121"></a>00121 <span class="comment">                  pkt-&gt;set(dim[2]);</span>
<a name="l00122"></a>00122 <span class="comment">                  break;</span>
<a name="l00123"></a>00123 <span class="comment">              case TSDEV_CC_DIM3:</span>
<a name="l00124"></a>00124 <span class="comment">                  pkt-&gt;set(dim[3]);</span>
<a name="l00125"></a>00125 <span class="comment">                  break;</span>
<a name="l00126"></a>00126 <span class="comment">              case TSDEV_CC_DIR0:</span>
<a name="l00127"></a>00127 <span class="comment">                  pkt-&gt;set(dir[0]);</span>
<a name="l00128"></a>00128 <span class="comment">                  break;</span>
<a name="l00129"></a>00129 <span class="comment">              case TSDEV_CC_DIR1:</span>
<a name="l00130"></a>00130 <span class="comment">                  pkt-&gt;set(dir[1]);</span>
<a name="l00131"></a>00131 <span class="comment">                  break;</span>
<a name="l00132"></a>00132 <span class="comment">              case TSDEV_CC_DIR2:</span>
<a name="l00133"></a>00133 <span class="comment">                  pkt-&gt;set(dir[2]);</span>
<a name="l00134"></a>00134 <span class="comment">                  break;</span>
<a name="l00135"></a>00135 <span class="comment">              case TSDEV_CC_DIR3:</span>
<a name="l00136"></a>00136 <span class="comment">                  pkt-&gt;set(dir[3]);</span>
<a name="l00137"></a>00137 <span class="comment">                  break;</span>
<a name="l00138"></a>00138 <span class="comment">              case TSDEV_CC_DRIR:</span>
<a name="l00139"></a>00139 <span class="comment">                  pkt-&gt;set(drir);</span>
<a name="l00140"></a>00140 <span class="comment">                  break;</span>
<a name="l00141"></a>00141 <span class="comment">              case TSDEV_CC_PRBEN:</span>
<a name="l00142"></a>00142 <span class="comment">                  panic(&quot;TSDEV_CC_PRBEN not implemented\n&quot;);</span>
<a name="l00143"></a>00143 <span class="comment">                  break;</span>
<a name="l00144"></a>00144 <span class="comment">              case TSDEV_CC_IIC0:</span>
<a name="l00145"></a>00145 <span class="comment">              case TSDEV_CC_IIC1:</span>
<a name="l00146"></a>00146 <span class="comment">              case TSDEV_CC_IIC2:</span>
<a name="l00147"></a>00147 <span class="comment">              case TSDEV_CC_IIC3:</span>
<a name="l00148"></a>00148 <span class="comment">                  panic(&quot;TSDEV_CC_IICx not implemented\n&quot;);</span>
<a name="l00149"></a>00149 <span class="comment">                  break;</span>
<a name="l00150"></a>00150 <span class="comment">              case TSDEV_CC_MPR0:</span>
<a name="l00151"></a>00151 <span class="comment">              case TSDEV_CC_MPR1:</span>
<a name="l00152"></a>00152 <span class="comment">              case TSDEV_CC_MPR2:</span>
<a name="l00153"></a>00153 <span class="comment">              case TSDEV_CC_MPR3:</span>
<a name="l00154"></a>00154 <span class="comment">                  panic(&quot;TSDEV_CC_MPRx not implemented\n&quot;);</span>
<a name="l00155"></a>00155 <span class="comment">                  break;</span>
<a name="l00156"></a>00156 <span class="comment">              case TSDEV_CC_IPIR:</span>
<a name="l00157"></a>00157 <span class="comment">                  pkt-&gt;set(ipint);</span>
<a name="l00158"></a>00158 <span class="comment">                  break;</span>
<a name="l00159"></a>00159 <span class="comment">              case TSDEV_CC_ITIR:</span>
<a name="l00160"></a>00160 <span class="comment">                  pkt-&gt;set(itint);</span>
<a name="l00161"></a>00161 <span class="comment">                  break;</span>
<a name="l00162"></a>00162 <span class="comment">              default:</span>
<a name="l00163"></a>00163 <span class="comment">                  panic(&quot;default in cchip read reached, accessing 0x%x\n&quot;);</span>
<a name="l00164"></a>00164 <span class="comment">           } // uint64_t</span>
<a name="l00165"></a>00165 <span class="comment"></span>
<a name="l00166"></a>00166 <span class="comment">      break;</span>
<a name="l00167"></a>00167 <span class="comment">      case sizeof(uint32_t):</span>
<a name="l00168"></a>00168 <span class="comment">      case sizeof(uint16_t):</span>
<a name="l00169"></a>00169 <span class="comment">      case sizeof(uint8_t):</span>
<a name="l00170"></a>00170 <span class="comment">      default:</span>
<a name="l00171"></a>00171 <span class="comment">        panic(&quot;invalid access size(?) for malta register!\n&quot;);</span>
<a name="l00172"></a>00172 <span class="comment">    }</span>
<a name="l00173"></a>00173 <span class="comment">    DPRINTF(Malta, &quot;Malta CChip: read  regnum=%#x size=%d data=%lld\n&quot;,</span>
<a name="l00174"></a>00174 <span class="comment">            regnum, pkt-&gt;getSize(), pkt-&gt;get&lt;uint64_t&gt;());</span>
<a name="l00175"></a>00175 <span class="comment"></span>
<a name="l00176"></a>00176 <span class="comment">    pkt-&gt;result = Packet::Success;</span>
<a name="l00177"></a>00177 <span class="comment">    return pioDelay;</span>
<a name="l00178"></a>00178 <span class="comment">    */</span>
<a name="l00179"></a>00179 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1f4571959aa97b26452f6accc79abffe"></a><!-- doxytag: member="MaltaCChip::reqIPI" ref="a1f4571959aa97b26452f6accc79abffe" args="(uint64_t ipreq)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void reqIPI </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>ipreq</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>request an interrupt be posted to the CPU. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>ipreq</em>&nbsp;</td><td>the cpu number to interrupt(bitvector) </td></tr>
  </table>
  </dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00423"></a>00423 {
<a name="l00424"></a>00424                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MaltaCCHIP::reqIPI() not implemented.&quot;</span>);
<a name="l00425"></a>00425 
<a name="l00426"></a>00426                 <span class="comment">/*</span>
<a name="l00427"></a>00427 <span class="comment">    int numcpus = malta-&gt;intrctrl-&gt;cpu-&gt;system-&gt;threadContexts.size();</span>
<a name="l00428"></a>00428 <span class="comment">    assert(numcpus &lt;= Malta::Max_CPUs);</span>
<a name="l00429"></a>00429 <span class="comment"></span>
<a name="l00430"></a>00430 <span class="comment">    if (ipreq) {</span>
<a name="l00431"></a>00431 <span class="comment">        for (int cpunum=0; cpunum &lt; numcpus; cpunum++) {</span>
<a name="l00432"></a>00432 <span class="comment">            // Check each cpu bit</span>
<a name="l00433"></a>00433 <span class="comment">            uint64_t cpumask = ULL(1) &lt;&lt; cpunum;</span>
<a name="l00434"></a>00434 <span class="comment">            if (ipreq &amp; cpumask) {</span>
<a name="l00435"></a>00435 <span class="comment">                // Check if there is already an ipi (bits 8:11)</span>
<a name="l00436"></a>00436 <span class="comment">                if (!(ipint &amp; cpumask)) {</span>
<a name="l00437"></a>00437 <span class="comment">                    ipint  |= cpumask;</span>
<a name="l00438"></a>00438 <span class="comment">                    malta-&gt;intrctrl-&gt;post(cpunum, TheISA::INTLEVEL_IRQ3, 0);</span>
<a name="l00439"></a>00439 <span class="comment">                    DPRINTF(IPI, &quot;send IPI cpu=%d\n&quot;, cpunum);</span>
<a name="l00440"></a>00440 <span class="comment">                }</span>
<a name="l00441"></a>00441 <span class="comment">                else</span>
<a name="l00442"></a>00442 <span class="comment">                    warn(&quot;post IPI for CPU=%d, but IPI already\n&quot;, cpunum);</span>
<a name="l00443"></a>00443 <span class="comment">            }</span>
<a name="l00444"></a>00444 <span class="comment">        }</span>
<a name="l00445"></a>00445 <span class="comment">    }</span>
<a name="l00446"></a>00446 <span class="comment">    else</span>
<a name="l00447"></a>00447 <span class="comment">        panic(&quot;Big IPI Request, but not processors indicated\n&quot;);</span>
<a name="l00448"></a>00448 <span class="comment">   */</span>
<a name="l00449"></a>00449 
<a name="l00450"></a>00450 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a53e036786d17361be4c7320d39c99b84"></a><!-- doxytag: member="MaltaCChip::serialize" ref="a53e036786d17361be4c7320d39c99b84" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Serialize this object to the given output stream. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>os</em>&nbsp;</td><td>The stream to serialize to. </td></tr>
  </table>
  </dd>
</dl>

<p><a class="el" href="classSerializable.html#ad6272f80ae37e8331e3969b3f072a801">Serializable</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00506"></a>00506 {
<a name="l00507"></a>00507    <span class="comment">// SERIALIZE_ARRAY(dim, Malta::Max_CPUs);</span>
<a name="l00508"></a>00508     <span class="comment">//SERIALIZE_ARRAY(dir, Malta::Max_CPUs);</span>
<a name="l00509"></a>00509     <span class="comment">//SERIALIZE_SCALAR(ipint);</span>
<a name="l00510"></a>00510     <span class="comment">//SERIALIZE_SCALAR(itint);</span>
<a name="l00511"></a>00511     <span class="comment">//SERIALIZE_SCALAR(drir);</span>
<a name="l00512"></a>00512 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af22e5d6d660b97db37003ac61ac4ee49"></a><!-- doxytag: member="MaltaCChip::unserialize" ref="af22e5d6d660b97db37003ac61ac4ee49" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reconstruct the state of this object from a checkpoint. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em><a class="el" href="namespacecp.html">cp</a></em>&nbsp;</td><td>The checkpoint use. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>section</em>&nbsp;</td><td>The section name of this object </td></tr>
  </table>
  </dd>
</dl>

<p><a class="el" href="classSerializable.html#af100c4e9feabf3cd918619c88c718387">Serializable</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00516"></a>00516 {
<a name="l00517"></a>00517     <span class="comment">//UNSERIALIZE_ARRAY(dim, Malta::Max_CPUs);</span>
<a name="l00518"></a>00518     <span class="comment">//UNSERIALIZE_ARRAY(dir, Malta::Max_CPUs);</span>
<a name="l00519"></a>00519     <span class="comment">//UNSERIALIZE_SCALAR(ipint);</span>
<a name="l00520"></a>00520     <span class="comment">//UNSERIALIZE_SCALAR(itint);</span>
<a name="l00521"></a>00521     <span class="comment">//UNSERIALIZE_SCALAR(drir);</span>
<a name="l00522"></a>00522 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4cefab464e72b5dd42c003a0a4341802"></a><!-- doxytag: member="MaltaCChip::write" ref="a4cefab464e72b5dd42c003a0a4341802" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pure virtual function that the device must implement. Called when a write command is recieved by the port. </p>
<dl><dt><b>引数:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html">Packet</a> describing this request </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>戻り値:</b></dt><dd>number of ticks it took to complete </dd></dl>

<p><a class="el" href="classPioDevice.html#afe8371668d023bb2516b286e5e399b6f">PioDevice</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00183"></a>00183 {
<a name="l00184"></a>00184                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;MaltaCCHIP::write() not implemented.&quot;</span>);
<a name="l00185"></a>00185                 <span class="keywordflow">return</span> <a class="code" href="classBasicPioDevice.html#ac8e969635a78ab9ab123904ccca434cc">pioDelay</a>;
<a name="l00186"></a>00186                 <span class="comment">/*</span>
<a name="l00187"></a>00187 <span class="comment">    assert(pkt-&gt;getAddr() &gt;= pioAddr &amp;&amp; pkt-&gt;getAddr() &lt; pioAddr + pioSize);</span>
<a name="l00188"></a>00188 <span class="comment">    Addr daddr = pkt-&gt;getAddr() - pioAddr;</span>
<a name="l00189"></a>00189 <span class="comment">    Addr regnum = (pkt-&gt;getAddr() - pioAddr) &gt;&gt; 6 ;</span>
<a name="l00190"></a>00190 <span class="comment"></span>
<a name="l00191"></a>00191 <span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment">    assert(pkt-&gt;getSize() == sizeof(uint64_t));</span>
<a name="l00193"></a>00193 <span class="comment"></span>
<a name="l00194"></a>00194 <span class="comment">    DPRINTF(Malta, &quot;write - addr=%#x value=%#x\n&quot;, pkt-&gt;getAddr(), pkt-&gt;get&lt;uint64_t&gt;());</span>
<a name="l00195"></a>00195 <span class="comment"></span>
<a name="l00196"></a>00196 <span class="comment">    bool supportedWrite = false;</span>
<a name="l00197"></a>00197 <span class="comment"></span>
<a name="l00198"></a>00198 <span class="comment"></span>
<a name="l00199"></a>00199 <span class="comment">    if (daddr &amp; TSDEV_CC_BDIMS)</span>
<a name="l00200"></a>00200 <span class="comment">    {</span>
<a name="l00201"></a>00201 <span class="comment">        int number = (daddr &gt;&gt; 4) &amp; 0x3F;</span>
<a name="l00202"></a>00202 <span class="comment"></span>
<a name="l00203"></a>00203 <span class="comment">        uint64_t bitvector;</span>
<a name="l00204"></a>00204 <span class="comment">        uint64_t olddim;</span>
<a name="l00205"></a>00205 <span class="comment">        uint64_t olddir;</span>
<a name="l00206"></a>00206 <span class="comment"></span>
<a name="l00207"></a>00207 <span class="comment">        olddim = dim[number];</span>
<a name="l00208"></a>00208 <span class="comment">        olddir = dir[number];</span>
<a name="l00209"></a>00209 <span class="comment">        dim[number] = pkt-&gt;get&lt;uint64_t&gt;();</span>
<a name="l00210"></a>00210 <span class="comment">        dir[number] = dim[number] &amp; drir;</span>
<a name="l00211"></a>00211 <span class="comment">        for(int x = 0; x &lt; Malta::Max_CPUs; x++)</span>
<a name="l00212"></a>00212 <span class="comment">        {</span>
<a name="l00213"></a>00213 <span class="comment">            bitvector = ULL(1) &lt;&lt; x;</span>
<a name="l00214"></a>00214 <span class="comment">            // Figure out which bits have changed</span>
<a name="l00215"></a>00215 <span class="comment">            if ((dim[number] &amp; bitvector) != (olddim &amp; bitvector))</span>
<a name="l00216"></a>00216 <span class="comment">            {</span>
<a name="l00217"></a>00217 <span class="comment">                // The bit is now set and it wasn&apos;t before (set)</span>
<a name="l00218"></a>00218 <span class="comment">                if((dim[number] &amp; bitvector) &amp;&amp; (dir[number] &amp; bitvector))</span>
<a name="l00219"></a>00219 <span class="comment">                {</span>
<a name="l00220"></a>00220 <span class="comment">                    malta-&gt;intrctrl-&gt;post(number, TheISA::INTLEVEL_IRQ1, x);</span>
<a name="l00221"></a>00221 <span class="comment">                    DPRINTF(Malta, &quot;dim write resulting in posting dir&quot;</span>
<a name="l00222"></a>00222 <span class="comment">                            &quot; interrupt to cpu %d\n&quot;, number);</span>
<a name="l00223"></a>00223 <span class="comment">                }</span>
<a name="l00224"></a>00224 <span class="comment">                else if ((olddir &amp; bitvector) &amp;&amp;</span>
<a name="l00225"></a>00225 <span class="comment">                        !(dir[number] &amp; bitvector))</span>
<a name="l00226"></a>00226 <span class="comment">                {</span>
<a name="l00227"></a>00227 <span class="comment">                    // The bit was set and now its now clear and</span>
<a name="l00228"></a>00228 <span class="comment">                    // we were interrupting on that bit before</span>
<a name="l00229"></a>00229 <span class="comment">                    malta-&gt;intrctrl-&gt;clear(number, TheISA::INTLEVEL_IRQ1, x);</span>
<a name="l00230"></a>00230 <span class="comment">                    DPRINTF(Malta, &quot;dim write resulting in clear&quot;</span>
<a name="l00231"></a>00231 <span class="comment">                            &quot; dir interrupt to cpu %d\n&quot;, number);</span>
<a name="l00232"></a>00232 <span class="comment"></span>
<a name="l00233"></a>00233 <span class="comment">                }</span>
<a name="l00234"></a>00234 <span class="comment"></span>
<a name="l00235"></a>00235 <span class="comment"></span>
<a name="l00236"></a>00236 <span class="comment">            }</span>
<a name="l00237"></a>00237 <span class="comment">        }</span>
<a name="l00238"></a>00238 <span class="comment">    } else {</span>
<a name="l00239"></a>00239 <span class="comment">        switch(regnum) {</span>
<a name="l00240"></a>00240 <span class="comment">          case TSDEV_CC_CSR:</span>
<a name="l00241"></a>00241 <span class="comment">              panic(&quot;TSDEV_CC_CSR write\n&quot;);</span>
<a name="l00242"></a>00242 <span class="comment">          case TSDEV_CC_MTR:</span>
<a name="l00243"></a>00243 <span class="comment">              panic(&quot;TSDEV_CC_MTR write not implemented\n&quot;);</span>
<a name="l00244"></a>00244 <span class="comment">          case TSDEV_CC_MISC:</span>
<a name="l00245"></a>00245 <span class="comment">            uint64_t ipreq;</span>
<a name="l00246"></a>00246 <span class="comment">            ipreq = (pkt-&gt;get&lt;uint64_t&gt;() &gt;&gt; 12) &amp; 0xF;</span>
<a name="l00247"></a>00247 <span class="comment">            //If it is bit 12-15, this is an IPI post</span>
<a name="l00248"></a>00248 <span class="comment">            if (ipreq) {</span>
<a name="l00249"></a>00249 <span class="comment">                reqIPI(ipreq);</span>
<a name="l00250"></a>00250 <span class="comment">                supportedWrite = true;</span>
<a name="l00251"></a>00251 <span class="comment">            }</span>
<a name="l00252"></a>00252 <span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">            //If it is bit 8-11, this is an IPI clear</span>
<a name="l00254"></a>00254 <span class="comment">            uint64_t ipintr;</span>
<a name="l00255"></a>00255 <span class="comment">            ipintr = (pkt-&gt;get&lt;uint64_t&gt;() &gt;&gt; 8) &amp; 0xF;</span>
<a name="l00256"></a>00256 <span class="comment">            if (ipintr) {</span>
<a name="l00257"></a>00257 <span class="comment">                clearIPI(ipintr);</span>
<a name="l00258"></a>00258 <span class="comment">                supportedWrite = true;</span>
<a name="l00259"></a>00259 <span class="comment">            }</span>
<a name="l00260"></a>00260 <span class="comment"></span>
<a name="l00261"></a>00261 <span class="comment">            //If it is the 4-7th bit, clear the RTC interrupt</span>
<a name="l00262"></a>00262 <span class="comment">            uint64_t itintr;</span>
<a name="l00263"></a>00263 <span class="comment">              itintr = (pkt-&gt;get&lt;uint64_t&gt;() &gt;&gt; 4) &amp; 0xF;</span>
<a name="l00264"></a>00264 <span class="comment">            if (itintr) {</span>
<a name="l00265"></a>00265 <span class="comment">                  clearITI(itintr);</span>
<a name="l00266"></a>00266 <span class="comment">                supportedWrite = true;</span>
<a name="l00267"></a>00267 <span class="comment">            }</span>
<a name="l00268"></a>00268 <span class="comment"></span>
<a name="l00269"></a>00269 <span class="comment">              // ignore NXMs</span>
<a name="l00270"></a>00270 <span class="comment">              if (pkt-&gt;get&lt;uint64_t&gt;() &amp; 0x10000000)</span>
<a name="l00271"></a>00271 <span class="comment">                  supportedWrite = true;</span>
<a name="l00272"></a>00272 <span class="comment"></span>
<a name="l00273"></a>00273 <span class="comment">            if(!supportedWrite)</span>
<a name="l00274"></a>00274 <span class="comment">                  panic(&quot;TSDEV_CC_MISC write not implemented\n&quot;);</span>
<a name="l00275"></a>00275 <span class="comment"></span>
<a name="l00276"></a>00276 <span class="comment">            break;</span>
<a name="l00277"></a>00277 <span class="comment">            case TSDEV_CC_AAR0:</span>
<a name="l00278"></a>00278 <span class="comment">            case TSDEV_CC_AAR1:</span>
<a name="l00279"></a>00279 <span class="comment">            case TSDEV_CC_AAR2:</span>
<a name="l00280"></a>00280 <span class="comment">            case TSDEV_CC_AAR3:</span>
<a name="l00281"></a>00281 <span class="comment">                panic(&quot;TSDEV_CC_AARx write not implemeted\n&quot;);</span>
<a name="l00282"></a>00282 <span class="comment">            case TSDEV_CC_DIM0:</span>
<a name="l00283"></a>00283 <span class="comment">            case TSDEV_CC_DIM1:</span>
<a name="l00284"></a>00284 <span class="comment">            case TSDEV_CC_DIM2:</span>
<a name="l00285"></a>00285 <span class="comment">            case TSDEV_CC_DIM3:</span>
<a name="l00286"></a>00286 <span class="comment">                int number;</span>
<a name="l00287"></a>00287 <span class="comment">                if(regnum == TSDEV_CC_DIM0)</span>
<a name="l00288"></a>00288 <span class="comment">                    number = 0;</span>
<a name="l00289"></a>00289 <span class="comment">                else if(regnum == TSDEV_CC_DIM1)</span>
<a name="l00290"></a>00290 <span class="comment">                    number = 1;</span>
<a name="l00291"></a>00291 <span class="comment">                else if(regnum == TSDEV_CC_DIM2)</span>
<a name="l00292"></a>00292 <span class="comment">                    number = 2;</span>
<a name="l00293"></a>00293 <span class="comment">                else</span>
<a name="l00294"></a>00294 <span class="comment">                    number = 3;</span>
<a name="l00295"></a>00295 <span class="comment"></span>
<a name="l00296"></a>00296 <span class="comment">                uint64_t bitvector;</span>
<a name="l00297"></a>00297 <span class="comment">                uint64_t olddim;</span>
<a name="l00298"></a>00298 <span class="comment">                uint64_t olddir;</span>
<a name="l00299"></a>00299 <span class="comment"></span>
<a name="l00300"></a>00300 <span class="comment">                olddim = dim[number];</span>
<a name="l00301"></a>00301 <span class="comment">                olddir = dir[number];</span>
<a name="l00302"></a>00302 <span class="comment">                dim[number] = pkt-&gt;get&lt;uint64_t&gt;();</span>
<a name="l00303"></a>00303 <span class="comment">                dir[number] = dim[number] &amp; drir;</span>
<a name="l00304"></a>00304 <span class="comment">                for(int x = 0; x &lt; 64; x++)</span>
<a name="l00305"></a>00305 <span class="comment">                {</span>
<a name="l00306"></a>00306 <span class="comment">                    bitvector = ULL(1) &lt;&lt; x;</span>
<a name="l00307"></a>00307 <span class="comment">                    // Figure out which bits have changed</span>
<a name="l00308"></a>00308 <span class="comment">                    if ((dim[number] &amp; bitvector) != (olddim &amp; bitvector))</span>
<a name="l00309"></a>00309 <span class="comment">                    {</span>
<a name="l00310"></a>00310 <span class="comment">                        // The bit is now set and it wasn&apos;t before (set)</span>
<a name="l00311"></a>00311 <span class="comment">                        if((dim[number] &amp; bitvector) &amp;&amp; (dir[number] &amp; bitvector))</span>
<a name="l00312"></a>00312 <span class="comment">                        {</span>
<a name="l00313"></a>00313 <span class="comment">                          malta-&gt;intrctrl-&gt;post(number, TheISA::INTLEVEL_IRQ1, x);</span>
<a name="l00314"></a>00314 <span class="comment">                          DPRINTF(Malta, &quot;posting dir interrupt to cpu 0\n&quot;);</span>
<a name="l00315"></a>00315 <span class="comment">                        }</span>
<a name="l00316"></a>00316 <span class="comment">                        else if ((olddir &amp; bitvector) &amp;&amp;</span>
<a name="l00317"></a>00317 <span class="comment">                                !(dir[number] &amp; bitvector))</span>
<a name="l00318"></a>00318 <span class="comment">                        {</span>
<a name="l00319"></a>00319 <span class="comment">                            // The bit was set and now its now clear and</span>
<a name="l00320"></a>00320 <span class="comment">                            // we were interrupting on that bit before</span>
<a name="l00321"></a>00321 <span class="comment">                            malta-&gt;intrctrl-&gt;clear(number, TheISA::INTLEVEL_IRQ1, x);</span>
<a name="l00322"></a>00322 <span class="comment">                          DPRINTF(Malta, &quot;dim write resulting in clear&quot;</span>
<a name="l00323"></a>00323 <span class="comment">                                    &quot; dir interrupt to cpu %d\n&quot;,</span>
<a name="l00324"></a>00324 <span class="comment">                                    x);</span>
<a name="l00325"></a>00325 <span class="comment"></span>
<a name="l00326"></a>00326 <span class="comment">                        }</span>
<a name="l00327"></a>00327 <span class="comment"></span>
<a name="l00328"></a>00328 <span class="comment"></span>
<a name="l00329"></a>00329 <span class="comment">                    }</span>
<a name="l00330"></a>00330 <span class="comment">                }</span>
<a name="l00331"></a>00331 <span class="comment">                break;</span>
<a name="l00332"></a>00332 <span class="comment">            case TSDEV_CC_DIR0:</span>
<a name="l00333"></a>00333 <span class="comment">            case TSDEV_CC_DIR1:</span>
<a name="l00334"></a>00334 <span class="comment">            case TSDEV_CC_DIR2:</span>
<a name="l00335"></a>00335 <span class="comment">            case TSDEV_CC_DIR3:</span>
<a name="l00336"></a>00336 <span class="comment">                panic(&quot;TSDEV_CC_DIR write not implemented\n&quot;);</span>
<a name="l00337"></a>00337 <span class="comment">            case TSDEV_CC_DRIR:</span>
<a name="l00338"></a>00338 <span class="comment">                panic(&quot;TSDEV_CC_DRIR write not implemented\n&quot;);</span>
<a name="l00339"></a>00339 <span class="comment">            case TSDEV_CC_PRBEN:</span>
<a name="l00340"></a>00340 <span class="comment">                panic(&quot;TSDEV_CC_PRBEN write not implemented\n&quot;);</span>
<a name="l00341"></a>00341 <span class="comment">            case TSDEV_CC_IIC0:</span>
<a name="l00342"></a>00342 <span class="comment">            case TSDEV_CC_IIC1:</span>
<a name="l00343"></a>00343 <span class="comment">            case TSDEV_CC_IIC2:</span>
<a name="l00344"></a>00344 <span class="comment">            case TSDEV_CC_IIC3:</span>
<a name="l00345"></a>00345 <span class="comment">                panic(&quot;TSDEV_CC_IICx write not implemented\n&quot;);</span>
<a name="l00346"></a>00346 <span class="comment">            case TSDEV_CC_MPR0:</span>
<a name="l00347"></a>00347 <span class="comment">            case TSDEV_CC_MPR1:</span>
<a name="l00348"></a>00348 <span class="comment">            case TSDEV_CC_MPR2:</span>
<a name="l00349"></a>00349 <span class="comment">            case TSDEV_CC_MPR3:</span>
<a name="l00350"></a>00350 <span class="comment">                panic(&quot;TSDEV_CC_MPRx write not implemented\n&quot;);</span>
<a name="l00351"></a>00351 <span class="comment">            case TSDEV_CC_IPIR:</span>
<a name="l00352"></a>00352 <span class="comment">                clearIPI(pkt-&gt;get&lt;uint64_t&gt;());</span>
<a name="l00353"></a>00353 <span class="comment">                break;</span>
<a name="l00354"></a>00354 <span class="comment">            case TSDEV_CC_ITIR:</span>
<a name="l00355"></a>00355 <span class="comment">                clearITI(pkt-&gt;get&lt;uint64_t&gt;());</span>
<a name="l00356"></a>00356 <span class="comment">                break;</span>
<a name="l00357"></a>00357 <span class="comment">            case TSDEV_CC_IPIQ:</span>
<a name="l00358"></a>00358 <span class="comment">                reqIPI(pkt-&gt;get&lt;uint64_t&gt;());</span>
<a name="l00359"></a>00359 <span class="comment">                break;</span>
<a name="l00360"></a>00360 <span class="comment">            default:</span>
<a name="l00361"></a>00361 <span class="comment">              panic(&quot;default in cchip read reached, accessing 0x%x\n&quot;);</span>
<a name="l00362"></a>00362 <span class="comment">        }  // swtich(regnum)</span>
<a name="l00363"></a>00363 <span class="comment">    } // not BIG_TSUNAMI write</span>
<a name="l00364"></a>00364 <span class="comment">    pkt-&gt;result = Packet::Success;</span>
<a name="l00365"></a>00365 <span class="comment">    return pioDelay;</span>
<a name="l00366"></a>00366 <span class="comment">    */</span>
<a name="l00367"></a>00367 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="ae7ba1afe6be03355de9c5cbc41c11f96"></a><!-- doxytag: member="MaltaCChip::malta" ref="ae7ba1afe6be03355de9c5cbc41c11f96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMalta.html">Malta</a>* <a class="el" href="classMaltaCChip.html#ae7ba1afe6be03355de9c5cbc41c11f96">malta</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>pointer to the malta object. This is our access to all the other malta devices. </p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>dev/mips/<a class="el" href="malta__cchip_8hh_source.html">malta_cchip.hh</a></li>
<li>dev/mips/<a class="el" href="malta__cchip_8cc.html">malta_cchip.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
