

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     1 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                     fast # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007febe3708000,1024
launching memcpy command : MemcpyHtoD,0x00007febe3710400,65536
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 1
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 17746
gpu_sim_insn = 154794
gpu_ipc =       8.7228
gpu_tot_sim_cycle = 17746
gpu_tot_stall_cycle = 6789
tot_cycles_exec_all_SM = 101952
cycles_passed = 17746
gpu_tot_sim_insn = 154794
gpu_tot_ipc =       8.7228
gpu_tot_issued_cta = 2
gpu_occupancy = 49.5061% 
gpu_tot_occupancy = 49.5061% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2632
partiton_level_parallism_total  =       0.2632
partiton_level_parallism_util =       1.8778
partiton_level_parallism_util_total  =       1.8778
L2_BW  =      16.7841 GB/Sec
L2_BW_total  =      16.7841 GB/Sec
gpu_total_sim_rate=25799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2682
	L1I_total_cache_misses = 758
	L1I_total_cache_miss_rate = 0.2826
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2421, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2885
	L1D_cache_core[1]: Access = 2955, Miss = 2487, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5909
	L1D_total_cache_misses = 4908
	L1D_total_cache_miss_rate = 0.8306
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5739
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 940
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 758
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 686
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3368

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4855
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 884
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 154794
gpgpu_n_tot_w_icount = 5364
gpgpu_n_stall_shd_mem = 3193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3904
gpgpu_n_mem_write_global = 694
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21128
gpgpu_n_store_insn = 1228
gpgpu_n_shmem_insn = 16416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2473
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9337	W0_Idle:163836	W0_Scoreboard:20590	W1:174	W2:6	W3:18	W4:12	W5:24	W6:24	W7:36	W8:54	W9:18	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:18	W24:54	W25:36	W26:24	W27:24	W28:12	W29:18	W30:6	W31:4	W32:4636
single_issue_nums: WS0:1476	WS1:1296	WS2:1296	WS3:1296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31232 {8:3904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27760 {40:694,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156160 {40:3904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5552 {8:694,}
traffic_breakdown_memtocore[INST_ACC_R] = 11520 {40:288,}
ENTERING ACCELSIM HERE
maxmflatency = 430 
max_icnt2mem_latency = 149 
maxmrqlatency = 39 
max_icnt2sh_latency = 54 
averagemflatency = 244 
avg_icnt2mem_latency = 62 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:765 	18 	20 	102 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3304 	1294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	0 	0 	513 	2505 	1571 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3318 	828 	348 	91 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         1         0         1         0         0         0         0         0         1         0         0         0         0 
dram[2]:         4         8         0         0         0         0         0         0         0         0         1         1         1         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[4]:         8         8         0         0         1         0         0         0         0         1         0         0         0         0         1         0 
dram[5]:         8         4         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         1         0         0         0         0         1         0         0 
dram[8]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         4         0         0         0         0         0         0         0         0         0         1         0         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:         8        20         0         0         0         0         0         1         0         0         0         1         0         0         0         0 
dram[12]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         1         0         0         0         0         0         0         0         0         0         0         1         0         0         1 
dram[14]:         0         4         1         0         0         0         0         0         1         0         0         1         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11580     11240         0         0     16542     16038         0         0     16042     16608         0         0         0         0     16286         0 
dram[1]:     11653     12147         0     16028     16065     16053         0         0         0         0         0     16231         0         0         0         0 
dram[2]:     12542     11010         0         0     16031         0     16502     16514     16047     16047     16034     16036     16034     16032     16037     16053 
dram[3]:      9816      9600         0         0         0         0         0     16061     16048     16293     16289     16321         0     16040     16054         0 
dram[4]:     10065      9084         0     16151     16152         0         0         0         0     16469         0     16048     16540         0     16030     16292 
dram[5]:      8994      9071         0         0     16303         0     16220         0     16050     16507         0     16143         0         0     16446     16247 
dram[6]:      8758      8444     16385         0     16047         0     16252     16043         0     16141         0     16295     16607         0         0         0 
dram[7]:      8713      9019     16030         0         0         0         0         0     16067     16063     16289     16232     16287     16050         0         0 
dram[8]:     14710     16051     16053         0     16044         0         0     16501         0         0         0     16042         0         0         0     16250 
dram[9]:     16865     15012         0         0     16057         0     16452     16056     16253     16507     16287     16034         0         0     16072         0 
dram[10]:      9330     16011         0         0         0         0         0         0     16292         0     16511         0         0     16074     16040         0 
dram[11]:     10938      9634         0     16051     16612     16384         0     16059         0     16075     16055     16320         0         0         0         0 
dram[12]:     16835     16055         0     16544         0     16478         0         0         0         0         0     16219     16249         0         0     16066 
dram[13]:     16855     16044         0     16032     16140     16029     16479         0         0     16301         0     16319     16034     16068     16035     16056 
dram[14]:     16853      9951     16049         0     16043         0         0     16040     16035     16040     16448     16286         0         0         0     16142 
dram[15]:     10279     10610     16036     16073     16290         0     16149     16606     16038     16041         0         0         0     16251         0     16305 
average row accesses per activate:
dram[0]: 13.000000 13.000000      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000 12.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[2]:  8.333333 14.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  2.000000  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  9.666667  9.666667      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  7.500000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667 11.500000      -nan      -nan  2.000000      -nan  1.500000      -nan  1.000000  1.000000      -nan  1.000000      -nan      -nan  1.000000  2.000000 
dram[6]: 12.000000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[7]: 12.000000  5.400000  2.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan 
dram[8]: 11.500000  7.333333  1.000000      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000 
dram[9]: 20.000000  6.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[10]:  9.666667  6.500000      -nan      -nan      -nan      -nan      -nan      -nan  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000      -nan 
dram[11]: 13.500000  9.333333      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[12]: 20.000000 10.500000      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000 
dram[13]: 20.000000 10.500000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[14]: 20.000000 11.500000  1.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan  1.000000 
dram[15]: 12.000000 11.500000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan  1.000000      -nan  1.000000 
average row locality = 952/223 = 4.269058
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        26         0         0         1         2         0         0         1         1         0         0         0         0         1         0 
dram[1]:        24        24         0         2         1         3         0         0         0         0         0         2         0         0         0         0 
dram[2]:        25        28         0         0         1         0         1         1         1         2         4         2         2         1         1         1 
dram[3]:        29        29         0         0         0         0         0         1         1         2         1         3         0         4         1         0 
dram[4]:        28        30         0         1         2         0         0         0         0         2         0         1         1         0         2         1 
dram[5]:        29        23         0         0         2         0         3         0         1         1         0         1         0         0         1         2 
dram[6]:        24        24         1         0         2         0         1         2         0         1         0         2         1         0         0         0 
dram[7]:        24        27         2         0         0         0         0         0         2         1         1         1         1         2         0         0 
dram[8]:        23        22         1         0         2         0         0         1         0         0         0         1         0         0         0         1 
dram[9]:        20        26         0         0         1         0         1         1         1         1         1         3         0         0         4         0 
dram[10]:        29        26         0         0         0         0         0         0         3         0         1         0         0         1         1         0 
dram[11]:        27        28         0         1         1         1         0         2         0         1         1         2         0         0         0         0 
dram[12]:        20        21         0         1         0         1         0         0         0         0         0         1         1         0         0         1 
dram[13]:        20        21         0         1         1         1         1         0         0         1         0         1         2         1         1         2 
dram[14]:        20        23         2         0         1         0         0         1         2         1         2         2         0         0         0         1 
dram[15]:        24        23         1         1         2         0         1         1         1         2         0         0         0         1         0         1 
total dram reads = 952
min_bank_accesses = 0!
chip skew: 71/46 = 1.54
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        707       684    none      none        1162       745    none      none         318       314    none      none      none      none         312    none  
dram[1]:        788       801    none        7472      1168       613    none      none      none      none      none         320    none      none      none      none  
dram[2]:        736       671    none      none        1158    none         314       314       318       350       327       329       325       344       345       338
dram[3]:        685       669    none      none      none      none      none         326       320       320       315       322    none         325       325    none  
dram[4]:        677       646    none       14463       324    none      none      none      none         319    none         316       313    none         320       317
dram[5]:        670       795    none      none         315    none         323    none         320       317    none         315    none      none         313       314
dram[6]:        787       789     14715    none         334    none         318       326    none         314    none         322       313    none      none      none  
dram[7]:        759       727      7520    none      none      none      none      none         326       324       318       314       313       325    none      none  
dram[8]:        808       887     14730    none         325    none      none         313    none      none      none         321    none      none      none         317
dram[9]:        938       743    none      none         327    none         317       317       319       318       313       325    none      none         326    none  
dram[10]:        659       736    none      none      none      none      none      none         319    none         314    none      none         328       318    none  
dram[11]:        674       663    none       14437       316       313    none         323    none         323       318       319    none      none      none      none  
dram[12]:        927       912    none       14063    none         313    none      none      none      none      none         313       314    none      none         322
dram[13]:        940       909    none       16598       313       315       313    none      none         313    none         313       324       322       322       322
dram[14]:        936       773      7493    none         332    none      none         319       321       323       316       318    none      none      none         315
dram[15]:        776       794     14574     14811       317    none         314       312       319       323    none      none      none         317    none         314
maximum mf latency per bank:
dram[0]:        401       391       315       263       314       324         0         0       318       314         0         0         0         0       312         0
dram[1]:        387       394       316       331       320       351         0         0         0         0         0       325         0         0         0         0
dram[2]:        389       400       272       260       318       225       314       314       318       352       333       333       328       344       345       338
dram[3]:        430       387       263       261       225       225         0       326       320       322       315       328         0       331       325         0
dram[4]:        392       387       268       315       330         0         0         0         0       325         0       316       313         0       324       317
dram[5]:        390       391       272       272       317         0       339         0       320       317         0       315         0         0       313       316
dram[6]:        390       386       313       261       348         0       318       333         0       314         0       324       313         0         0         0
dram[7]:        388       390       315       266         0         0         0         0       326       324       318       314       313       328         0         0
dram[8]:        385       387       323       267       328         0         0       313         0         0         0       321         0         0         0       317
dram[9]:        382       383       266       268       327         0       317       317       319       318       313       333         0         0       328         0
dram[10]:        385       387       267       263         0         0         0         0       325         0       314         0         0       328       318         0
dram[11]:        389       391       265       316       316       313         0       325         0       323       318       325         0         0         0         0
dram[12]:        384       385       261       314         0       313         0         0         0         0         0       313       314         0         0       322
dram[13]:        387       389       261       337       313       315       313         0         0       313         0       313       332       322       322       323
dram[14]:        391       388       324       307       332         0         0       319       325       323       317       324         0         0         0       315
dram[15]:        390       392       315       323       319         0       314       312       319       325         0         0         0       317         0       314
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32532 n_act=10 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007116
n_activity=865 dram_eff=0.2682
bk0: 26a 32489i bk1: 26a 32491i bk2: 0a 32600i bk3: 0a 32603i bk4: 1a 32583i bk5: 2a 32542i bk6: 0a 32598i bk7: 0a 32602i bk8: 1a 32578i bk9: 1a 32580i bk10: 0a 32600i bk11: 0a 32602i bk12: 0a 32603i bk13: 0a 32604i bk14: 1a 32585i bk15: 0a 32606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827586
Row_Buffer_Locality_read = 0.827586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306061
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.103448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007116 
total_CMD = 32603 
util_bw = 232 
Wasted_Col = 160 
Wasted_Row = 22 
Idle = 32189 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32532 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 58 
Row_Bus_Util =  0.000399 
CoL_Bus_Util = 0.001779 
Either_Row_CoL_Bus_Util = 0.002178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32529 n_act=12 n_pre=6 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006871
n_activity=898 dram_eff=0.2494
bk0: 24a 32490i bk1: 24a 32502i bk2: 0a 32601i bk3: 2a 32541i bk4: 1a 32580i bk5: 3a 32472i bk6: 0a 32598i bk7: 0a 32603i bk8: 0a 32604i bk9: 0a 32604i bk10: 0a 32604i bk11: 2a 32538i bk12: 0a 32601i bk13: 0a 32603i bk14: 0a 32603i bk15: 0a 32605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358209
Bank_Level_Parallism_Col = 1.189274
Bank_Level_Parallism_Ready = 1.107143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189274 

BW Util details:
bwutil = 0.006871 
total_CMD = 32603 
util_bw = 224 
Wasted_Col = 192 
Wasted_Row = 72 
Idle = 32115 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32529 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 56 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001718 
Either_Row_CoL_Bus_Util = 0.002270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126062
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32510 n_act=20 n_pre=7 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008588
n_activity=1034 dram_eff=0.2708
bk0: 25a 32459i bk1: 28a 32483i bk2: 0a 32599i bk3: 0a 32602i bk4: 1a 32583i bk5: 0a 32604i bk6: 1a 32585i bk7: 1a 32583i bk8: 1a 32583i bk9: 2a 32530i bk10: 4a 32485i bk11: 2a 32506i bk12: 2a 32526i bk13: 1a 32534i bk14: 1a 32536i bk15: 1a 32556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.665511
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.068493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198257 

BW Util details:
bwutil = 0.008588 
total_CMD = 32603 
util_bw = 280 
Wasted_Col = 271 
Wasted_Row = 101 
Idle = 31951 

BW Util Bottlenecks: 
RCDc_limit = 333 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32510 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 70 
Row_Bus_Util =  0.000828 
CoL_Bus_Util = 0.002147 
Either_Row_CoL_Bus_Util = 0.002852 
Issued_on_Two_Bus_Simul_Util = 0.000123 
issued_two_Eff = 0.043011 
queue_avg = 0.014262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0142625
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32507 n_act=17 n_pre=8 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008711
n_activity=1116 dram_eff=0.2545
bk0: 29a 32431i bk1: 29a 32410i bk2: 0a 32596i bk3: 0a 32601i bk4: 0a 32601i bk5: 0a 32603i bk6: 0a 32604i bk7: 1a 32577i bk8: 1a 32584i bk9: 2a 32579i bk10: 1a 32584i bk11: 3a 32502i bk12: 0a 32602i bk13: 4a 32501i bk14: 1a 32571i bk15: 0a 32603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760563
Row_Buffer_Locality_read = 0.760563
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.330998
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.169014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204444 

BW Util details:
bwutil = 0.008711 
total_CMD = 32603 
util_bw = 284 
Wasted_Col = 256 
Wasted_Row = 107 
Idle = 31956 

BW Util Bottlenecks: 
RCDc_limit = 304 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32507 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 8 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 71 
Row_Bus_Util =  0.000767 
CoL_Bus_Util = 0.002178 
Either_Row_CoL_Bus_Util = 0.002945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0132503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32512 n_act=16 n_pre=7 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008343
n_activity=1057 dram_eff=0.2573
bk0: 28a 32493i bk1: 30a 32403i bk2: 0a 32598i bk3: 1a 32581i bk4: 2a 32526i bk5: 0a 32597i bk6: 0a 32601i bk7: 0a 32601i bk8: 0a 32602i bk9: 2a 32541i bk10: 0a 32601i bk11: 1a 32585i bk12: 1a 32583i bk13: 0a 32603i bk14: 2a 32544i bk15: 1a 32586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.322581
Bank_Level_Parallism_Col = 1.156250
Bank_Level_Parallism_Ready = 1.073529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156250 

BW Util details:
bwutil = 0.008343 
total_CMD = 32603 
util_bw = 272 
Wasted_Col = 259 
Wasted_Row = 67 
Idle = 32005 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32512 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 68 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.002086 
Either_Row_CoL_Bus_Util = 0.002791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00972303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32523 n_act=13 n_pre=4 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007729
n_activity=1080 dram_eff=0.2333
bk0: 29a 32443i bk1: 23a 32527i bk2: 0a 32601i bk3: 0a 32603i bk4: 2a 32579i bk5: 0a 32602i bk6: 3a 32512i bk7: 0a 32600i bk8: 1a 32582i bk9: 1a 32581i bk10: 0a 32603i bk11: 1a 32583i bk12: 0a 32602i bk13: 0a 32603i bk14: 1a 32584i bk15: 2a 32581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793651
Row_Buffer_Locality_read = 0.793651
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153153
Bank_Level_Parallism_Col = 1.046196
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046196 

BW Util details:
bwutil = 0.007729 
total_CMD = 32603 
util_bw = 252 
Wasted_Col = 235 
Wasted_Row = 62 
Idle = 32054 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32523 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 63 
Row_Bus_Util =  0.000521 
CoL_Bus_Util = 0.001932 
Either_Row_CoL_Bus_Util = 0.002454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0080054
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32526 n_act=14 n_pre=5 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007116
n_activity=1030 dram_eff=0.2252
bk0: 24a 32493i bk1: 24a 32498i bk2: 1a 32582i bk3: 0a 32604i bk4: 2a 32509i bk5: 0a 32601i bk6: 1a 32583i bk7: 2a 32541i bk8: 0a 32600i bk9: 1a 32582i bk10: 0a 32602i bk11: 2a 32542i bk12: 1a 32579i bk13: 0a 32601i bk14: 0a 32603i bk15: 0a 32605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.328671
Bank_Level_Parallism_Col = 1.156425
Bank_Level_Parallism_Ready = 1.120690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156425 

BW Util details:
bwutil = 0.007116 
total_CMD = 32603 
util_bw = 232 
Wasted_Col = 228 
Wasted_Row = 58 
Idle = 32085 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32526 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 58 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.001779 
Either_Row_CoL_Bus_Util = 0.002362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00631844
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32519 n_act=16 n_pre=7 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007484
n_activity=1019 dram_eff=0.2395
bk0: 24a 32500i bk1: 27a 32355i bk2: 2a 32576i bk3: 0a 32598i bk4: 0a 32600i bk5: 0a 32603i bk6: 0a 32604i bk7: 0a 32605i bk8: 2a 32543i bk9: 1a 32585i bk10: 1a 32577i bk11: 1a 32583i bk12: 1a 32584i bk13: 2a 32536i bk14: 0a 32600i bk15: 0a 32603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737705
Row_Buffer_Locality_read = 0.737705
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248077
Bank_Level_Parallism_Col = 1.122807
Bank_Level_Parallism_Ready = 1.081967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090226 

BW Util details:
bwutil = 0.007484 
total_CMD = 32603 
util_bw = 244 
Wasted_Col = 260 
Wasted_Row = 98 
Idle = 32001 

BW Util Bottlenecks: 
RCDc_limit = 289 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32519 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 61 
Row_Bus_Util =  0.000705 
CoL_Bus_Util = 0.001871 
Either_Row_CoL_Bus_Util = 0.002576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00662516
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32539 n_act=10 n_pre=3 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006257
n_activity=744 dram_eff=0.2742
bk0: 23a 32494i bk1: 22a 32448i bk2: 1a 32568i bk3: 0a 32602i bk4: 2a 32574i bk5: 0a 32602i bk6: 0a 32602i bk7: 1a 32582i bk8: 0a 32601i bk9: 0a 32602i bk10: 0a 32602i bk11: 1a 32583i bk12: 0a 32601i bk13: 0a 32605i bk14: 0a 32605i bk15: 1a 32586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803922
Row_Buffer_Locality_read = 0.803922
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.365625
Bank_Level_Parallism_Col = 1.250980
Bank_Level_Parallism_Ready = 1.117647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250980 

BW Util details:
bwutil = 0.006257 
total_CMD = 32603 
util_bw = 204 
Wasted_Col = 137 
Wasted_Row = 56 
Idle = 32206 

BW Util Bottlenecks: 
RCDc_limit = 166 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32539 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 51 
Row_Bus_Util =  0.000399 
CoL_Bus_Util = 0.001564 
Either_Row_CoL_Bus_Util = 0.001963 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00444744
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32519 n_act=18 n_pre=8 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007239
n_activity=1123 dram_eff=0.2102
bk0: 20a 32542i bk1: 26a 32432i bk2: 0a 32600i bk3: 0a 32604i bk4: 1a 32567i bk5: 0a 32603i bk6: 1a 32584i bk7: 1a 32586i bk8: 1a 32586i bk9: 1a 32585i bk10: 1a 32584i bk11: 3a 32486i bk12: 0a 32599i bk13: 0a 32602i bk14: 4a 32449i bk15: 0a 32596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.310476
Bank_Level_Parallism_Col = 1.131514
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131514 

BW Util details:
bwutil = 0.007239 
total_CMD = 32603 
util_bw = 236 
Wasted_Col = 284 
Wasted_Row = 102 
Idle = 31981 

BW Util Bottlenecks: 
RCDc_limit = 322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32519 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 8 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 59 
Row_Bus_Util =  0.000797 
CoL_Bus_Util = 0.001810 
Either_Row_CoL_Bus_Util = 0.002576 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.011905 
queue_avg = 0.003435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00343527
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32524 n_act=12 n_pre=6 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007484
n_activity=893 dram_eff=0.2732
bk0: 29a 32452i bk1: 26a 32427i bk2: 0a 32593i bk3: 0a 32596i bk4: 0a 32599i bk5: 0a 32601i bk6: 0a 32602i bk7: 0a 32602i bk8: 3a 32540i bk9: 0a 32602i bk10: 1a 32583i bk11: 0a 32604i bk12: 0a 32606i bk13: 1a 32578i bk14: 1a 32586i bk15: 0a 32608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803279
Row_Buffer_Locality_read = 0.803279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179545
Bank_Level_Parallism_Col = 1.096210
Bank_Level_Parallism_Ready = 1.032787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096210 

BW Util details:
bwutil = 0.007484 
total_CMD = 32603 
util_bw = 244 
Wasted_Col = 200 
Wasted_Row = 82 
Idle = 32077 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32524 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 61 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001871 
Either_Row_CoL_Bus_Util = 0.002423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00855749
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32520 n_act=14 n_pre=5 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007852
n_activity=1080 dram_eff=0.237
bk0: 27a 32493i bk1: 28a 32441i bk2: 0a 32601i bk3: 1a 32582i bk4: 1a 32581i bk5: 1a 32582i bk6: 0a 32603i bk7: 2a 32535i bk8: 0a 32601i bk9: 1a 32583i bk10: 1a 32579i bk11: 2a 32540i bk12: 0a 32599i bk13: 0a 32601i bk14: 0a 32602i bk15: 0a 32606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781250
Row_Buffer_Locality_read = 0.781250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199580
Bank_Level_Parallism_Col = 1.153247
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153247 

BW Util details:
bwutil = 0.007852 
total_CMD = 32603 
util_bw = 256 
Wasted_Col = 232 
Wasted_Row = 80 
Idle = 32035 

BW Util Bottlenecks: 
RCDc_limit = 258 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32520 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 64 
Row_Bus_Util =  0.000583 
CoL_Bus_Util = 0.001963 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0161948
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32548 n_act=8 n_pre=1 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005644
n_activity=747 dram_eff=0.2463
bk0: 20a 32547i bk1: 21a 32523i bk2: 0a 32600i bk3: 1a 32583i bk4: 0a 32602i bk5: 1a 32582i bk6: 0a 32601i bk7: 0a 32603i bk8: 0a 32603i bk9: 0a 32603i bk10: 0a 32603i bk11: 1a 32582i bk12: 1a 32581i bk13: 0a 32602i bk14: 0a 32604i bk15: 1a 32585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145161
Bank_Level_Parallism_Col = 1.089362
Bank_Level_Parallism_Ready = 1.021277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089362 

BW Util details:
bwutil = 0.005644 
total_CMD = 32603 
util_bw = 184 
Wasted_Col = 136 
Wasted_Row = 7 
Idle = 32276 

BW Util Bottlenecks: 
RCDc_limit = 143 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32548 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 46 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.001411 
Either_Row_CoL_Bus_Util = 0.001687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00604239
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32535 n_act=15 n_pre=3 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006502
n_activity=792 dram_eff=0.2677
bk0: 20a 32546i bk1: 21a 32534i bk2: 0a 32601i bk3: 1a 32551i bk4: 1a 32583i bk5: 1a 32582i bk6: 1a 32581i bk7: 0a 32600i bk8: 0a 32602i bk9: 1a 32583i bk10: 0a 32602i bk11: 1a 32585i bk12: 2a 32542i bk13: 1a 32583i bk14: 1a 32575i bk15: 2a 32542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716981
Row_Buffer_Locality_read = 0.716981
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535385
Bank_Level_Parallism_Col = 1.207668
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175719 

BW Util details:
bwutil = 0.006502 
total_CMD = 32603 
util_bw = 212 
Wasted_Col = 202 
Wasted_Row = 4 
Idle = 32185 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32535 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 53 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001626 
Either_Row_CoL_Bus_Util = 0.002086 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.044118 
queue_avg = 0.001227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122688
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32532 n_act=14 n_pre=4 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006748
n_activity=985 dram_eff=0.2234
bk0: 20a 32554i bk1: 23a 32516i bk2: 2a 32533i bk3: 0a 32599i bk4: 1a 32557i bk5: 0a 32602i bk6: 0a 32604i bk7: 1a 32583i bk8: 2a 32542i bk9: 1a 32570i bk10: 2a 32578i bk11: 2a 32544i bk12: 0a 32601i bk13: 0a 32604i bk14: 0a 32605i bk15: 1a 32585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745455
Row_Buffer_Locality_read = 0.745455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382353
Bank_Level_Parallism_Col = 1.183230
Bank_Level_Parallism_Ready = 1.053571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183230 

BW Util details:
bwutil = 0.006748 
total_CMD = 32603 
util_bw = 220 
Wasted_Col = 204 
Wasted_Row = 44 
Idle = 32135 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32532 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 4 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 55 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.001687 
Either_Row_CoL_Bus_Util = 0.002178 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.028169 
queue_avg = 0.003834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003834
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=32603 n_nop=32529 n_act=14 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007116
n_activity=1026 dram_eff=0.2261
bk0: 24a 32501i bk1: 23a 32515i bk2: 1a 32580i bk3: 1a 32579i bk4: 2a 32575i bk5: 0a 32602i bk6: 1a 32582i bk7: 1a 32581i bk8: 1a 32574i bk9: 2a 32532i bk10: 0a 32600i bk11: 0a 32604i bk12: 0a 32604i bk13: 1a 32585i bk14: 0a 32604i bk15: 1a 32586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152941
Bank_Level_Parallism_Col = 1.075472
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075472 

BW Util details:
bwutil = 0.007116 
total_CMD = 32603 
util_bw = 232 
Wasted_Col = 244 
Wasted_Row = 40 
Idle = 32087 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32603 
n_nop = 32529 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 58 
Row_Bus_Util =  0.000521 
CoL_Bus_Util = 0.001779 
Either_Row_CoL_Bus_Util = 0.002270 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.013514 
queue_avg = 0.006502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00650247

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159, Miss = 32, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 31, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 151, Miss = 28, Miss_rate = 0.185, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 158, Miss = 36, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 163, Miss = 37, Miss_rate = 0.227, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 163, Miss = 34, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 41, Miss_rate = 0.241, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 161, Miss = 37, Miss_rate = 0.230, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 30, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 153, Miss = 33, Miss_rate = 0.216, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 145, Miss = 29, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 154, Miss = 31, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 36, Miss_rate = 0.225, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 137, Miss = 21, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 161, Miss = 29, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 144, Miss = 28, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 149, Miss = 30, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4886
L2_total_cache_misses = 993
L2_total_cache_miss_rate = 0.2032
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4886
icnt_total_pkts_simt_to_mem=4670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4670
Req_Network_cycles = 17746
Req_Network_injected_packets_per_cycle =       0.2632 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0044
Req_Bank_Level_Parallism =       1.8778
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 4886
Reply_Network_cycles = 17746
Reply_Network_injected_packets_per_cycle =        0.2753
Reply_Network_conflicts_per_cycle =        0.3364
Reply_Network_conflicts_per_cycle_util =       2.1884
Reply_Bank_Level_Parallism =       1.7911
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0140
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0081
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 25799 (inst/sec)
gpgpu_simulation_rate = 2957 (cycle/sec)
gpgpu_silicon_slowdown = 644234x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 2 
gpu_sim_cycle = 13371
gpu_sim_insn = 154794
gpu_ipc =      11.5768
gpu_tot_sim_cycle = 31117
gpu_tot_stall_cycle = 13126
tot_cycles_exec_all_SM = 168460
cycles_passed = 31117
gpu_tot_sim_insn = 309588
gpu_tot_ipc =       9.9492
gpu_tot_issued_cta = 4
gpu_occupancy = 49.6724% 
gpu_tot_occupancy = 49.5717% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2963
partiton_level_parallism_total  =       0.2774
partiton_level_parallism_util =       1.6002
partiton_level_parallism_util_total  =       1.7393
L2_BW  =      19.0480 GB/Sec
L2_BW_total  =      17.7569 GB/Sec
gpu_total_sim_rate=30958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5364
	L1I_total_cache_misses = 1496
	L1I_total_cache_miss_rate = 0.2789
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2421, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2885
	L1D_cache_core[1]: Access = 2955, Miss = 2487, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2212
	L1D_cache_core[3]: Access = 2485, Miss = 2237, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10907
	L1D_total_cache_misses = 9482
	L1D_total_cache_miss_rate = 0.8693
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10189
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.177
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1880
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3868
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1352
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6716

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8994
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1195
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 309588
gpgpu_n_tot_w_icount = 10728
gpgpu_n_stall_shd_mem = 5515
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7448
gpgpu_n_mem_write_global = 1040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41158
gpgpu_n_store_insn = 3005
gpgpu_n_shmem_insn = 32832
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4277
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18061	W0_Idle:258493	W0_Scoreboard:40105	W1:354	W2:6	W3:18	W4:30	W5:30	W6:48	W7:48	W8:72	W9:54	W10:30	W11:12	W12:12	W13:6	W14:12	W15:0	W16:0	W17:0	W18:12	W19:6	W20:12	W21:12	W22:30	W23:54	W24:72	W25:48	W26:48	W27:30	W28:30	W29:18	W30:6	W31:14	W32:9272
single_issue_nums: WS0:2952	WS1:2592	WS2:2592	WS3:2592	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59584 {8:7448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41600 {40:1040,}
traffic_breakdown_coretomem[INST_ACC_R] = 1152 {8:144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 297920 {40:7448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8320 {8:1040,}
traffic_breakdown_memtocore[INST_ACC_R] = 23040 {40:576,}
ENTERING ACCELSIM HERE
maxmflatency = 430 
max_icnt2mem_latency = 149 
maxmrqlatency = 39 
max_icnt2sh_latency = 54 
averagemflatency = 235 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:932 	18 	21 	106 	53 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6497 	1991 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	144 	0 	0 	1096 	4637 	2746 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5622 	1913 	797 	141 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         0         0         0         0         0         0 
dram[1]:         4        20         1         1         0         1         0         0         0         0         0         1         0         0         0         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         0         0         2         1         1         0         2         0         0 
dram[4]:         8        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:         8        19         0         0         0         1         2         1         1         1         0         0         1         1         1         0 
dram[6]:        20        20         0         1         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         0         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         0         0         0         0         1         0         1         0         0 
dram[9]:        20        20         0         0         1         0         1         0         1         1         1         1         0         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:        19        20         0         1         0         0         0         1         0         1         0         1         0         0         0         0 
dram[12]:        20        20         1         1         0         0         0         0         0         0         0         1         0         1         0         1 
dram[13]:        20        20         1         0         0         0         1         0         0         0         0         0         1         0         0         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         0         0         0         0 
dram[15]:         4         4         1         0         0         0         0         1         0         1         0         0         1         0         0         0 
maximum service time to same row:
dram[0]:     11580     11240     12729     12437     16542     16038         0         0     16042     16608         0         0         0         0     16286         0 
dram[1]:     11653     12147     12140     16028     16065     16053     12110     12588         0         0     12058     16231     12314     12106     12443     12080 
dram[2]:     12542     11010         0         0     16031         0     16502     16514     16047     16047     16034     16036     16034     16032     16037     16053 
dram[3]:      9816      9600     12312         0         0         0     12075     16061     16048     16293     16289     16321         0     16040     16054         0 
dram[4]:     10065      9084     12601     16151     16152     12072         0     12444         0     16469     12435     16048     16540         0     16030     16292 
dram[5]:      8994      9071     12152         0     16303     12099     16220     12049     16050     16507     12600     16143     12135     12068     16446     16247 
dram[6]:      8758      8444     16385     12054     16047     12101     16252     16043         0     16141         0     16295     16607         0     12085         0 
dram[7]:      8713      9019     16030         0     12092     12349         0     12318     16067     16063     16289     16232     16287     16050     12082     12539 
dram[8]:     14710     16051     16053         0     16044         0     12275     16501         0     12060     12128     16042         0     12125         0     16250 
dram[9]:     16865     15012     12081     12189     16057     12090     16452     16056     16253     16507     16287     16034     12090     12088     16072         0 
dram[10]:      9330     16011     12727         0         0         0     12093     12276     16292         0     16511         0         0     16074     16040     12073 
dram[11]:     10938      9634     12567     16051     16612     16384         0     16059     12096     16075     16055     16320     12439         0     12586         0 
dram[12]:     16835     16055     12127     16544         0     16478         0         0     12445         0     12103     16219     16249     12141         0     16066 
dram[13]:     16855     16044     12343     16032     16140     16029     16479     12127         0     16301         0     16319     16034     16068     16035     16056 
dram[14]:     16853      9951     16049         0     16043         0     12665     16040     16035     16040     16448     16286         0     12277     12671     16142 
dram[15]:     10279     10610     16036     16073     16290         0     16149     16606     16038     16041     12278         0     12313     16251         0     16305 
average row accesses per activate:
dram[0]: 13.000000  7.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.833333  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667  8.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000 
dram[6]:  8.333333  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  2.000000      -nan 
dram[7]: 12.000000  4.666667  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  8.000000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  7.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 
dram[11]:  9.333333  9.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000      -nan      -nan  2.000000      -nan  2.000000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[14]: 10.500000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000      -nan  1.000000  1.000000  1.000000 
dram[15]: 12.000000 12.000000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000      -nan  1.000000 
average row locality = 1132/392 = 2.887755
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28         1         2         1         2         0         0         1         2         0         0         0         0         1         0 
dram[1]:        24        25         3         3         1         3         1         1         0         0         2         3         1         1         1         2 
dram[2]:        29        30         0         0         3         0         1         2         2         4         4         5         3         1         2         1 
dram[3]:        31        30         1         0         0         0         2         1         1         5         2         4         0         8         1         0 
dram[4]:        28        31         1         2         3         2         0         2         0         2         1         2         2         0         2         1 
dram[5]:        29        24         1         0         2         2         5         2         2         2         1         1         3         2         2         2 
dram[6]:        25        26         1         2         2         1         1         2         0         1         0         3         1         0         2         0 
dram[7]:        24        28         2         0         1         2         0         1         4         2         3         1         2         3         2         1 
dram[8]:        24        22         1         0         2         0         2         1         0         1         1         2         0         2         0         1 
dram[9]:        22        27         1         1         2         1         2         1         3         2         2         3         1         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         3         0         1         0         0         1         1         1 
dram[11]:        28        28         1         3         1         1         0         2         1         2         1         2         1         0         1         0 
dram[12]:        22        22         2         2         0         1         0         0         2         0         2         2         1         4         0         2 
dram[13]:        21        22         2         1         1         1         2         1         0         1         0         1         5         1         1         3 
dram[14]:        21        24         2         0         2         0         1         2         2         2         2         3         0         1         1         1 
dram[15]:        24        24         2         1         2         0         1         2         1         2         1         0         2         1         0         1 
total dram reads = 1132
min_bank_accesses = 0!
chip skew: 87/59 = 1.47
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1131      1047     29353     14885      2153      1251    none      none         318       322    none      none      none      none         312    none  
dram[1]:       1266      1234     10054      9981      2005       885       322       315    none      none         319       326       315       316       314       347
dram[2]:       1068      1022    none      none         876    none         314       319       418       339       374       330       325       344       346       338
dram[3]:       1034      1027     28762    none      none      none         327       326       320       325       322       322    none         325       512    none  
dram[4]:       1089      1011     27819     14255       323       326    none         320    none         319       312       322       323    none         320       317
dram[5]:       1067      1262     27717    none         315       322       326       320       322       328       313       315       321       334       318       314
dram[6]:       1221      1190     29106     14608       334       324       318       423    none         515    none         322       500    none         316    none  
dram[7]:       1246      1130     14732    none         319       323    none         317       327       424       325       314       323       325       319       314
dram[8]:       1234      1384     29307    none         325    none         319       313    none         319       319       323    none         319    none         317
dram[9]:       1372      1137     29244     32033       326       322       326       317       324       322       318       325       328       318       326    none  
dram[10]:       1028      1143     28887    none      none      none         321       313       382    none         314    none      none         328       508       324
dram[11]:       1035      1036     28772      9784       316       313    none         323       330       325       318       319       316    none         314    none  
dram[12]:       1356      1373     13985     14107    none         313    none      none         317    none         314       323       314       338    none         323
dram[13]:       1415      1355     14062     31058       514       315       319       315    none         313    none         313       326       522       322       323
dram[14]:       1387      1162     14615    none         334    none         314       322       321       323       316       319    none         314       317       521
dram[15]:       1183      1170     14729     29347       317    none         314       319       507       417       315    none         319       317    none         502
maximum mf latency per bank:
dram[0]:        401       391       315       324       314       324         0         0       318       331         0         0         0         0       312         0
dram[1]:        387       394       327       331       320       351       322       315         0         0       320       339       315       316       314       363
dram[2]:        389       400       272       266       344       225       314       325       326       352       333       334       328       344       347       338
dram[3]:        430       387       313       268       225       225       330       326       320       329       330       328         0       331       325         0
dram[4]:        392       387       312       329       330       327         0       326         0       325       312       329       334         0       324       317
dram[5]:        390       391       313       274       317       323       339       326       325       339       313       315       327       345       324       316
dram[6]:        390       386       313       335       348       324       318       333         0       314         0       324       313         0       318         0
dram[7]:        388       390       315       266       319       325         0       317       331       327       330       314       334       328       325       314
dram[8]:        385       387       323       273       328         0       324       313         0       319       319       325         0       325         0       317
dram[9]:        382       383       314       315       327       322       335       317       328       327       324       333       328       318       328         0
dram[10]:        385       387       313       264         0         0       321       313       325         0       314         0         0       328       318       324
dram[11]:        389       391       313       328       316       313         0       325       330       327       318       325       316         0       314         0
dram[12]:        384       385       327       324         0       313         0         0       318         0       316       333       314       376         0       324
dram[13]:        387       389       324       337       313       315       326       315         0       313         0       313       332       322       322       327
dram[14]:        391       388       324       307       337         0       314       326       325       323       317       324         0       314       317       315
dram[15]:        390       392       324       323       319         0       314       326       319       325       315         0       323       317         0       314
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57082 n_act=16 n_pre=7 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004478
n_activity=1245 dram_eff=0.2056
bk0: 26a 57057i bk1: 28a 56979i bk2: 1a 57145i bk3: 2a 57107i bk4: 1a 57147i bk5: 2a 57108i bk6: 0a 57164i bk7: 0a 57168i bk8: 1a 57144i bk9: 2a 57098i bk10: 0a 57164i bk11: 0a 57167i bk12: 0a 57168i bk13: 0a 57170i bk14: 1a 57151i bk15: 0a 57172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.275248
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004478 
total_CMD = 57169 
util_bw = 256 
Wasted_Col = 266 
Wasted_Row = 82 
Idle = 56565 

BW Util Bottlenecks: 
RCDc_limit = 298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57082 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 64 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.001119 
Either_Row_CoL_Bus_Util = 0.001522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00620966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57060 n_act=26 n_pre=12 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004968
n_activity=1521 dram_eff=0.1867
bk0: 24a 57054i bk1: 25a 57029i bk2: 3a 57062i bk3: 3a 57061i bk4: 1a 57141i bk5: 3a 57035i bk6: 1a 57139i bk7: 1a 57146i bk8: 0a 57170i bk9: 0a 57173i bk10: 2a 57150i bk11: 3a 57058i bk12: 1a 57146i bk13: 1a 57151i bk14: 1a 57152i bk15: 2a 57082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.633803
Row_Buffer_Locality_read = 0.633803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.356757
Bank_Level_Parallism_Col = 1.163732
Bank_Level_Parallism_Ready = 1.084507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137324 

BW Util details:
bwutil = 0.004968 
total_CMD = 57169 
util_bw = 284 
Wasted_Col = 422 
Wasted_Row = 144 
Idle = 56319 

BW Util Bottlenecks: 
RCDc_limit = 481 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57060 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 71 
Row_Bus_Util =  0.000665 
CoL_Bus_Util = 0.001242 
Either_Row_CoL_Bus_Util = 0.001907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00762651
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57028 n_act=36 n_pre=23 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006087
n_activity=1628 dram_eff=0.2138
bk0: 29a 56884i bk1: 30a 56944i bk2: 0a 57159i bk3: 0a 57165i bk4: 3a 57064i bk5: 0a 57167i bk6: 1a 57152i bk7: 2a 57111i bk8: 2a 57112i bk9: 4a 57016i bk10: 4a 57052i bk11: 5a 56943i bk12: 3a 57047i bk13: 1a 57099i bk14: 2a 57043i bk15: 1a 57121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.708081
Bank_Level_Parallism_Col = 1.218407
Bank_Level_Parallism_Ready = 1.054348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168956 

BW Util details:
bwutil = 0.006087 
total_CMD = 57169 
util_bw = 348 
Wasted_Col = 505 
Wasted_Row = 230 
Idle = 56086 

BW Util Bottlenecks: 
RCDc_limit = 606 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57028 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 87 
Row_Bus_Util =  0.001032 
CoL_Bus_Util = 0.001522 
Either_Row_CoL_Bus_Util = 0.002466 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.035461 
queue_avg = 0.008798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00879847
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57034 n_act=30 n_pre=19 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006017
n_activity=1882 dram_eff=0.1828
bk0: 31a 56888i bk1: 30a 56935i bk2: 1a 57139i bk3: 0a 57166i bk4: 0a 57168i bk5: 0a 57171i bk6: 2a 57110i bk7: 1a 57141i bk8: 1a 57151i bk9: 5a 57062i bk10: 2a 57099i bk11: 4a 57025i bk12: 0a 57168i bk13: 8a 56945i bk14: 1a 57133i bk15: 0a 57169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651163
Row_Buffer_Locality_read = 0.651163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258972
Bank_Level_Parallism_Col = 1.168091
Bank_Level_Parallism_Ready = 1.139535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150997 

BW Util details:
bwutil = 0.006017 
total_CMD = 57169 
util_bw = 344 
Wasted_Col = 490 
Wasted_Row = 298 
Idle = 56037 

BW Util Bottlenecks: 
RCDc_limit = 550 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57034 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 19 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 86 
Row_Bus_Util =  0.000857 
CoL_Bus_Util = 0.001504 
Either_Row_CoL_Bus_Util = 0.002361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00953314
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57049 n_act=27 n_pre=14 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005527
n_activity=1549 dram_eff=0.204
bk0: 28a 57064i bk1: 31a 56934i bk2: 1a 57146i bk3: 2a 57108i bk4: 3a 57053i bk5: 2a 57096i bk6: 0a 57164i bk7: 2a 57106i bk8: 0a 57164i bk9: 2a 57105i bk10: 1a 57145i bk11: 2a 57107i bk12: 2a 57106i bk13: 0a 57167i bk14: 2a 57109i bk15: 1a 57154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658228
Row_Buffer_Locality_read = 0.658228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319285
Bank_Level_Parallism_Col = 1.141463
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126829 

BW Util details:
bwutil = 0.005527 
total_CMD = 57169 
util_bw = 316 
Wasted_Col = 442 
Wasted_Row = 142 
Idle = 56269 

BW Util Bottlenecks: 
RCDc_limit = 499 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57049 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 79 
Row_Bus_Util =  0.000717 
CoL_Bus_Util = 0.001382 
Either_Row_CoL_Bus_Util = 0.002099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00554496
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57045 n_act=30 n_pre=15 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005597
n_activity=1862 dram_eff=0.1719
bk0: 29a 57009i bk1: 24a 57052i bk2: 1a 57143i bk3: 0a 57167i bk4: 2a 57146i bk5: 2a 57109i bk6: 5a 56998i bk7: 2a 57104i bk8: 2a 57105i bk9: 2a 57094i bk10: 1a 57146i bk11: 1a 57150i bk12: 3a 57069i bk13: 2a 57076i bk14: 2a 57108i bk15: 2a 57146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263393
Bank_Level_Parallism_Col = 1.078869
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038690 

BW Util details:
bwutil = 0.005597 
total_CMD = 57169 
util_bw = 320 
Wasted_Col = 522 
Wasted_Row = 187 
Idle = 56140 

BW Util Bottlenecks: 
RCDc_limit = 561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57045 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 80 
Row_Bus_Util =  0.000787 
CoL_Bus_Util = 0.001399 
Either_Row_CoL_Bus_Util = 0.002169 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.008065 
queue_avg = 0.004583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0045829
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57071 n_act=22 n_pre=10 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004688
n_activity=1288 dram_eff=0.2081
bk0: 25a 57019i bk1: 26a 56969i bk2: 1a 57143i bk3: 2a 57106i bk4: 2a 57069i bk5: 1a 57144i bk6: 1a 57147i bk7: 2a 57107i bk8: 0a 57168i bk9: 1a 57150i bk10: 0a 57171i bk11: 3a 57070i bk12: 1a 57146i bk13: 0a 57169i bk14: 2a 57148i bk15: 0a 57173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671642
Row_Buffer_Locality_read = 0.671642
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.428094
Bank_Level_Parallism_Col = 1.191753
Bank_Level_Parallism_Ready = 1.104478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191753 

BW Util details:
bwutil = 0.004688 
total_CMD = 57169 
util_bw = 268 
Wasted_Col = 331 
Wasted_Row = 97 
Idle = 56473 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57071 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 67 
Row_Bus_Util =  0.000560 
CoL_Bus_Util = 0.001172 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.010204 
queue_avg = 0.003936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0039357
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57046 n_act=31 n_pre=17 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005318
n_activity=1710 dram_eff=0.1778
bk0: 24a 57065i bk1: 28a 56881i bk2: 2a 57141i bk3: 0a 57166i bk4: 1a 57147i bk5: 2a 57100i bk6: 0a 57170i bk7: 1a 57155i bk8: 4a 57021i bk9: 2a 57108i bk10: 3a 57058i bk11: 1a 57145i bk12: 2a 57107i bk13: 3a 57061i bk14: 2a 57105i bk15: 1a 57145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592105
Row_Buffer_Locality_read = 0.592105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.166927
Bank_Level_Parallism_Ready = 1.065789
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131045 

BW Util details:
bwutil = 0.005318 
total_CMD = 57169 
util_bw = 304 
Wasted_Col = 474 
Wasted_Row = 238 
Idle = 56153 

BW Util Bottlenecks: 
RCDc_limit = 557 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57046 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 76 
Row_Bus_Util =  0.000840 
CoL_Bus_Util = 0.001329 
Either_Row_CoL_Bus_Util = 0.002152 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.008130 
queue_avg = 0.003778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00377827
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57085 n_act=18 n_pre=7 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004128
n_activity=1226 dram_eff=0.1925
bk0: 24a 57020i bk1: 22a 57014i bk2: 1a 57134i bk3: 0a 57168i bk4: 2a 57140i bk5: 0a 57168i bk6: 2a 57107i bk7: 1a 57147i bk8: 0a 57168i bk9: 1a 57148i bk10: 1a 57142i bk11: 2a 57108i bk12: 0a 57166i bk13: 2a 57111i bk14: 0a 57168i bk15: 1a 57153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238779
Bank_Level_Parallism_Col = 1.182716
Bank_Level_Parallism_Ready = 1.101695
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182716 

BW Util details:
bwutil = 0.004128 
total_CMD = 57169 
util_bw = 236 
Wasted_Col = 283 
Wasted_Row = 136 
Idle = 56514 

BW Util Bottlenecks: 
RCDc_limit = 322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57085 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 7 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 59 
Row_Bus_Util =  0.000437 
CoL_Bus_Util = 0.001032 
Either_Row_CoL_Bus_Util = 0.001469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00253634
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57050 n_act=31 n_pre=16 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005108
n_activity=1713 dram_eff=0.1705
bk0: 22a 57002i bk1: 27a 56957i bk2: 1a 57144i bk3: 1a 57148i bk4: 2a 57091i bk5: 1a 57137i bk6: 2a 57107i bk7: 1a 57150i bk8: 3a 57110i bk9: 2a 57110i bk10: 2a 57107i bk11: 3a 57051i bk12: 1a 57131i bk13: 1a 57148i bk14: 4a 57016i bk15: 0a 57163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575342
Row_Buffer_Locality_read = 0.575342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281216
Bank_Level_Parallism_Col = 1.139021
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121643 

BW Util details:
bwutil = 0.005108 
total_CMD = 57169 
util_bw = 292 
Wasted_Col = 492 
Wasted_Row = 255 
Idle = 56130 

BW Util Bottlenecks: 
RCDc_limit = 559 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57050 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 73 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.001277 
Either_Row_CoL_Bus_Util = 0.002082 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.008403 
queue_avg = 0.003079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00307859
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57082 n_act=16 n_pre=6 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004548
n_activity=1116 dram_eff=0.233
bk0: 29a 57018i bk1: 26a 56994i bk2: 1a 57139i bk3: 0a 57162i bk4: 0a 57165i bk5: 0a 57167i bk6: 1a 57147i bk7: 1a 57146i bk8: 3a 57104i bk9: 0a 57167i bk10: 1a 57148i bk11: 0a 57169i bk12: 0a 57171i bk13: 1a 57146i bk14: 1a 57154i bk15: 1a 57155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753846
Row_Buffer_Locality_read = 0.753846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150763
Bank_Level_Parallism_Col = 1.078014
Bank_Level_Parallism_Ready = 1.030769
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078014 

BW Util details:
bwutil = 0.004548 
total_CMD = 57169 
util_bw = 260 
Wasted_Col = 280 
Wasted_Row = 82 
Idle = 56547 

BW Util Bottlenecks: 
RCDc_limit = 303 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57082 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 6 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 65 
Row_Bus_Util =  0.000385 
CoL_Bus_Util = 0.001137 
Either_Row_CoL_Bus_Util = 0.001522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00488027
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57066 n_act=22 n_pre=9 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005038
n_activity=1486 dram_eff=0.1938
bk0: 28a 57013i bk1: 28a 57006i bk2: 1a 57145i bk3: 3a 57065i bk4: 1a 57143i bk5: 1a 57147i bk6: 0a 57169i bk7: 2a 57103i bk8: 1a 57130i bk9: 2a 57108i bk10: 1a 57144i bk11: 2a 57107i bk12: 1a 57145i bk13: 0a 57166i bk14: 1a 57149i bk15: 0a 57172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694444
Row_Buffer_Locality_read = 0.694444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239003
Bank_Level_Parallism_Col = 1.152381
Bank_Level_Parallism_Ready = 1.095890
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.005038 
total_CMD = 57169 
util_bw = 288 
Wasted_Col = 364 
Wasted_Row = 140 
Idle = 56377 

BW Util Bottlenecks: 
RCDc_limit = 406 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57066 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 72 
Row_Bus_Util =  0.000542 
CoL_Bus_Util = 0.001259 
Either_Row_CoL_Bus_Util = 0.001802 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00923578
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57076 n_act=21 n_pre=10 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004338
n_activity=1249 dram_eff=0.1986
bk0: 22a 57060i bk1: 22a 57044i bk2: 2a 57101i bk3: 2a 57106i bk4: 0a 57164i bk5: 1a 57145i bk6: 0a 57165i bk7: 0a 57171i bk8: 2a 57148i bk9: 0a 57173i bk10: 2a 57150i bk11: 2a 57110i bk12: 1a 57149i bk13: 4a 56976i bk14: 0a 57167i bk15: 2a 57110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661290
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333882
Bank_Level_Parallism_Col = 1.118393
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118393 

BW Util details:
bwutil = 0.004338 
total_CMD = 57169 
util_bw = 248 
Wasted_Col = 344 
Wasted_Row = 108 
Idle = 56469 

BW Util Bottlenecks: 
RCDc_limit = 376 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57076 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 10 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 62 
Row_Bus_Util =  0.000542 
CoL_Bus_Util = 0.001085 
Either_Row_CoL_Bus_Util = 0.001627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00601725
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57073 n_act=25 n_pre=11 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004408
n_activity=1306 dram_eff=0.193
bk0: 21a 57071i bk1: 22a 57059i bk2: 2a 57107i bk3: 1a 57116i bk4: 1a 57151i bk5: 1a 57150i bk6: 2a 57102i bk7: 1a 57144i bk8: 0a 57167i bk9: 1a 57149i bk10: 0a 57168i bk11: 1a 57151i bk12: 5a 56978i bk13: 1a 57143i bk14: 1a 57140i bk15: 3a 57067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603175
Row_Buffer_Locality_read = 0.603175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436688
Bank_Level_Parallism_Col = 1.160643
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140562 

BW Util details:
bwutil = 0.004408 
total_CMD = 57169 
util_bw = 252 
Wasted_Col = 375 
Wasted_Row = 100 
Idle = 56442 

BW Util Bottlenecks: 
RCDc_limit = 434 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57073 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 11 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 63 
Row_Bus_Util =  0.000630 
CoL_Bus_Util = 0.001102 
Either_Row_CoL_Bus_Util = 0.001679 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.031250 
queue_avg = 0.000700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00069968
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57076 n_act=22 n_pre=9 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004478
n_activity=1508 dram_eff=0.1698
bk0: 21a 57079i bk1: 24a 57080i bk2: 2a 57098i bk3: 0a 57164i bk4: 2a 57081i bk5: 0a 57167i bk6: 1a 57151i bk7: 2a 57108i bk8: 2a 57108i bk9: 2a 57097i bk10: 2a 57144i bk11: 3a 57070i bk12: 0a 57167i bk13: 1a 57150i bk14: 1a 57150i bk15: 1a 57151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656250
Row_Buffer_Locality_read = 0.656250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.241706
Bank_Level_Parallism_Col = 1.143460
Bank_Level_Parallism_Ready = 1.046154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124473 

BW Util details:
bwutil = 0.004478 
total_CMD = 57169 
util_bw = 256 
Wasted_Col = 351 
Wasted_Row = 142 
Idle = 56420 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57076 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 64 
Row_Bus_Util =  0.000542 
CoL_Bus_Util = 0.001119 
Either_Row_CoL_Bus_Util = 0.001627 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.021505 
queue_avg = 0.002186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0021865
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=57169 n_nop=57081 n_act=19 n_pre=6 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004478
n_activity=1398 dram_eff=0.1831
bk0: 24a 57065i bk1: 24a 57081i bk2: 2a 57107i bk3: 1a 57145i bk4: 2a 57142i bk5: 0a 57170i bk6: 1a 57150i bk7: 2a 57108i bk8: 1a 57140i bk9: 2a 57099i bk10: 1a 57146i bk11: 0a 57169i bk12: 2a 57108i bk13: 1a 57147i bk14: 0a 57168i bk15: 1a 57150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703125
Row_Buffer_Locality_read = 0.703125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109983
Bank_Level_Parallism_Col = 1.059322
Bank_Level_Parallism_Ready = 1.046875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059322 

BW Util details:
bwutil = 0.004478 
total_CMD = 57169 
util_bw = 256 
Wasted_Col = 344 
Wasted_Row = 100 
Idle = 56469 

BW Util Bottlenecks: 
RCDc_limit = 360 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57169 
n_nop = 57081 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 6 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 64 
Row_Bus_Util =  0.000437 
CoL_Bus_Util = 0.001119 
Either_Row_CoL_Bus_Util = 0.001539 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.011364 
queue_avg = 0.003708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0037083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 297, Miss = 37, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 297, Miss = 40, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 287, Miss = 40, Miss_rate = 0.139, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 293, Miss = 45, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 297, Miss = 48, Miss_rate = 0.162, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 307, Miss = 49, Miss_rate = 0.160, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 306, Miss = 44, Miss_rate = 0.144, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 314, Miss = 53, Miss_rate = 0.169, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 293, Miss = 41, Miss_rate = 0.140, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 298, Miss = 46, Miss_rate = 0.154, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 279, Miss = 40, Miss_rate = 0.143, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 278, Miss = 37, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 283, Miss = 39, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 282, Miss = 42, Miss_rate = 0.149, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 286, Miss = 44, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 271, Miss = 32, Miss_rate = 0.118, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 259, Miss = 30, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 266, Miss = 38, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 294, Miss = 36, Miss_rate = 0.122, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 291, Miss = 37, Miss_rate = 0.127, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 269, Miss = 30, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 36, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 291, Miss = 39, Miss_rate = 0.134, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 257, Miss = 29, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 262, Miss = 34, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 262, Miss = 33, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 277, Miss = 32, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 260, Miss = 32, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 272, Miss = 33, Miss_rate = 0.121, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 275, Miss = 34, Miss_rate = 0.124, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 273, Miss = 32, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 9064
L2_total_cache_misses = 1231
L2_total_cache_miss_rate = 0.1358
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9064
icnt_total_pkts_simt_to_mem=8632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8632
Req_Network_cycles = 31117
Req_Network_injected_packets_per_cycle =       0.2774 
Req_Network_conflicts_per_cycle =       0.0007
Req_Network_conflicts_per_cycle_util =       0.0044
Req_Bank_Level_Parallism =       1.7393
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 9064
Reply_Network_cycles = 31117
Reply_Network_injected_packets_per_cycle =        0.2913
Reply_Network_conflicts_per_cycle =        0.4148
Reply_Network_conflicts_per_cycle_util =       2.3868
Reply_Bank_Level_Parallism =       1.6760
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0166
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0086
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 30958 (inst/sec)
gpgpu_simulation_rate = 3111 (cycle/sec)
gpgpu_silicon_slowdown = 612343x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 3
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 13256
gpu_sim_insn = 154794
gpu_ipc =      11.6773
gpu_tot_sim_cycle = 44373
gpu_tot_stall_cycle = 19543
tot_cycles_exec_all_SM = 234376
cycles_passed = 44373
gpu_tot_sim_insn = 464382
gpu_tot_ipc =      10.4654
gpu_tot_issued_cta = 6
gpu_occupancy = 49.7633% 
gpu_tot_occupancy = 49.6256% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2998
partiton_level_parallism_total  =       0.2841
partiton_level_parallism_util =       1.6740
partiton_level_parallism_util_total  =       1.7181
L2_BW  =      19.2684 GB/Sec
L2_BW_total  =      18.2085 GB/Sec
gpu_total_sim_rate=33170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8046
	L1I_total_cache_misses = 2234
	L1I_total_cache_miss_rate = 0.2777
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2421, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2885
	L1D_cache_core[1]: Access = 2955, Miss = 2487, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2212
	L1D_cache_core[3]: Access = 2485, Miss = 2237, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[4]: Access = 2524, Miss = 2236, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 2178
	L1D_cache_core[5]: Access = 2529, Miss = 2254, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15960
	L1D_total_cache_misses = 13972
	L1D_total_cache_miss_rate = 0.8754
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 14623
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.188
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2724
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5812
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2234
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2018
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10064

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13104
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1519
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 464382
gpgpu_n_tot_w_icount = 16092
gpgpu_n_stall_shd_mem = 7860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11029
gpgpu_n_mem_write_global = 1361
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61986
gpgpu_n_store_insn = 4383
gpgpu_n_shmem_insn = 49248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6100
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26877	W0_Idle:352950	W0_Scoreboard:58537	W1:528	W2:6	W3:18	W4:30	W5:30	W6:54	W7:48	W8:108	W9:78	W10:48	W11:30	W12:48	W13:18	W14:36	W15:18	W16:0	W17:18	W18:36	W19:18	W20:48	W21:30	W22:48	W23:78	W24:108	W25:48	W26:54	W27:30	W28:30	W29:18	W30:6	W31:18	W32:13908
single_issue_nums: WS0:4428	WS1:3888	WS2:3888	WS3:3888	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88232 {8:11029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54440 {40:1361,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 441160 {40:11029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10888 {8:1361,}
traffic_breakdown_memtocore[INST_ACC_R] = 34560 {40:864,}
ENTERING ACCELSIM HERE
maxmflatency = 430 
max_icnt2mem_latency = 149 
maxmrqlatency = 39 
max_icnt2sh_latency = 54 
averagemflatency = 231 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:1063 	18 	22 	110 	61 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9748 	2642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	216 	0 	0 	1674 	6783 	3924 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8069 	2951 	1193 	162 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         0         0         0         0         0         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         0         0 
dram[4]:        20        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:        20        19         0         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         0         1         1         0         1         0         1         0         0         2         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         2         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         0         1         0         1         0         1         1         1         1         1         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         0         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         1         1         0         0 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11580     11240     12729     12437     16542     16038         0         0     16042     16608     12075         0     12448     12116     16286     12054 
dram[1]:     11653     12147     12140     16028     16065     16053     12110     12588         0         0     12058     16231     12314     12106     12443     12080 
dram[2]:     12542     11010         0         0     16031         0     16502     16514     16047     16047     16034     16036     16034     16032     16037     16053 
dram[3]:      9816      9600     12312         0         0         0     12075     16061     16048     16293     16289     16321     12071     16040     16054         0 
dram[4]:     10065      9084     12601     16151     16152     12072         0     12444     12282     16469     12435     16048     16540         0     16030     16292 
dram[5]:      8994      9071     12152         0     16303     12099     16220     12049     16050     16507     12600     16143     12135     12068     16446     16247 
dram[6]:      8758      8444     16385     12054     16047     12101     16252     16043         0     16141         0     16295     16607         0     12085     12103 
dram[7]:      8713      9019     16030         0     12092     12349     12609     12318     16067     16063     16289     16232     16287     16050     12082     12539 
dram[8]:     14710     16051     16053         0     16044         0     12275     16501     12248     12060     12128     16042         0     12125         0     16250 
dram[9]:     16865     15012     12081     12189     16057     12090     16452     16056     16253     16507     16287     16034     12090     12088     16072         0 
dram[10]:      9330     16011     12727         0         0         0     12093     12276     16292         0     16511     12396     12633     16074     16040     12073 
dram[11]:     10938      9634     12567     16051     16612     16384         0     16059     12096     16075     16055     16320     12439         0     12586     12541 
dram[12]:     16835     16055     12127     16544         0     16478     12157     12275     12445     12427     12103     16219     16249     12141         0     16066 
dram[13]:     16855     16044     12343     16032     16140     16029     16479     12127         0     16301     12159     16319     16034     16068     16035     16056 
dram[14]:     16853      9951     16049         0     16043     12083     12665     16040     16035     16040     16448     16286     12114     12277     12671     16142 
dram[15]:     10279     10610     16036     16073     16290     12425     16149     16606     16038     16041     12278     12088     12313     16251         0     16305 
average row accesses per activate:
dram[0]: 13.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  8.333333  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.285714  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000      -nan 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]: 12.000000  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.333333      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.125000  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1276/528 = 2.416667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        29         1         2         1         5         0         0         1         2         2         0         1         2         2         2 
dram[1]:        25        25         3         3         2         3         1         1         0         0         2         5         1         2         5         3 
dram[2]:        30        30         0         0         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         0         0         0         4         3         1         5         2         4         3         9         1         0 
dram[4]:        29        31         1         3         3         2         0         4         1         2         1         2         2         0         2         1 
dram[5]:        30        28         1         0         2         3         5         3         2         3         1         2         3         3         2         3 
dram[6]:        25        27         2         2         2         1         2         2         0         2         0         3         1         0         3         2 
dram[7]:        24        29         2         0         1         2         1         1         4         5         3         2         2         3         2         1 
dram[8]:        27        22         1         0         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         1         2         1         5         1         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         4         0         4         1         2         3         1         1 
dram[11]:        28        29         3         4         1         2         0         2         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         0         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         1         2         9         1         2         3 
dram[14]:        22        24         2         0         2         1         1         3         4         4         2         3         2         2         1         1 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1276
min_bank_accesses = 0!
chip skew: 94/68 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1549      1401     44147     22260      2955       898    none      none         318       322       326    none         317       326       318       322
dram[1]:       1674      1677     14912     14874      1588      1282       322       505    none      none         512       367       315       321       364       407
dram[2]:       1402      1379    none      none         855    none         502       413       386       434       516       392       390       538       339       338
dram[3]:       1382      1375     43029    none      none      none         375       332       320       325       322       370       326       346       709    none  
dram[4]:       1450      1379     41603     14261       386       326    none         419       318       319       312       416       424    none         417       317
dram[5]:       1423      1551     41618    none         315       324       326       325       521       328       313       416       447       330       318       317
dram[6]:       1667      1571     21937     21868       334       324       324       423    none         419    none         388       500    none         319       325
dram[7]:       1716      1496     21937    none         319       323       316       509       424       372       389       319       417       325       418       314
dram[8]:       1531      1872     46523    none         325    none         414       324       328       322       319       391    none         322    none         514
dram[9]:       1799      1529     14815     46565       326       322       328       317       324       386       384       390       331       318       421    none  
dram[10]:       1390      1550     43089    none      none      none         321       313       368    none         329       315       319       326       508       324
dram[11]:       1398      1361     14549     11025       316       319    none         323       331       424       421       319       503    none         324       315
dram[12]:       1832      1860     20836     21209    none         313       316       314       419       316       318       323       314       480    none         323
dram[13]:       1916      1838     20944     45709       514       320       319       315    none         313       317       319       351       522       323       386
dram[14]:       1799      1580     21738    none         334       316       314       323       327       326       505       444       327       320       317       708
dram[15]:       1607      1549     22102     22105       321       315       322       319       421       422       508       319       384       422    none         415
maximum mf latency per bank:
dram[0]:        401       391       315       324       314       327         0         0       318       331       329         0       317       329       325       326
dram[1]:        387       394       327       331       334       351       322       315         0         0       320       347       315       326       334       363
dram[2]:        389       400       272       266       344       225       314       325       326       352       333       334       328       344       347       338
dram[3]:        430       387       313       268       225       225       335       346       320       329       330       328       328       331       325         0
dram[4]:        392       387       312       338       330       327         0       331       318       325       312       329       334         0       324       317
dram[5]:        390       391       313       275       317       329       339       335       325       339       313       330       327       345       324       323
dram[6]:        390       386       326       335       348       324       330       333         0       323         0       324       313         0       324       326
dram[7]:        388       390       315       266       319       325       316       317       331       363       330       325       334       328       325       314
dram[8]:        385       387       323       273       328         0       324       331       340       326       319       342         0       329         0       317
dram[9]:        382       383       355       315       327       322       337       317       328       327       326       333       334       318       328         0
dram[10]:        385       387       313       265         0         0       321       313       327         0       343       315       325       328       318       324
dram[11]:        389       391       332       328       316       325         0       325       338       327       329       325       316         0       330       315
dram[12]:        384       385       327       324         0       313       316       314       339       316       326       333       314       376         0       324
dram[13]:        387       389       324       337       313       325       326       315         0       313       317       325       369       322       324       327
dram[14]:        391       388       324       307       337       316       314       326       340       332       317       324       329       326       317       315
dram[15]:        390       392       324       334       329       315       327       326       335       341       315       321       327       331         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81407 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003729
n_activity=1941 dram_eff=0.1566
bk0: 26a 81411i bk1: 29a 81294i bk2: 1a 81499i bk3: 2a 81464i bk4: 1a 81504i bk5: 5a 81340i bk6: 0a 81516i bk7: 0a 81523i bk8: 1a 81499i bk9: 2a 81454i bk10: 2a 81458i bk11: 0a 81519i bk12: 1a 81502i bk13: 2a 81502i bk14: 2a 81464i bk15: 2a 81464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185615
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.078947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003729 
total_CMD = 81524 
util_bw = 304 
Wasted_Col = 472 
Wasted_Row = 215 
Idle = 80533 

BW Util Bottlenecks: 
RCDc_limit = 514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81407 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000503 
CoL_Bus_Util = 0.000932 
Either_Row_CoL_Bus_Util = 0.001435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00458761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81385 n_act=36 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003974
n_activity=2016 dram_eff=0.1607
bk0: 25a 81364i bk1: 25a 81378i bk2: 3a 81416i bk3: 3a 81416i bk4: 2a 81456i bk5: 3a 81387i bk6: 1a 81494i bk7: 1a 81501i bk8: 0a 81526i bk9: 0a 81532i bk10: 2a 81509i bk11: 5a 81302i bk12: 1a 81501i bk13: 2a 81467i bk14: 5a 81347i bk15: 3a 81383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378199
Bank_Level_Parallism_Col = 1.171429
Bank_Level_Parallism_Ready = 1.074074
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151020 

BW Util details:
bwutil = 0.003974 
total_CMD = 81524 
util_bw = 324 
Wasted_Col = 573 
Wasted_Row = 283 
Idle = 80344 

BW Util Bottlenecks: 
RCDc_limit = 665 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81385 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 81 
Row_Bus_Util =  0.000711 
CoL_Bus_Util = 0.000994 
Either_Row_CoL_Bus_Util = 0.001705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00548305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81365 n_act=42 n_pre=29 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004563
n_activity=2120 dram_eff=0.1755
bk0: 30a 81199i bk1: 30a 81298i bk2: 0a 81514i bk3: 0a 81520i bk4: 5a 81339i bk5: 0a 81521i bk6: 1a 81507i bk7: 2a 81466i bk8: 3a 81427i bk9: 4a 81370i bk10: 4a 81407i bk11: 6a 81257i bk12: 3a 81400i bk13: 1a 81455i bk14: 3a 81358i bk15: 1a 81475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548387
Row_Buffer_Locality_read = 0.548387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567152
Bank_Level_Parallism_Col = 1.187500
Bank_Level_Parallism_Ready = 1.051020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145047 

BW Util details:
bwutil = 0.004563 
total_CMD = 81524 
util_bw = 372 
Wasted_Col = 625 
Wasted_Row = 350 
Idle = 80177 

BW Util Bottlenecks: 
RCDc_limit = 726 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81365 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 29 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000871 
CoL_Bus_Util = 0.001141 
Either_Row_CoL_Bus_Util = 0.001950 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.031447 
queue_avg = 0.006170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00616996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81366 n_act=38 n_pre=26 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004612
n_activity=2349 dram_eff=0.1601
bk0: 31a 81242i bk1: 30a 81290i bk2: 1a 81495i bk3: 0a 81522i bk4: 0a 81525i bk5: 0a 81529i bk6: 4a 81386i bk7: 3a 81397i bk8: 1a 81504i bk9: 5a 81417i bk10: 2a 81454i bk11: 4a 81381i bk12: 3a 81422i bk13: 9a 81256i bk14: 1a 81485i bk15: 0a 81522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.595745
Row_Buffer_Locality_read = 0.595745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.136891
Bank_Level_Parallism_Ready = 1.127660
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122970 

BW Util details:
bwutil = 0.004612 
total_CMD = 81524 
util_bw = 376 
Wasted_Col = 647 
Wasted_Row = 424 
Idle = 80077 

BW Util Bottlenecks: 
RCDc_limit = 707 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81366 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 26 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 94 
Row_Bus_Util =  0.000785 
CoL_Bus_Util = 0.001153 
Either_Row_CoL_Bus_Util = 0.001938 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00668515
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81390 n_act=32 n_pre=18 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004121
n_activity=1775 dram_eff=0.1893
bk0: 29a 81380i bk1: 31a 81289i bk2: 1a 81501i bk3: 3a 81421i bk4: 3a 81406i bk5: 2a 81451i bk6: 0a 81519i bk7: 4a 81380i bk8: 1a 81496i bk9: 2a 81457i bk10: 1a 81499i bk11: 2a 81463i bk12: 2a 81462i bk13: 0a 81523i bk14: 2a 81465i bk15: 1a 81512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619048
Row_Buffer_Locality_read = 0.619048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317838
Bank_Level_Parallism_Col = 1.135977
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123230 

BW Util details:
bwutil = 0.004121 
total_CMD = 81524 
util_bw = 336 
Wasted_Col = 525 
Wasted_Row = 189 
Idle = 80474 

BW Util Bottlenecks: 
RCDc_limit = 591 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81390 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 84 
Row_Bus_Util =  0.000613 
CoL_Bus_Util = 0.001030 
Either_Row_CoL_Bus_Util = 0.001644 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00388843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81367 n_act=41 n_pre=26 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004465
n_activity=2382 dram_eff=0.1528
bk0: 30a 81325i bk1: 28a 81234i bk2: 1a 81491i bk3: 0a 81520i bk4: 2a 81499i bk5: 3a 81420i bk6: 5a 81353i bk7: 3a 81417i bk8: 2a 81459i bk9: 3a 81406i bk10: 1a 81500i bk11: 2a 81458i bk12: 3a 81423i bk13: 3a 81393i bk14: 2a 81465i bk15: 3a 81463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549451
Row_Buffer_Locality_read = 0.549451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.343620
Bank_Level_Parallism_Col = 1.123515
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067696 

BW Util details:
bwutil = 0.004465 
total_CMD = 81524 
util_bw = 364 
Wasted_Col = 672 
Wasted_Row = 314 
Idle = 80174 

BW Util Bottlenecks: 
RCDc_limit = 757 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81367 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 26 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 91 
Row_Bus_Util =  0.000822 
CoL_Bus_Util = 0.001116 
Either_Row_CoL_Bus_Util = 0.001926 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.006369 
queue_avg = 0.003214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00321378
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81408 n_act=28 n_pre=15 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003631
n_activity=1608 dram_eff=0.1841
bk0: 25a 81374i bk1: 27a 81282i bk2: 2a 81455i bk3: 2a 81460i bk4: 2a 81424i bk5: 1a 81499i bk6: 2a 81460i bk7: 2a 81460i bk8: 0a 81521i bk9: 2a 81463i bk10: 0a 81524i bk11: 3a 81426i bk12: 1a 81502i bk13: 0a 81527i bk14: 3a 81465i bk15: 2a 81506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621622
Row_Buffer_Locality_read = 0.621622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.403101
Bank_Level_Parallism_Col = 1.175879
Bank_Level_Parallism_Ready = 1.094595
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.172529 

BW Util details:
bwutil = 0.003631 
total_CMD = 81524 
util_bw = 296 
Wasted_Col = 431 
Wasted_Row = 157 
Idle = 80640 

BW Util Bottlenecks: 
RCDc_limit = 508 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81408 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 74 
Row_Bus_Util =  0.000527 
CoL_Bus_Util = 0.000908 
Either_Row_CoL_Bus_Util = 0.001423 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008621 
queue_avg = 0.002968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00296845
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81384 n_act=37 n_pre=22 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004023
n_activity=2090 dram_eff=0.1569
bk0: 24a 81420i bk1: 29a 81197i bk2: 2a 81497i bk3: 0a 81522i bk4: 1a 81503i bk5: 2a 81456i bk6: 1a 81505i bk7: 1a 81509i bk8: 4a 81376i bk9: 5a 81311i bk10: 3a 81410i bk11: 2a 81458i bk12: 2a 81460i bk13: 3a 81416i bk14: 2a 81460i bk15: 1a 81500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548781
Row_Buffer_Locality_read = 0.548781
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.278863
Bank_Level_Parallism_Col = 1.155792
Bank_Level_Parallism_Ready = 1.060976
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111851 

BW Util details:
bwutil = 0.004023 
total_CMD = 81524 
util_bw = 328 
Wasted_Col = 580 
Wasted_Row = 336 
Idle = 80280 

BW Util Bottlenecks: 
RCDc_limit = 673 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81384 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 82 
Row_Bus_Util =  0.000724 
CoL_Bus_Util = 0.001006 
Either_Row_CoL_Bus_Util = 0.001717 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007143 
queue_avg = 0.003067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00306658
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81410 n_act=28 n_pre=16 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003435
n_activity=1632 dram_eff=0.1716
bk0: 27a 81225i bk1: 22a 81361i bk2: 1a 81487i bk3: 0a 81521i bk4: 2a 81494i bk5: 0a 81522i bk6: 2a 81465i bk7: 4a 81422i bk8: 2a 81443i bk9: 2a 81461i bk10: 1a 81498i bk11: 3a 81424i bk12: 0a 81522i bk13: 3a 81423i bk14: 0a 81522i bk15: 1a 81507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354762
Bank_Level_Parallism_Col = 1.171527
Bank_Level_Parallism_Ready = 1.085714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159520 

BW Util details:
bwutil = 0.003435 
total_CMD = 81524 
util_bw = 280 
Wasted_Col = 441 
Wasted_Row = 226 
Idle = 80577 

BW Util Bottlenecks: 
RCDc_limit = 506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81410 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 16 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 70 
Row_Bus_Util =  0.000540 
CoL_Bus_Util = 0.000859 
Either_Row_CoL_Bus_Util = 0.001398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00271086
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81377 n_act=40 n_pre=25 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004072
n_activity=2111 dram_eff=0.1573
bk0: 23a 81318i bk1: 27a 81310i bk2: 3a 81391i bk3: 1a 81499i bk4: 2a 81447i bk5: 1a 81495i bk6: 5a 81343i bk7: 1a 81505i bk8: 3a 81466i bk9: 3a 81426i bk10: 3a 81420i bk11: 3a 81404i bk12: 3a 81442i bk13: 1a 81501i bk14: 4a 81370i bk15: 0a 81518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518072
Row_Buffer_Locality_read = 0.518072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371429
Bank_Level_Parallism_Col = 1.155811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130268 

BW Util details:
bwutil = 0.004072 
total_CMD = 81524 
util_bw = 332 
Wasted_Col = 618 
Wasted_Row = 335 
Idle = 80239 

BW Util Bottlenecks: 
RCDc_limit = 707 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81377 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 83 
Row_Bus_Util =  0.000797 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001803 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.006803 
queue_avg = 0.002834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00283352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81412 n_act=25 n_pre=13 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003631
n_activity=1802 dram_eff=0.1643
bk0: 29a 81372i bk1: 26a 81348i bk2: 1a 81494i bk3: 0a 81518i bk4: 0a 81522i bk5: 0a 81524i bk6: 1a 81504i bk7: 1a 81503i bk8: 4a 81420i bk9: 0a 81524i bk10: 4a 81384i bk11: 1a 81501i bk12: 2a 81464i bk13: 3a 81416i bk14: 1a 81503i bk15: 1a 81506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662162
Row_Buffer_Locality_read = 0.662162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092614
Bank_Level_Parallism_Col = 1.054726
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054726 

BW Util details:
bwutil = 0.003631 
total_CMD = 81524 
util_bw = 296 
Wasted_Col = 460 
Wasted_Row = 222 
Idle = 80546 

BW Util Bottlenecks: 
RCDc_limit = 483 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81412 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 13 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 74 
Row_Bus_Util =  0.000466 
CoL_Bus_Util = 0.000908 
Either_Row_CoL_Bus_Util = 0.001374 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0034223
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81391 n_act=32 n_pre=18 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004072
n_activity=2073 dram_eff=0.1602
bk0: 28a 81368i bk1: 29a 81323i bk2: 3a 81421i bk3: 4a 81379i bk4: 1a 81497i bk5: 2a 81461i bk6: 0a 81523i bk7: 2a 81459i bk8: 3a 81405i bk9: 2a 81461i bk10: 2a 81452i bk11: 2a 81460i bk12: 1a 81499i bk13: 0a 81521i bk14: 3a 81460i bk15: 1a 81505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614458
Row_Buffer_Locality_read = 0.614458
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235353
Bank_Level_Parallism_Col = 1.134642
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112202 

BW Util details:
bwutil = 0.004072 
total_CMD = 81524 
util_bw = 332 
Wasted_Col = 540 
Wasted_Row = 266 
Idle = 80386 

BW Util Bottlenecks: 
RCDc_limit = 594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81391 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 83 
Row_Bus_Util =  0.000613 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00695501
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81416 n_act=27 n_pre=13 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003336
n_activity=1681 dram_eff=0.1618
bk0: 22a 81415i bk1: 22a 81399i bk2: 2a 81457i bk3: 2a 81462i bk4: 0a 81521i bk5: 1a 81502i bk6: 1a 81501i bk7: 1a 81507i bk8: 4a 81422i bk9: 1a 81505i bk10: 3a 81462i bk11: 2a 81463i bk12: 1a 81503i bk13: 4a 81330i bk14: 0a 81521i bk15: 2a 81464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602941
Row_Buffer_Locality_read = 0.602941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255667
Bank_Level_Parallism_Col = 1.094435
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094435 

BW Util details:
bwutil = 0.003336 
total_CMD = 81524 
util_bw = 272 
Wasted_Col = 464 
Wasted_Row = 168 
Idle = 80620 

BW Util Bottlenecks: 
RCDc_limit = 496 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81416 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 68 
Row_Bus_Util =  0.000491 
CoL_Bus_Util = 0.000834 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00421962
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81407 n_act=32 n_pre=17 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003484
n_activity=1714 dram_eff=0.1657
bk0: 21a 81425i bk1: 22a 81415i bk2: 2a 81463i bk3: 1a 81472i bk4: 1a 81507i bk5: 2a 81465i bk6: 2a 81456i bk7: 1a 81498i bk8: 0a 81521i bk9: 1a 81505i bk10: 1a 81505i bk11: 2a 81468i bk12: 9a 81182i bk13: 1a 81494i bk14: 2a 81453i bk15: 3a 81420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549296
Row_Buffer_Locality_read = 0.549296
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.331454
Bank_Level_Parallism_Col = 1.135220
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119497 

BW Util details:
bwutil = 0.003484 
total_CMD = 81524 
util_bw = 284 
Wasted_Col = 504 
Wasted_Row = 222 
Idle = 80514 

BW Util Bottlenecks: 
RCDc_limit = 569 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81407 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 71 
Row_Bus_Util =  0.000601 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001435 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.025641 
queue_avg = 0.001423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00142289
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81404 n_act=32 n_pre=17 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003631
n_activity=1977 dram_eff=0.1497
bk0: 22a 81392i bk1: 24a 81435i bk2: 2a 81453i bk3: 0a 81521i bk4: 2a 81438i bk5: 1a 81503i bk6: 1a 81507i bk7: 3a 81425i bk8: 4a 81369i bk9: 4a 81367i bk10: 2a 81495i bk11: 3a 81424i bk12: 2a 81453i bk13: 2a 81462i bk14: 1a 81503i bk15: 1a 81505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.315496
Bank_Level_Parallism_Col = 1.162754
Bank_Level_Parallism_Ready = 1.039474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117371 

BW Util details:
bwutil = 0.003631 
total_CMD = 81524 
util_bw = 296 
Wasted_Col = 500 
Wasted_Row = 232 
Idle = 80496 

BW Util Bottlenecks: 
RCDc_limit = 568 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81404 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 74 
Row_Bus_Util =  0.000601 
CoL_Bus_Util = 0.000908 
Either_Row_CoL_Bus_Util = 0.001472 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.025000 
queue_avg = 0.001533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153329
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=81524 n_nop=81400 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003827
n_activity=1966 dram_eff=0.1587
bk0: 24a 81419i bk1: 25a 81398i bk2: 2a 81464i bk3: 2a 81462i bk4: 3a 81452i bk5: 1a 81504i bk6: 3a 81460i bk7: 2a 81463i bk8: 2a 81456i bk9: 4a 81364i bk10: 1a 81495i bk11: 2a 81501i bk12: 3a 81422i bk13: 2a 81454i bk14: 0a 81521i bk15: 2a 81464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221505
Bank_Level_Parallism_Col = 1.098385
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070485 

BW Util details:
bwutil = 0.003827 
total_CMD = 81524 
util_bw = 312 
Wasted_Col = 529 
Wasted_Row = 219 
Idle = 80464 

BW Util Bottlenecks: 
RCDc_limit = 573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81524 
n_nop = 81400 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000577 
CoL_Bus_Util = 0.000957 
Either_Row_CoL_Bus_Util = 0.001521 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008065 
queue_avg = 0.003312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00331191

========= L2 cache stats =========
L2_cache_bank[0]: Access = 436, Miss = 43, Miss_rate = 0.099, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 441, Miss = 50, Miss_rate = 0.113, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 422, Miss = 48, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 428, Miss = 51, Miss_rate = 0.119, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 434, Miss = 55, Miss_rate = 0.127, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 449, Miss = 53, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 51, Miss_rate = 0.114, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 453, Miss = 58, Miss_rate = 0.128, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 45, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 436, Miss = 51, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 438, Miss = 52, Miss_rate = 0.119, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 415, Miss = 52, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 404, Miss = 42, Miss_rate = 0.104, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 411, Miss = 45, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 410, Miss = 45, Miss_rate = 0.110, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 415, Miss = 51, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 413, Miss = 37, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 379, Miss = 36, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 391, Miss = 47, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 417, Miss = 37, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 393, Miss = 33, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 424, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 375, Miss = 33, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 382, Miss = 36, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 381, Miss = 39, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 394, Miss = 34, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 379, Miss = 37, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 400, Miss = 38, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 403, Miss = 39, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 405, Miss = 41, Miss_rate = 0.101, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 13254
L2_total_cache_misses = 1408
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13254
icnt_total_pkts_simt_to_mem=12606
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12606
Req_Network_cycles = 44373
Req_Network_injected_packets_per_cycle =       0.2841 
Req_Network_conflicts_per_cycle =       0.0007
Req_Network_conflicts_per_cycle_util =       0.0045
Req_Bank_Level_Parallism =       1.7181
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0089

Reply_Network_injected_packets_num = 13254
Reply_Network_cycles = 44373
Reply_Network_injected_packets_per_cycle =        0.2987
Reply_Network_conflicts_per_cycle =        0.4315
Reply_Network_conflicts_per_cycle_util =       2.4010
Reply_Bank_Level_Parallism =       1.6619
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0167
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 33170 (inst/sec)
gpgpu_simulation_rate = 3169 (cycle/sec)
gpgpu_silicon_slowdown = 601136x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 4
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 4 
gpu_sim_cycle = 13334
gpu_sim_insn = 154794
gpu_ipc =      11.6090
gpu_tot_sim_cycle = 57707
gpu_tot_stall_cycle = 25875
tot_cycles_exec_all_SM = 300980
cycles_passed = 57707
gpu_tot_sim_insn = 619176
gpu_tot_ipc =      10.7297
gpu_tot_issued_cta = 8
gpu_occupancy = 49.7592% 
gpu_tot_occupancy = 49.6552% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2949
partiton_level_parallism_total  =       0.2866
partiton_level_parallism_util =       1.7680
partiton_level_parallism_util_total  =       1.7297
L2_BW  =      18.9637 GB/Sec
L2_BW_total  =      18.3830 GB/Sec
gpu_total_sim_rate=34398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10728
	L1I_total_cache_misses = 2975
	L1I_total_cache_miss_rate = 0.2773
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2421, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2885
	L1D_cache_core[1]: Access = 2955, Miss = 2487, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2212
	L1D_cache_core[3]: Access = 2485, Miss = 2237, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[4]: Access = 2524, Miss = 2236, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 2178
	L1D_cache_core[5]: Access = 2529, Miss = 2254, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[6]: Access = 2537, Miss = 2329, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2221
	L1D_cache_core[7]: Access = 2524, Miss = 2311, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 2205
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 21021
	L1D_total_cache_misses = 18612
	L1D_total_cache_miss_rate = 0.8854
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19049
	L1D_cache_data_port_util = 0.032
	L1D_cache_fill_port_util = 0.194
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3760
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2687
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13415

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17205
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1844
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 619176
gpgpu_n_tot_w_icount = 21456
gpgpu_n_stall_shd_mem = 10241
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14573
gpgpu_n_mem_write_global = 1677
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 82980
gpgpu_n_store_insn = 5678
gpgpu_n_shmem_insn = 65664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7946
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35723	W0_Idle:447284	W0_Scoreboard:78444	W1:708	W2:6	W3:18	W4:48	W5:36	W6:78	W7:60	W8:126	W9:114	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:114	W24:126	W25:60	W26:78	W27:36	W28:48	W29:18	W30:6	W31:28	W32:18544
single_issue_nums: WS0:5904	WS1:5184	WS2:5184	WS3:5184	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 116584 {8:14573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67080 {40:1677,}
traffic_breakdown_coretomem[INST_ACC_R] = 2304 {8:288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 582920 {40:14573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13416 {8:1677,}
traffic_breakdown_memtocore[INST_ACC_R] = 46080 {40:1152,}
ENTERING ACCELSIM HERE
maxmflatency = 430 
max_icnt2mem_latency = 149 
maxmrqlatency = 39 
max_icnt2sh_latency = 54 
averagemflatency = 228 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:1108 	18 	22 	111 	63 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13072 	3178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	288 	0 	0 	2253 	8954 	5025 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10452 	4076 	1503 	203 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         0         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         2         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         1         1         1         1         1         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11580     11240     12729     12437     16542     16038         0     12583     16042     16608     12075         0     12448     12116     16286     12054 
dram[1]:     11653     12147     12140     16028     16065     16053     12110     12588         0         0     12058     16231     12314     12106     12443     12080 
dram[2]:     12542     11010         0     12075     16031         0     16502     16514     16047     16047     16034     16036     16034     16032     16037     16053 
dram[3]:      9816      9600     12312     12054         0         0     12075     16061     16048     16293     16289     16321     12071     16040     16054     12164 
dram[4]:     10065      9084     12601     16151     16152     12072         0     12444     12282     16469     12435     16048     16540         0     16030     16292 
dram[5]:      8994      9071     12152         0     16303     12099     16220     12049     16050     16507     12600     16143     12135     12068     16446     16247 
dram[6]:      8758      8444     16385     12054     16047     12101     16252     16043         0     16141     12146     16295     16607         0     12085     12103 
dram[7]:      8713      9019     16030         0     12092     12349     12609     12318     16067     16063     16289     16232     16287     16050     12082     12539 
dram[8]:     14710     16051     16053     12056     16044         0     12275     16501     12248     12060     12128     16042         0     12125         0     16250 
dram[9]:     16865     15012     12081     12189     16057     12090     16452     16056     16253     16507     16287     16034     12090     12088     16072         0 
dram[10]:      9330     16011     12727     12074         0         0     12093     12276     16292         0     16511     12396     12633     16074     16040     12073 
dram[11]:     10938      9634     12567     16051     16612     16384         0     16059     12096     16075     16055     16320     12439         0     12586     12541 
dram[12]:     16835     16055     12127     16544         0     16478     12157     12275     12445     12427     12103     16219     16249     12141     12600     16066 
dram[13]:     16855     16044     12343     16032     16140     16029     16479     12127         0     16301     12159     16319     16034     16068     16035     16056 
dram[14]:     16853      9951     16049     12061     16043     12083     12665     16040     16035     16040     16448     16286     12114     12277     12671     16142 
dram[15]:     10279     10610     16036     16073     16290     12425     16149     16606     16038     16041     12278     12088     12313     16251         0     16305 
average row accesses per activate:
dram[0]:  9.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.875000  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]:  8.333333  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.125000  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1324/573 = 2.310646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        29         1         2         3         5         0         1         1         2         2         0         1         2         2         2 
dram[1]:        26        25         4         3         2         3         2         1         0         0         3         5         1         2         5         3 
dram[2]:        31        30         0         1         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         2         0         0         4         3         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         0         2         1 
dram[5]:        30        28         2         0         2         3         5         3         2         3         1         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         2         1         3         1         0         3         2 
dram[7]:        25        29         2         0         1         2         1         1         5         5         3         2         2         4         2         1 
dram[8]:        27        23         3         1         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         2         3         1         5         2         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         1         0         0         1         1         5         0         4         1         2         3         1         1 
dram[11]:        28        29         4         4         1         4         0         3         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         1         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         2         2         9         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1324
min_bank_accesses = 0!
chip skew: 98/69 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1908      1775     58698     29540      1473      1135    none         313       318       416       515    none         317       326       505       418
dram[1]:       2056      2097     14908     19731      2087      1735       326       505    none      none         450       404       315       321       440       470
dram[2]:       1710      1734    none       57266      1056    none         691       507       386       530       658       455       455       731       339       528
dram[3]:       1732      1740     57062     28769    none      none         422       458       507       325       322       511       389       388       516       313
dram[4]:       1838      1755     27828     18928       450       326    none         421       322       412       312       511       424    none         607       317
dram[5]:       1806      1985     27881    none         504       324       326       325       616       392       313       610       447       330       318       413
dram[6]:       2111      1980     19578     29110       428       325       324       423    none         419       312       451       500    none         382       325
dram[7]:       2099      1893     29421    none         319       323       316       509       407       448       453       319       511       423       418       314
dram[8]:       1939      2274     20603     58464       325    none         414       419       422       322       319       455    none         385    none         704
dram[9]:       2261      1931     19660     30733       390       322       441       417       324       386       447       454       331       318       563    none  
dram[10]:       1764      1963     57340     57244    none      none         321       313       359    none         474       315       414       326       508       324
dram[11]:       1776      1726     14604     14645       507       368    none         452       394       520       611       413       503    none         451       315
dram[12]:       2312      2356     27715     28142    none         500       505       502       467       316       318       323       314       480       319       422
dram[13]:       2422      2317     27739     62344       514       416       319       315    none         313       322       319       415       522       323       515
dram[14]:       2261      1992     28964     57921       428       316       329       325       404       326       571       569       424       414       317       517
dram[15]:       2011      1934     29447     29293       321       315       384       412       515       422       508       319       446       612    none         415
maximum mf latency per bank:
dram[0]:        401       391       315       324       327       327         0       313       318       331       329         0       317       329       325       326
dram[1]:        387       394       331       331       334       351       330       315         0         0       326       347       315       326       334       363
dram[2]:        389       400       272       324       344       225       314       325       326       352       333       334       328       344       347       338
dram[3]:        430       387       313       315       225       225       335       346       320       329       330       328       328       331       325       313
dram[4]:        392       387       328       338       330       327         0       333       326       325       312       329       334         0       324       317
dram[5]:        390       391       328       277       317       329       339       335       325       339       313       330       327       345       324       325
dram[6]:        390       386       327       335       348       327       330       333         0       323       312       324       313         0       324       326
dram[7]:        388       390       315       267       319       325       316       317       337       363       330       325       334       336       325       314
dram[8]:        385       387       332       320       328         0       324       331       340       326       319       342         0       329         0       317
dram[9]:        382       383       355       330       327       322       337       325       328       327       326       333       334       318       328         0
dram[10]:        385       387       313       319         0         0       321       313       327         0       343       315       325       328       318       324
dram[11]:        389       391       332       328       316       327         0       328       338       327       329       325       316         0       330       315
dram[12]:        384       385       327       324         0       313       316       314       339       316       326       333       314       376       319       324
dram[13]:        387       389       324       337       313       325       326       315         0       313       327       325       369       322       324       327
dram[14]:        391       388       324       317       337       316       338       330       340       332       328       324       329       326       317       326
dram[15]:        390       392       324       334       329       315       327       326       335       341       315       321       327       331         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105894 n_act=31 n_pre=17 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003018
n_activity=2123 dram_eff=0.1507
bk0: 27a 105869i bk1: 29a 105791i bk2: 1a 105998i bk3: 2a 105964i bk4: 3a 105921i bk5: 5a 105833i bk6: 0a 106011i bk7: 1a 105999i bk8: 1a 105995i bk9: 2a 105951i bk10: 2a 105956i bk11: 0a 106017i bk12: 1a 106001i bk13: 2a 106002i bk14: 2a 105964i bk15: 2a 105964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612500
Row_Buffer_Locality_read = 0.612500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213098
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003018 
total_CMD = 106022 
util_bw = 320 
Wasted_Col = 531 
Wasted_Row = 246 
Idle = 104925 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105894 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 80 
Row_Bus_Util =  0.000453 
CoL_Bus_Util = 0.000755 
Either_Row_CoL_Bus_Util = 0.001207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00352757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105871 n_act=40 n_pre=26 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003207
n_activity=2201 dram_eff=0.1545
bk0: 26a 105822i bk1: 25a 105875i bk2: 4a 105867i bk3: 3a 105915i bk4: 2a 105956i bk5: 3a 105887i bk6: 2a 105953i bk7: 1a 105998i bk8: 0a 106024i bk9: 0a 106030i bk10: 3a 105962i bk11: 5a 105797i bk12: 1a 105997i bk13: 2a 105963i bk14: 5a 105844i bk15: 3a 105881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407599
Bank_Level_Parallism_Col = 1.182161
Bank_Level_Parallism_Ready = 1.070588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139447 

BW Util details:
bwutil = 0.003207 
total_CMD = 106022 
util_bw = 340 
Wasted_Col = 626 
Wasted_Row = 323 
Idle = 104733 

BW Util Bottlenecks: 
RCDc_limit = 734 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105871 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 85 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.001424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00421611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105858 n_act=44 n_pre=30 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003584
n_activity=2264 dram_eff=0.1678
bk0: 31a 105657i bk1: 30a 105795i bk2: 0a 106012i bk3: 1a 105997i bk4: 5a 105835i bk5: 0a 106018i bk6: 1a 106005i bk7: 2a 105964i bk8: 3a 105925i bk9: 4a 105868i bk10: 4a 105905i bk11: 6a 105755i bk12: 3a 105898i bk13: 1a 105954i bk14: 3a 105857i bk15: 1a 105974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536842
Row_Buffer_Locality_read = 0.536842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540062
Bank_Level_Parallism_Col = 1.179054
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138514 

BW Util details:
bwutil = 0.003584 
total_CMD = 106022 
util_bw = 380 
Wasted_Col = 665 
Wasted_Row = 370 
Idle = 104607 

BW Util Bottlenecks: 
RCDc_limit = 766 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105858 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 30 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 95 
Row_Bus_Util =  0.000698 
CoL_Bus_Util = 0.000896 
Either_Row_CoL_Bus_Util = 0.001547 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.030488 
queue_avg = 0.004744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0047443
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105856 n_act=41 n_pre=27 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003697
n_activity=2555 dram_eff=0.1534
bk0: 31a 105739i bk1: 30a 105788i bk2: 1a 105993i bk3: 2a 105996i bk4: 0a 106021i bk5: 0a 106025i bk6: 4a 105883i bk7: 3a 105894i bk8: 1a 106002i bk9: 5a 105915i bk10: 2a 105953i bk11: 4a 105880i bk12: 3a 105921i bk13: 9a 105756i bk14: 2a 105944i bk15: 1a 105999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581633
Row_Buffer_Locality_read = 0.581633
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204082
Bank_Level_Parallism_Col = 1.127430
Bank_Level_Parallism_Ready = 1.122449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114471 

BW Util details:
bwutil = 0.003697 
total_CMD = 106022 
util_bw = 392 
Wasted_Col = 707 
Wasted_Row = 444 
Idle = 104479 

BW Util Bottlenecks: 
RCDc_limit = 767 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105856 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 98 
Row_Bus_Util =  0.000641 
CoL_Bus_Util = 0.000924 
Either_Row_CoL_Bus_Util = 0.001566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00526306
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105878 n_act=35 n_pre=21 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00332
n_activity=1954 dram_eff=0.1801
bk0: 29a 105880i bk1: 31a 105789i bk2: 2a 105960i bk3: 3a 105919i bk4: 3a 105904i bk5: 2a 105950i bk6: 0a 106018i bk7: 6a 105836i bk8: 2a 105951i bk9: 2a 105952i bk10: 1a 105994i bk11: 2a 105958i bk12: 2a 105957i bk13: 0a 106021i bk14: 2a 105965i bk15: 1a 106012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602273
Row_Buffer_Locality_read = 0.602273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317025
Bank_Level_Parallism_Col = 1.137976
Bank_Level_Parallism_Ready = 1.056180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126150 

BW Util details:
bwutil = 0.003320 
total_CMD = 106022 
util_bw = 352 
Wasted_Col = 572 
Wasted_Row = 229 
Idle = 104869 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105878 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 88 
Row_Bus_Util =  0.000528 
CoL_Bus_Util = 0.000830 
Either_Row_CoL_Bus_Util = 0.001358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00335779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105859 n_act=43 n_pre=28 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003509
n_activity=2546 dram_eff=0.1461
bk0: 30a 105823i bk1: 28a 105732i bk2: 2a 105948i bk3: 0a 106016i bk4: 2a 105996i bk5: 3a 105917i bk6: 5a 105850i bk7: 3a 105915i bk8: 2a 105957i bk9: 3a 105904i bk10: 1a 105998i bk11: 2a 105956i bk12: 3a 105922i bk13: 3a 105892i bk14: 2a 105964i bk15: 4a 105922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537634
Row_Buffer_Locality_read = 0.537634
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321624
Bank_Level_Parallism_Col = 1.117914
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064626 

BW Util details:
bwutil = 0.003509 
total_CMD = 106022 
util_bw = 372 
Wasted_Col = 712 
Wasted_Row = 354 
Idle = 104584 

BW Util Bottlenecks: 
RCDc_limit = 797 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105859 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 28 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000670 
CoL_Bus_Util = 0.000877 
Either_Row_CoL_Bus_Util = 0.001537 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.006135 
queue_avg = 0.002471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00247119
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105898 n_act=31 n_pre=17 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002905
n_activity=1834 dram_eff=0.1679
bk0: 25a 105873i bk1: 27a 105781i bk2: 3a 105914i bk3: 2a 105958i bk4: 2a 105923i bk5: 2a 105957i bk6: 2a 105958i bk7: 2a 105958i bk8: 0a 106019i bk9: 2a 105961i bk10: 1a 106001i bk11: 3a 105922i bk12: 1a 105999i bk13: 0a 106024i bk14: 3a 105962i bk15: 2a 106003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597403
Row_Buffer_Locality_read = 0.597403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355758
Bank_Level_Parallism_Col = 1.159817
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156773 

BW Util details:
bwutil = 0.002905 
total_CMD = 106022 
util_bw = 308 
Wasted_Col = 491 
Wasted_Row = 197 
Idle = 105026 

BW Util Bottlenecks: 
RCDc_limit = 568 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105898 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 77 
Row_Bus_Util =  0.000453 
CoL_Bus_Util = 0.000726 
Either_Row_CoL_Bus_Util = 0.001170 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.002283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228255
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105873 n_act=40 n_pre=25 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003207
n_activity=2267 dram_eff=0.15
bk0: 25a 105876i bk1: 29a 105692i bk2: 2a 105992i bk3: 0a 106019i bk4: 1a 106002i bk5: 2a 105955i bk6: 1a 106004i bk7: 1a 106008i bk8: 5a 105835i bk9: 5a 105809i bk10: 3a 105909i bk11: 2a 105957i bk12: 2a 105959i bk13: 4a 105875i bk14: 2a 105956i bk15: 1a 105997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.280098
Bank_Level_Parallism_Col = 1.154229
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113184 

BW Util details:
bwutil = 0.003207 
total_CMD = 106022 
util_bw = 340 
Wasted_Col = 629 
Wasted_Row = 376 
Idle = 104677 

BW Util Bottlenecks: 
RCDc_limit = 729 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105873 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 85 
Row_Bus_Util =  0.000613 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.001405 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.006711 
queue_avg = 0.002358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.002358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105897 n_act=32 n_pre=19 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002792
n_activity=1868 dram_eff=0.1585
bk0: 27a 105725i bk1: 23a 105814i bk2: 3a 105903i bk3: 1a 105997i bk4: 2a 105990i bk5: 0a 106019i bk6: 2a 105962i bk7: 4a 105919i bk8: 2a 105940i bk9: 2a 105959i bk10: 1a 105996i bk11: 3a 105923i bk12: 0a 106021i bk13: 3a 105922i bk14: 0a 106021i bk15: 1a 106006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329545
Bank_Level_Parallism_Col = 1.168453
Bank_Level_Parallism_Ready = 1.081081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157734 

BW Util details:
bwutil = 0.002792 
total_CMD = 106022 
util_bw = 296 
Wasted_Col = 507 
Wasted_Row = 281 
Idle = 104938 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105897 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 19 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 74 
Row_Bus_Util =  0.000481 
CoL_Bus_Util = 0.000698 
Either_Row_CoL_Bus_Util = 0.001179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208447
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105866 n_act=43 n_pre=28 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003245
n_activity=2285 dram_eff=0.1505
bk0: 23a 105816i bk1: 27a 105809i bk2: 3a 105891i bk3: 2a 105955i bk4: 3a 105905i bk5: 1a 105990i bk6: 5a 105840i bk7: 2a 105962i bk8: 3a 105963i bk9: 3a 105924i bk10: 3a 105918i bk11: 3a 105902i bk12: 3a 105940i bk13: 1a 105999i bk14: 4a 105868i bk15: 0a 106016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.371291
Bank_Level_Parallism_Col = 1.158463
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134454 

BW Util details:
bwutil = 0.003245 
total_CMD = 106022 
util_bw = 344 
Wasted_Col = 664 
Wasted_Row = 375 
Idle = 104639 

BW Util Bottlenecks: 
RCDc_limit = 763 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105866 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 28 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 86 
Row_Bus_Util =  0.000670 
CoL_Bus_Util = 0.000811 
Either_Row_CoL_Bus_Util = 0.001471 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.006410 
queue_avg = 0.002179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217879
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105905 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002867
n_activity=1946 dram_eff=0.1562
bk0: 29a 105871i bk1: 26a 105847i bk2: 1a 105993i bk3: 1a 105996i bk4: 0a 106019i bk5: 0a 106022i bk6: 1a 106002i bk7: 1a 106001i bk8: 5a 105877i bk9: 0a 106020i bk10: 4a 105881i bk11: 1a 105998i bk12: 2a 105961i bk13: 3a 105914i bk14: 1a 106002i bk15: 1a 106005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086339
Bank_Level_Parallism_Col = 1.051322
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051322 

BW Util details:
bwutil = 0.002867 
total_CMD = 106022 
util_bw = 304 
Wasted_Col = 500 
Wasted_Row = 242 
Idle = 104976 

BW Util Bottlenecks: 
RCDc_limit = 523 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105905 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.000717 
Either_Row_CoL_Bus_Util = 0.001104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00263153
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105877 n_act=36 n_pre=22 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003282
n_activity=2346 dram_eff=0.1483
bk0: 28a 105867i bk1: 29a 105822i bk2: 4a 105879i bk3: 4a 105877i bk4: 1a 105995i bk5: 4a 105878i bk6: 0a 106019i bk7: 3a 105917i bk8: 3a 105901i bk9: 2a 105958i bk10: 2a 105950i bk11: 2a 105958i bk12: 1a 105997i bk13: 0a 106019i bk14: 3a 105958i bk15: 1a 106004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.216940
Bank_Level_Parallism_Col = 1.121059
Bank_Level_Parallism_Ready = 1.079545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100883 

BW Util details:
bwutil = 0.003282 
total_CMD = 106022 
util_bw = 348 
Wasted_Col = 620 
Wasted_Row = 329 
Idle = 104725 

BW Util Bottlenecks: 
RCDc_limit = 674 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105877 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 87 
Row_Bus_Util =  0.000547 
CoL_Bus_Util = 0.000821 
Either_Row_CoL_Bus_Util = 0.001368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00534795
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105912 n_act=28 n_pre=13 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002603
n_activity=1743 dram_eff=0.1583
bk0: 22a 105912i bk1: 22a 105896i bk2: 2a 105955i bk3: 2a 105960i bk4: 0a 106019i bk5: 1a 106000i bk6: 1a 105999i bk7: 1a 106005i bk8: 4a 105920i bk9: 1a 106003i bk10: 3a 105960i bk11: 2a 105961i bk12: 1a 106002i bk13: 4a 105829i bk14: 1a 105999i bk15: 2a 105961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594203
Row_Buffer_Locality_read = 0.594203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249080
Bank_Level_Parallism_Col = 1.091354
Bank_Level_Parallism_Ready = 1.014084
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091354 

BW Util details:
bwutil = 0.002603 
total_CMD = 106022 
util_bw = 276 
Wasted_Col = 484 
Wasted_Row = 168 
Idle = 105094 

BW Util Bottlenecks: 
RCDc_limit = 516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105912 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 13 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 69 
Row_Bus_Util =  0.000387 
CoL_Bus_Util = 0.000651 
Either_Row_CoL_Bus_Util = 0.001038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00324461
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105902 n_act=33 n_pre=18 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002716
n_activity=1796 dram_eff=0.1604
bk0: 21a 105923i bk1: 22a 105913i bk2: 2a 105961i bk3: 1a 105970i bk4: 1a 106005i bk5: 2a 105963i bk6: 2a 105954i bk7: 1a 105997i bk8: 0a 106020i bk9: 1a 106004i bk10: 2a 105963i bk11: 2a 105965i bk12: 9a 105679i bk13: 1a 105991i bk14: 2a 105950i bk15: 3a 105918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541667
Row_Buffer_Locality_read = 0.541667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316810
Bank_Level_Parallism_Col = 1.131098
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115854 

BW Util details:
bwutil = 0.002716 
total_CMD = 106022 
util_bw = 288 
Wasted_Col = 524 
Wasted_Row = 242 
Idle = 104968 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105902 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 72 
Row_Bus_Util =  0.000481 
CoL_Bus_Util = 0.000679 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.025000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00109411
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105884 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003056
n_activity=2247 dram_eff=0.1442
bk0: 22a 105889i bk1: 24a 105933i bk2: 2a 105951i bk3: 1a 105998i bk4: 2a 105935i bk5: 1a 106003i bk6: 3a 105958i bk7: 4a 105882i bk8: 5a 105820i bk9: 4a 105863i bk10: 3a 105952i bk11: 3a 105922i bk12: 2a 105951i bk13: 2a 105961i bk14: 1a 106002i bk15: 2a 105963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355916
Bank_Level_Parallism_Col = 1.168237
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129206 

BW Util details:
bwutil = 0.003056 
total_CMD = 106022 
util_bw = 324 
Wasted_Col = 592 
Wasted_Row = 272 
Idle = 104834 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105884 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000566 
CoL_Bus_Util = 0.000764 
Either_Row_CoL_Bus_Util = 0.001302 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.021739 
queue_avg = 0.001585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00158458
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=106022 n_nop=105898 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002943
n_activity=1966 dram_eff=0.1587
bk0: 24a 105917i bk1: 25a 105896i bk2: 2a 105962i bk3: 2a 105960i bk4: 3a 105950i bk5: 1a 106002i bk6: 3a 105958i bk7: 2a 105961i bk8: 2a 105954i bk9: 4a 105862i bk10: 1a 105993i bk11: 2a 105999i bk12: 3a 105920i bk13: 2a 105952i bk14: 0a 106019i bk15: 2a 105962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.221505
Bank_Level_Parallism_Col = 1.098385
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070485 

BW Util details:
bwutil = 0.002943 
total_CMD = 106022 
util_bw = 312 
Wasted_Col = 529 
Wasted_Row = 219 
Idle = 104962 

BW Util Bottlenecks: 
RCDc_limit = 573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106022 
n_nop = 105898 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000443 
CoL_Bus_Util = 0.000736 
Either_Row_CoL_Bus_Util = 0.001170 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.002547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00254664

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 48, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 580, Miss = 53, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 556, Miss = 54, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 558, Miss = 53, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 566, Miss = 58, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 590, Miss = 56, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 586, Miss = 54, Miss_rate = 0.092, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 598, Miss = 63, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 563, Miss = 49, Miss_rate = 0.087, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 575, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 573, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 548, Miss = 55, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 531, Miss = 46, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 535, Miss = 48, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 538, Miss = 49, Miss_rate = 0.091, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 545, Miss = 54, Miss_rate = 0.099, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 538, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 499, Miss = 38, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 48, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 542, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 559, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 515, Miss = 34, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 560, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 562, Miss = 46, Miss_rate = 0.082, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 490, Miss = 34, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 499, Miss = 36, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 497, Miss = 40, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 527, Miss = 34, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 502, Miss = 41, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 526, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 527, Miss = 39, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 528, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 17402
L2_total_cache_misses = 1488
L2_total_cache_miss_rate = 0.0855
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17402
icnt_total_pkts_simt_to_mem=16538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16538
Req_Network_cycles = 57707
Req_Network_injected_packets_per_cycle =       0.2866 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0060
Req_Bank_Level_Parallism =       1.7297
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 17402
Reply_Network_cycles = 57707
Reply_Network_injected_packets_per_cycle =        0.3016
Reply_Network_conflicts_per_cycle =        0.4314
Reply_Network_conflicts_per_cycle_util =       2.3894
Reply_Bank_Level_Parallism =       1.6704
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0168
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0089
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 34398 (inst/sec)
gpgpu_simulation_rate = 3205 (cycle/sec)
gpgpu_silicon_slowdown = 594383x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 13300
gpu_sim_insn = 154794
gpu_ipc =      11.6386
gpu_tot_sim_cycle = 71007
gpu_tot_stall_cycle = 32204
tot_cycles_exec_all_SM = 367048
cycles_passed = 71007
gpu_tot_sim_insn = 773970
gpu_tot_ipc =      10.8999
gpu_tot_issued_cta = 10
gpu_occupancy = 49.7639% 
gpu_tot_occupancy = 49.6747% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2902
partiton_level_parallism_total  =       0.2873
partiton_level_parallism_util =       1.6207
partiton_level_parallism_util_total  =       1.7080
L2_BW  =      18.6776 GB/Sec
L2_BW_total  =      18.4382 GB/Sec
gpu_total_sim_rate=33650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13410
	L1I_total_cache_misses = 3715
	L1I_total_cache_miss_rate = 0.2770
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2421, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2885
	L1D_cache_core[1]: Access = 2955, Miss = 2487, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2212
	L1D_cache_core[3]: Access = 2485, Miss = 2237, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[4]: Access = 2524, Miss = 2236, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 2178
	L1D_cache_core[5]: Access = 2529, Miss = 2254, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[6]: Access = 2537, Miss = 2329, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2221
	L1D_cache_core[7]: Access = 2524, Miss = 2311, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 2205
	L1D_cache_core[8]: Access = 2519, Miss = 2283, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 2175
	L1D_cache_core[9]: Access = 2561, Miss = 2188, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 26101
	L1D_total_cache_misses = 23083
	L1D_total_cache_miss_rate = 0.8844
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 23467
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4700
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9695
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3715
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3355
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16765

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2168
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 773970
gpgpu_n_tot_w_icount = 26820
gpgpu_n_stall_shd_mem = 12574
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18054
gpgpu_n_mem_write_global = 1983
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 104210
gpgpu_n_store_insn = 6855
gpgpu_n_shmem_insn = 82080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9728
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2846
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44447	W0_Idle:541777	W0_Scoreboard:97237	W1:888	W2:18	W3:60	W4:84	W5:66	W6:102	W7:78	W8:144	W9:120	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:120	W24:144	W25:78	W26:102	W27:66	W28:84	W29:60	W30:18	W31:38	W32:23180
single_issue_nums: WS0:7380	WS1:6480	WS2:6480	WS3:6480	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 144432 {8:18054,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79320 {40:1983,}
traffic_breakdown_coretomem[INST_ACC_R] = 2880 {8:360,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 722160 {40:18054,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15864 {8:1983,}
traffic_breakdown_memtocore[INST_ACC_R] = 57600 {40:1440,}
ENTERING ACCELSIM HERE
maxmflatency = 430 
max_icnt2mem_latency = 149 
maxmrqlatency = 39 
max_icnt2sh_latency = 54 
averagemflatency = 227 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:1162 	18 	23 	112 	67 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16291 	3746 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	360 	0 	0 	2757 	11080 	6182 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12714 	5100 	1952 	253 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         2         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11580     11240     12729     12437     16542     16038         0     12583     16042     16608     12075         0     12448     12116     16286     12054 
dram[1]:     11653     12147     12140     16028     16065     16053     12110     12588         0         0     12058     16231     12314     12106     12443     12080 
dram[2]:     12542     11010         0     12075     16031         0     16502     16514     16047     16047     16034     16036     16034     16032     16037     16053 
dram[3]:      9816      9600     12312     12054         0         0     12075     16061     16048     16293     16289     16321     12071     16040     16054     12164 
dram[4]:     10065      9084     12601     16151     16152     12072         0     12444     12282     16469     12435     16048     16540     12153     16030     16292 
dram[5]:      8994      9071     12152         0     16303     12099     16220     12049     16050     16507     12600     16143     12135     12068     16446     16247 
dram[6]:      8758      8444     16385     12054     16047     12101     16252     16043         0     16141     12146     16295     16607         0     12085     12103 
dram[7]:      8713      9019     16030     12439     12092     12349     12609     12318     16067     16063     16289     16232     16287     16050     12082     12539 
dram[8]:     14710     16051     16053     12056     16044         0     12275     16501     12248     12060     12128     16042         0     12125         0     16250 
dram[9]:     16865     15012     12081     12189     16057     12090     16452     16056     16253     16507     16287     16034     12090     12088     16072     12095 
dram[10]:      9330     16011     12727     12074         0         0     12093     12276     16292         0     16511     12396     12633     16074     16040     12073 
dram[11]:     10938      9634     12567     16051     16612     16384     12567     16059     12096     16075     16055     16320     12439     12602     12586     12541 
dram[12]:     16835     16055     12127     16544         0     16478     12157     12275     12445     12427     12103     16219     16249     12141     12600     16066 
dram[13]:     16855     16044     12343     16032     16140     16029     16479     12127         0     16301     12159     16319     16034     16068     16035     16056 
dram[14]:     16853      9951     16049     12061     16043     12083     12665     16040     16035     16040     16448     16286     12114     12277     12671     16142 
dram[15]:     10279     10610     16036     16073     16290     12425     16149     16606     16038     16041     12278     12088     12313     16251         0     16305 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.111111  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/629 = 2.200318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2220      2131     73305     36915      1803      1375    none         313       318       416       515    none         317       326       469       418
dram[1]:       2485      2437     14906     24623      2505      2131       326       505    none      none         513       442       315       321       484       470
dram[2]:       1986      2064    none       71569      1255    none         603       511       386       579       658       455       518       920       339       528
dram[3]:       2071      2091     35830     35931    none      none         469       471       507       325       322       605       452       388       609       313
dram[4]:       2227      2117     34720     23563       450       326    none         485       322       412       312       511       424       319       607       317
dram[5]:       2188      2407     34757    none         504       324       365       374       804       392       321       610       510       393       318       413
dram[6]:       2561      2403     24375     36305       521       325       324       517    none         389       312       514       500    none         367       325
dram[7]:       2547      2276     18481     72081       319       323       316       700       407       413       453       324       449       441       513       501
dram[8]:       2341      2739     25462     73066       325    none         414       419       390       322       321       455    none         448    none         704
dram[9]:       2626      2332     14813     39351       453       322       518       387       356       386       447       518       331       507       611       313
dram[10]:       2133      2293     71639     71491    none      none         323       500       397    none         569       320       414       389       508       324
dram[11]:       2147      2084     14593     18211       698       416       313       452       394       422       611       413       690       312       451       315
dram[12]:       2789      2542     34662     35055    none         500       505       502       438       324       318       323       314       528       319       422
dram[13]:       2936      2683     17478     76804       514       385       319       320    none         323       322       319       425       522       417       515
dram[14]:       2724      2414     36087     72361       428       316       329       372       404       326       571       569       424       414       505       615
dram[15]:       2421      2326     36821     36462       321       315       370       412       515       469       508       507       509       612    none         510
maximum mf latency per bank:
dram[0]:        401       391       315       324       327       327         0       313       318       331       329         0       317       329       353       326
dram[1]:        387       394       331       331       334       351       330       315         0         0       326       347       315       326       334       363
dram[2]:        389       400       272       324       344       225       326       332       326       352       333       334       328       344       347       338
dram[3]:        430       387       332       315       225       225       335       346       320       329       330       328       328       331       325       313
dram[4]:        392       387       328       338       330       327         0       333       326       325       312       329       334       324       324       317
dram[5]:        390       391       328       277       317       329       339       335       325       339       326       330       327       345       324       325
dram[6]:        390       386       327       335       348       327       330       333         0       330       312       324       313         0       325       326
dram[7]:        388       390       331       315       319       325       316       317       337       363       330       335       334       336       325       314
dram[8]:        385       387       332       320       328         0       324       331       340       326       323       342         0       329         0       317
dram[9]:        382       383       355       330       327       322       337       327       328       327       326       333       334       318       328       313
dram[10]:        385       387       313       319         0         0       325       313       327         0       343       326       325       328       318       324
dram[11]:        389       391       332       328       316       327       313       328       338       327       329       325       316       312       330       315
dram[12]:        384       385       327       324         0       313       316       314       339       333       326       333       314       376       319       324
dram[13]:        387       389       348       337       313       325       326       326         0       329       327       325       369       322       324       327
dram[14]:        391       388       324       317       337       316       338       330       340       332       328       324       329       326       317       326
dram[15]:        390       392       324       334       329       315       327       326       335       341       315       321       327       331         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130321 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002545
n_activity=2357 dram_eff=0.1409
bk0: 28a 130264i bk1: 29a 130225i bk2: 1a 130433i bk3: 2a 130399i bk4: 3a 130356i bk5: 5a 130268i bk6: 0a 130447i bk7: 1a 130435i bk8: 1a 130432i bk9: 2a 130388i bk10: 2a 130393i bk11: 0a 130454i bk12: 1a 130438i bk13: 2a 130439i bk14: 4a 130291i bk15: 2a 130398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184022
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.072289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002545 
total_CMD = 130458 
util_bw = 332 
Wasted_Col = 591 
Wasted_Row = 332 
Idle = 129203 

BW Util Bottlenecks: 
RCDc_limit = 646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130321 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000414 
CoL_Bus_Util = 0.000636 
Either_Row_CoL_Bus_Util = 0.001050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00304312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130298 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002698
n_activity=2433 dram_eff=0.1447
bk0: 26a 130258i bk1: 26a 130270i bk2: 5a 130261i bk3: 3a 130349i bk4: 2a 130391i bk5: 3a 130322i bk6: 2a 130388i bk7: 1a 130433i bk8: 0a 130460i bk9: 0a 130466i bk10: 3a 130399i bk11: 5a 130234i bk12: 1a 130435i bk13: 2a 130401i bk14: 6a 130241i bk15: 3a 130317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368462
Bank_Level_Parallism_Col = 1.169392
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129673 

BW Util details:
bwutil = 0.002698 
total_CMD = 130458 
util_bw = 352 
Wasted_Col = 686 
Wasted_Row = 383 
Idle = 129037 

BW Util Bottlenecks: 
RCDc_limit = 794 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130298 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.000675 
Either_Row_CoL_Bus_Util = 0.001226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00342639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130285 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003005
n_activity=2510 dram_eff=0.1562
bk0: 32a 130053i bk1: 30a 130230i bk2: 0a 130449i bk3: 1a 130434i bk4: 5a 130272i bk5: 0a 130455i bk6: 2a 130401i bk7: 3a 130358i bk8: 3a 130358i bk9: 4a 130303i bk10: 4a 130340i bk11: 6a 130190i bk12: 3a 130334i bk13: 1a 130390i bk14: 3a 130294i bk15: 1a 130411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493315
Bank_Level_Parallism_Col = 1.167722
Bank_Level_Parallism_Ready = 1.048544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129747 

BW Util details:
bwutil = 0.003005 
total_CMD = 130458 
util_bw = 392 
Wasted_Col = 725 
Wasted_Row = 430 
Idle = 128911 

BW Util Bottlenecks: 
RCDc_limit = 826 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130285 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000613 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.028902 
queue_avg = 0.003856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130286 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003066
n_activity=2719 dram_eff=0.1471
bk0: 31a 130176i bk1: 30a 130225i bk2: 2a 130389i bk3: 2a 130431i bk4: 0a 130457i bk5: 0a 130461i bk6: 4a 130320i bk7: 4a 130290i bk8: 1a 130437i bk9: 5a 130350i bk10: 2a 130388i bk11: 4a 130315i bk12: 3a 130357i bk13: 9a 130192i bk14: 2a 130380i bk15: 1a 130435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192947
Bank_Level_Parallism_Col = 1.122153
Bank_Level_Parallism_Ready = 1.120000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109731 

BW Util details:
bwutil = 0.003066 
total_CMD = 130458 
util_bw = 400 
Wasted_Col = 747 
Wasted_Row = 484 
Idle = 128827 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130286 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.000767 
Either_Row_CoL_Bus_Util = 0.001318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00427724
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130309 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00276
n_activity=2098 dram_eff=0.1716
bk0: 29a 130315i bk1: 31a 130224i bk2: 2a 130396i bk3: 3a 130355i bk4: 3a 130340i bk5: 2a 130386i bk6: 0a 130454i bk7: 6a 130272i bk8: 2a 130387i bk9: 2a 130388i bk10: 1a 130431i bk11: 2a 130395i bk12: 2a 130394i bk13: 2a 130397i bk14: 2a 130399i bk15: 1a 130447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298893
Bank_Level_Parallism_Col = 1.131086
Bank_Level_Parallism_Ready = 1.054945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119850 

BW Util details:
bwutil = 0.002760 
total_CMD = 130458 
util_bw = 360 
Wasted_Col = 612 
Wasted_Row = 249 
Idle = 129237 

BW Util Bottlenecks: 
RCDc_limit = 683 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130309 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.000690 
Either_Row_CoL_Bus_Util = 0.001142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00272885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130288 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002943
n_activity=2710 dram_eff=0.1417
bk0: 30a 130259i bk1: 28a 130169i bk2: 2a 130385i bk3: 0a 130453i bk4: 2a 130433i bk5: 3a 130354i bk6: 5a 130287i bk7: 4a 130311i bk8: 2a 130392i bk9: 3a 130340i bk10: 3a 130390i bk11: 2a 130390i bk12: 3a 130356i bk13: 3a 130327i bk14: 2a 130399i bk15: 4a 130358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.301390
Bank_Level_Parallism_Col = 1.112311
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061555 

BW Util details:
bwutil = 0.002943 
total_CMD = 130458 
util_bw = 384 
Wasted_Col = 752 
Wasted_Row = 394 
Idle = 128928 

BW Util Bottlenecks: 
RCDc_limit = 837 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130288 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000575 
CoL_Bus_Util = 0.000736 
Either_Row_CoL_Bus_Util = 0.001303 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.005882 
queue_avg = 0.002315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00231492
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130328 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002422
n_activity=1998 dram_eff=0.1582
bk0: 25a 130308i bk1: 27a 130216i bk2: 3a 130349i bk3: 2a 130394i bk4: 2a 130359i bk5: 2a 130393i bk6: 2a 130394i bk7: 2a 130395i bk8: 0a 130456i bk9: 3a 130357i bk10: 1a 130436i bk11: 3a 130358i bk12: 1a 130435i bk13: 0a 130461i bk14: 4a 130358i bk15: 2a 130438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.325339
Bank_Level_Parallism_Col = 1.150646
Bank_Level_Parallism_Ready = 1.088608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147776 

BW Util details:
bwutil = 0.002422 
total_CMD = 130458 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 237 
Idle = 129374 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130328 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000399 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.007692 
queue_avg = 0.001855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001855
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130289 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002851
n_activity=2684 dram_eff=0.1386
bk0: 25a 130312i bk1: 29a 130128i bk2: 4a 130348i bk3: 1a 130430i bk4: 1a 130436i bk5: 2a 130391i bk6: 1a 130440i bk7: 1a 130445i bk8: 5a 130272i bk9: 7a 130203i bk10: 3a 130347i bk11: 3a 130345i bk12: 3a 130354i bk13: 5a 130269i bk14: 2a 130391i bk15: 1a 130432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.261644
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107676 

BW Util details:
bwutil = 0.002851 
total_CMD = 130458 
util_bw = 372 
Wasted_Col = 755 
Wasted_Row = 472 
Idle = 128859 

BW Util Bottlenecks: 
RCDc_limit = 865 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130289 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000598 
CoL_Bus_Util = 0.000713 
Either_Row_CoL_Bus_Util = 0.001295 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.011834 
queue_avg = 0.002215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00221527
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130324 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002361
n_activity=2114 dram_eff=0.1457
bk0: 27a 130160i bk1: 23a 130249i bk2: 3a 130339i bk3: 1a 130433i bk4: 2a 130427i bk5: 0a 130456i bk6: 2a 130399i bk7: 4a 130357i bk8: 3a 130338i bk9: 3a 130355i bk10: 2a 130390i bk11: 3a 130357i bk12: 0a 130456i bk13: 3a 130357i bk14: 0a 130456i bk15: 1a 130441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292392
Bank_Level_Parallism_Col = 1.154278
Bank_Level_Parallism_Ready = 1.077922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144460 

BW Util details:
bwutil = 0.002361 
total_CMD = 130458 
util_bw = 308 
Wasted_Col = 567 
Wasted_Row = 341 
Idle = 129242 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130324 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000437 
CoL_Bus_Util = 0.000590 
Either_Row_CoL_Bus_Util = 0.001027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00169403
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130281 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002882
n_activity=2784 dram_eff=0.1351
bk0: 24a 130212i bk1: 27a 130245i bk2: 5a 130247i bk3: 2a 130389i bk4: 3a 130341i bk5: 1a 130427i bk6: 5a 130277i bk7: 3a 130359i bk8: 6a 130314i bk9: 3a 130357i bk10: 3a 130351i bk11: 3a 130338i bk12: 3a 130376i bk13: 1a 130435i bk14: 4a 130305i bk15: 1a 130432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305007
Bank_Level_Parallism_Col = 1.135108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114637 

BW Util details:
bwutil = 0.002882 
total_CMD = 130458 
util_bw = 376 
Wasted_Col = 804 
Wasted_Row = 495 
Idle = 128783 

BW Util Bottlenecks: 
RCDc_limit = 903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130281 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000644 
CoL_Bus_Util = 0.000721 
Either_Row_CoL_Bus_Util = 0.001357 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.005650 
queue_avg = 0.002070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206963
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130332 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002422
n_activity=2191 dram_eff=0.1442
bk0: 29a 130308i bk1: 27a 130243i bk2: 1a 130428i bk3: 1a 130431i bk4: 0a 130455i bk5: 0a 130458i bk6: 2a 130397i bk7: 1a 130436i bk8: 5a 130313i bk9: 0a 130456i bk10: 4a 130318i bk11: 2a 130394i bk12: 2a 130396i bk13: 3a 130350i bk14: 1a 130438i bk15: 1a 130441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076108
Bank_Level_Parallism_Col = 1.046942
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046942 

BW Util details:
bwutil = 0.002422 
total_CMD = 130458 
util_bw = 316 
Wasted_Col = 560 
Wasted_Row = 302 
Idle = 129280 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130332 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000360 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213862
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130300 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002821
n_activity=2636 dram_eff=0.1396
bk0: 28a 130302i bk1: 29a 130258i bk2: 5a 130275i bk3: 4a 130313i bk4: 1a 130433i bk5: 4a 130316i bk6: 1a 130436i bk7: 3a 130353i bk8: 3a 130338i bk9: 4a 130313i bk10: 2a 130383i bk11: 2a 130393i bk12: 1a 130433i bk13: 1a 130434i bk14: 3a 130392i bk15: 1a 130438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207214
Bank_Level_Parallism_Col = 1.107503
Bank_Level_Parallism_Ready = 1.075269
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089586 

BW Util details:
bwutil = 0.002821 
total_CMD = 130458 
util_bw = 368 
Wasted_Col = 718 
Wasted_Row = 369 
Idle = 129003 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130300 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000506 
CoL_Bus_Util = 0.000705 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00434623
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130330 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0023
n_activity=2152 dram_eff=0.1394
bk0: 22a 130349i bk1: 25a 130211i bk2: 2a 130387i bk3: 2a 130394i bk4: 0a 130454i bk5: 1a 130437i bk6: 1a 130436i bk7: 1a 130442i bk8: 5a 130317i bk9: 2a 130398i bk10: 3a 130396i bk11: 3a 130357i bk12: 1a 130437i bk13: 4a 130265i bk14: 1a 130435i bk15: 2a 130397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198104
Bank_Level_Parallism_Col = 1.076398
Bank_Level_Parallism_Ready = 1.012987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076398 

BW Util details:
bwutil = 0.002300 
total_CMD = 130458 
util_bw = 300 
Wasted_Col = 604 
Wasted_Row = 279 
Idle = 129275 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130330 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000406 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000981 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00263686
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130316 n_act=40 n_pre=25 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002453
n_activity=2276 dram_eff=0.1406
bk0: 21a 130361i bk1: 23a 130310i bk2: 4a 130287i bk3: 1a 130404i bk4: 1a 130441i bk5: 3a 130358i bk6: 2a 130387i bk7: 2a 130391i bk8: 0a 130455i bk9: 3a 130396i bk10: 2a 130398i bk11: 2a 130400i bk12: 10a 130075i bk13: 1a 130427i bk14: 2a 130387i bk15: 3a 130355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258775
Bank_Level_Parallism_Col = 1.110276
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097744 

BW Util details:
bwutil = 0.002453 
total_CMD = 130458 
util_bw = 320 
Wasted_Col = 658 
Wasted_Row = 388 
Idle = 129092 

BW Util Bottlenecks: 
RCDc_limit = 725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130316 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 80 
Row_Bus_Util =  0.000498 
CoL_Bus_Util = 0.000613 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.021127 
queue_avg = 0.001265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00126477
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130320 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002484
n_activity=2247 dram_eff=0.1442
bk0: 22a 130325i bk1: 24a 130369i bk2: 2a 130387i bk3: 1a 130434i bk4: 2a 130371i bk5: 1a 130439i bk6: 3a 130394i bk7: 4a 130318i bk8: 5a 130256i bk9: 4a 130299i bk10: 3a 130388i bk11: 3a 130358i bk12: 2a 130387i bk13: 2a 130397i bk14: 1a 130438i bk15: 2a 130399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355916
Bank_Level_Parallism_Col = 1.168237
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129206 

BW Util details:
bwutil = 0.002484 
total_CMD = 130458 
util_bw = 324 
Wasted_Col = 592 
Wasted_Row = 272 
Idle = 129270 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130320 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000460 
CoL_Bus_Util = 0.000621 
Either_Row_CoL_Bus_Util = 0.001058 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.021739 
queue_avg = 0.001288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128777
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=130458 n_nop=130331 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002422
n_activity=2048 dram_eff=0.1543
bk0: 24a 130353i bk1: 25a 130332i bk2: 2a 130398i bk3: 2a 130397i bk4: 3a 130387i bk5: 1a 130439i bk6: 4a 130354i bk7: 2a 130396i bk8: 2a 130389i bk9: 4a 130297i bk10: 1a 130428i bk11: 2a 130435i bk12: 3a 130356i bk13: 2a 130388i bk14: 0a 130455i bk15: 2a 130398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212152
Bank_Level_Parallism_Col = 1.095578
Bank_Level_Parallism_Ready = 1.037975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068474 

BW Util details:
bwutil = 0.002422 
total_CMD = 130458 
util_bw = 316 
Wasted_Col = 549 
Wasted_Row = 239 
Idle = 129354 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 130458 
n_nop = 130331 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000376 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000973 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.007874 
queue_avg = 0.002070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 53, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 715, Miss = 55, Miss_rate = 0.077, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 687, Miss = 58, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 686, Miss = 56, Miss_rate = 0.082, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 695, Miss = 62, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 725, Miss = 59, Miss_rate = 0.081, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 722, Miss = 57, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 66, Miss_rate = 0.090, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 693, Miss = 51, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 676, Miss = 58, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 655, Miss = 49, Miss_rate = 0.075, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 661, Miss = 51, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 664, Miss = 54, Miss_rate = 0.081, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 675, Miss = 61, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 41, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 613, Miss = 39, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 635, Miss = 54, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 683, Miss = 41, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 691, Miss = 45, Miss_rate = 0.065, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 639, Miss = 36, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 692, Miss = 46, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 694, Miss = 49, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 604, Miss = 35, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 618, Miss = 41, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 615, Miss = 43, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 644, Miss = 39, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 615, Miss = 41, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 648, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 650, Miss = 40, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 652, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 21477
L2_total_cache_misses = 1580
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1584
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=21477
icnt_total_pkts_simt_to_mem=20397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20397
Req_Network_cycles = 71007
Req_Network_injected_packets_per_cycle =       0.2873 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.0054
Req_Bank_Level_Parallism =       1.7080
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 21477
Reply_Network_cycles = 71007
Reply_Network_injected_packets_per_cycle =        0.3025
Reply_Network_conflicts_per_cycle =        0.4459
Reply_Network_conflicts_per_cycle_util =       2.4373
Reply_Bank_Level_Parallism =       1.6533
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0173
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0089
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 33650 (inst/sec)
gpgpu_simulation_rate = 3087 (cycle/sec)
gpgpu_silicon_slowdown = 617103x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 6
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 6 
gpu_sim_cycle = 13227
gpu_sim_insn = 154794
gpu_ipc =      11.7029
gpu_tot_sim_cycle = 84234
gpu_tot_stall_cycle = 38691
tot_cycles_exec_all_SM = 432712
cycles_passed = 84234
gpu_tot_sim_insn = 928764
gpu_tot_ipc =      11.0260
gpu_tot_issued_cta = 12
gpu_occupancy = 49.7601% 
gpu_tot_occupancy = 49.6877% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3004
partiton_level_parallism_total  =       0.2893
partiton_level_parallism_util =       1.6712
partiton_level_parallism_util_total  =       1.7019
L2_BW  =      19.3107 GB/Sec
L2_BW_total  =      18.5752 GB/Sec
gpu_total_sim_rate=34398

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16092
	L1I_total_cache_misses = 4461
	L1I_total_cache_miss_rate = 0.2772
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2421, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2885
	L1D_cache_core[1]: Access = 2955, Miss = 2487, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2212
	L1D_cache_core[3]: Access = 2485, Miss = 2237, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[4]: Access = 2524, Miss = 2236, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 2178
	L1D_cache_core[5]: Access = 2529, Miss = 2254, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[6]: Access = 2537, Miss = 2329, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2221
	L1D_cache_core[7]: Access = 2524, Miss = 2311, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 2205
	L1D_cache_core[8]: Access = 2519, Miss = 2283, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 2175
	L1D_cache_core[9]: Access = 2561, Miss = 2188, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[10]: Access = 2524, Miss = 2236, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 2177
	L1D_cache_core[11]: Access = 2529, Miss = 2254, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2260
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31154
	L1D_total_cache_misses = 27573
	L1D_total_cache_miss_rate = 0.8851
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 27904
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.200
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5544
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11631
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4461
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4029
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20121

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25409
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2495
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 928764
gpgpu_n_tot_w_icount = 32184
gpgpu_n_stall_shd_mem = 14919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21635
gpgpu_n_mem_write_global = 2304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 125038
gpgpu_n_store_insn = 8233
gpgpu_n_shmem_insn = 98496
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11551
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3368
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53359	W0_Idle:636916	W0_Scoreboard:114377	W1:1062	W2:18	W3:60	W4:84	W5:66	W6:108	W7:78	W8:180	W9:144	W10:96	W11:60	W12:96	W13:36	W14:72	W15:36	W16:0	W17:36	W18:72	W19:36	W20:96	W21:60	W22:96	W23:144	W24:180	W25:78	W26:108	W27:66	W28:84	W29:60	W30:18	W31:42	W32:27816
single_issue_nums: WS0:8856	WS1:7776	WS2:7776	WS3:7776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 173080 {8:21635,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 92160 {40:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 3456 {8:432,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 865400 {40:21635,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18432 {8:2304,}
traffic_breakdown_memtocore[INST_ACC_R] = 69120 {40:1728,}
ENTERING ACCELSIM HERE
maxmflatency = 430 
max_icnt2mem_latency = 149 
maxmrqlatency = 39 
max_icnt2sh_latency = 54 
averagemflatency = 226 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:1162 	18 	23 	112 	67 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19680 	4259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	432 	0 	0 	3325 	13227 	7369 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15224 	6076 	2347 	274 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         2         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11580     11240     12729     12437     16542     16038         0     12583     16042     16608     12075         0     12448     12116     16286     12054 
dram[1]:     11653     12147     12140     16028     16065     16053     12110     12588         0         0     12058     16231     12314     12106     12443     12080 
dram[2]:     12542     11010         0     12075     16031         0     16502     16514     16047     16047     16034     16036     16034     16032     16037     16053 
dram[3]:      9816      9600     12312     12054         0         0     12075     16061     16048     16293     16289     16321     12071     16040     16054     12164 
dram[4]:     10065      9084     12601     16151     16152     12072         0     12444     12282     16469     12435     16048     16540     12153     16030     16292 
dram[5]:      8994      9071     12152         0     16303     12099     16220     12049     16050     16507     12600     16143     12135     12068     16446     16247 
dram[6]:      8758      8444     16385     12054     16047     12101     16252     16043         0     16141     12146     16295     16607         0     12085     12103 
dram[7]:      8713      9019     16030     12439     12092     12349     12609     12318     16067     16063     16289     16232     16287     16050     12082     12539 
dram[8]:     14710     16051     16053     12056     16044         0     12275     16501     12248     12060     12128     16042         0     12125         0     16250 
dram[9]:     16865     15012     12081     12189     16057     12090     16452     16056     16253     16507     16287     16034     12090     12088     16072     12095 
dram[10]:      9330     16011     12727     12074         0         0     12093     12276     16292         0     16511     12396     12633     16074     16040     12073 
dram[11]:     10938      9634     12567     16051     16612     16384     12567     16059     12096     16075     16055     16320     12439     12602     12586     12541 
dram[12]:     16835     16055     12127     16544         0     16478     12157     12275     12445     12427     12103     16219     16249     12141     12600     16066 
dram[13]:     16855     16044     12343     16032     16140     16029     16479     12127         0     16301     12159     16319     16034     16068     16035     16056 
dram[14]:     16853      9951     16049     12061     16043     12083     12665     16040     16035     16040     16448     16286     12114     12277     12671     16142 
dram[15]:     10279     10610     16036     16073     16290     12425     16149     16606     16038     16041     12278     12088     12313     16251         0     16305 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.111111  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/629 = 2.200318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2617      2528     88099     44291      2071      1691    none         313       318       416       711    none         508       525       517       609
dram[1]:       2916      2863     17821     29516      3022      2528       326       694    none      none         642       555       315       415       643       600
dram[2]:       2320      2416    none       85872      1530    none         697       573       449       674       800       550       584      1114       403       528
dram[3]:       2424      2447     42964     43093    none      none         612       568       507       325       322       652       645       430       708       313
dram[4]:       2618      2486     41612     28275       513       326    none         612       418       412       312       605       524       319       703       317
dram[5]:       2576      2852     41708    none         504       388       365       423      1003       456       321       798       636       455       318       460
dram[6]:       3008      2824     29252     43565       521       325       420       517    none         451       312       579       500    none         414       524
dram[7]:       2996      2678     22083     86383       319       323       506       892       485       494       517       387       511       441       612       501
dram[8]:       2754      3201     31200     87568       325    none         509       563       517       385       321       585    none         512    none         901
dram[9]:       3091      2726     17794     46617       453       322       633       387       356       512       573       583       460       507       705       313
dram[10]:       2495      2685     85841     85763    none      none         323       500       435    none         716       415       602       515       508       324
dram[11]:       2513      2441     17514     21864       698       463       313       452       524       472       803       413       877       312       578       504
dram[12]:       3269      2968     41513     42156    none         500       695       691       593       419       381       323       314       670       319       422
dram[13]:       3438      3147     20919     91455       514       448       319       320    none         323       417       413       520       522       510       578
dram[14]:       3203      2849     43209     86801       428       506       329       419       480       421       696       693       617       509       505       709
dram[15]:       2852      2746     44194     43825       384       504       465       412       614       614       701       699       635       806    none         606
maximum mf latency per bank:
dram[0]:        401       391       315       324       327       327         0       313       318       331       329         0       317       329       353       326
dram[1]:        387       394       331       331       334       351       330       315         0         0       326       347       315       326       334       363
dram[2]:        389       400       272       324       344       225       326       332       326       352       333       334       328       344       347       338
dram[3]:        430       387       332       315       225       225       335       346       320       329       330       328       328       331       325       313
dram[4]:        392       387       328       338       330       327         0       333       326       325       312       329       334       324       324       317
dram[5]:        390       391       328       277       317       329       339       335       325       339       326       330       327       345       324       325
dram[6]:        390       386       327       335       348       327       330       333         0       330       312       324       313         0       325       326
dram[7]:        388       390       331       315       319       325       316       317       337       363       330       335       334       336       325       314
dram[8]:        385       387       332       320       328         0       324       331       340       326       323       342         0       329         0       317
dram[9]:        382       383       355       330       327       322       337       327       328       327       326       333       334       318       328       313
dram[10]:        385       387       313       319         0         0       325       313       327         0       343       326       325       328       318       324
dram[11]:        389       391       332       328       316       327       313       328       338       327       329       325       316       312       330       315
dram[12]:        384       385       327       324         0       313       316       314       339       333       326       333       314       376       319       324
dram[13]:        387       389       348       337       313       325       326       326         0       329       327       325       369       322       324       327
dram[14]:        391       388       324       317       337       316       338       330       340       332       328       324       329       326       317       326
dram[15]:        390       392       324       334       329       315       327       326       335       341       315       321       327       331         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154622 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002145
n_activity=2357 dram_eff=0.1409
bk0: 28a 154565i bk1: 29a 154526i bk2: 1a 154734i bk3: 2a 154700i bk4: 3a 154657i bk5: 5a 154569i bk6: 0a 154748i bk7: 1a 154736i bk8: 1a 154733i bk9: 2a 154689i bk10: 2a 154694i bk11: 0a 154755i bk12: 1a 154739i bk13: 2a 154740i bk14: 4a 154592i bk15: 2a 154699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184022
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.072289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002145 
total_CMD = 154759 
util_bw = 332 
Wasted_Col = 591 
Wasted_Row = 332 
Idle = 153504 

BW Util Bottlenecks: 
RCDc_limit = 646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154622 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000349 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00256528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154599 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002275
n_activity=2433 dram_eff=0.1447
bk0: 26a 154559i bk1: 26a 154571i bk2: 5a 154562i bk3: 3a 154650i bk4: 2a 154692i bk5: 3a 154623i bk6: 2a 154689i bk7: 1a 154734i bk8: 0a 154761i bk9: 0a 154767i bk10: 3a 154700i bk11: 5a 154535i bk12: 1a 154736i bk13: 2a 154702i bk14: 6a 154542i bk15: 3a 154618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368462
Bank_Level_Parallism_Col = 1.169392
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129673 

BW Util details:
bwutil = 0.002275 
total_CMD = 154759 
util_bw = 352 
Wasted_Col = 686 
Wasted_Row = 383 
Idle = 153338 

BW Util Bottlenecks: 
RCDc_limit = 794 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154599 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000465 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.001034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00288836
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154586 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002533
n_activity=2510 dram_eff=0.1562
bk0: 32a 154354i bk1: 30a 154531i bk2: 0a 154750i bk3: 1a 154735i bk4: 5a 154573i bk5: 0a 154756i bk6: 2a 154702i bk7: 3a 154659i bk8: 3a 154659i bk9: 4a 154604i bk10: 4a 154641i bk11: 6a 154491i bk12: 3a 154635i bk13: 1a 154691i bk14: 3a 154595i bk15: 1a 154712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493315
Bank_Level_Parallism_Col = 1.167722
Bank_Level_Parallism_Ready = 1.048544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129747 

BW Util details:
bwutil = 0.002533 
total_CMD = 154759 
util_bw = 392 
Wasted_Col = 725 
Wasted_Row = 430 
Idle = 153212 

BW Util Bottlenecks: 
RCDc_limit = 826 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154586 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000517 
CoL_Bus_Util = 0.000633 
Either_Row_CoL_Bus_Util = 0.001118 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.028902 
queue_avg = 0.003250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00325021
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154587 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002585
n_activity=2719 dram_eff=0.1471
bk0: 31a 154477i bk1: 30a 154526i bk2: 2a 154690i bk3: 2a 154732i bk4: 0a 154758i bk5: 0a 154762i bk6: 4a 154621i bk7: 4a 154591i bk8: 1a 154738i bk9: 5a 154651i bk10: 2a 154689i bk11: 4a 154616i bk12: 3a 154658i bk13: 9a 154493i bk14: 2a 154681i bk15: 1a 154736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192947
Bank_Level_Parallism_Col = 1.122153
Bank_Level_Parallism_Ready = 1.120000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109731 

BW Util details:
bwutil = 0.002585 
total_CMD = 154759 
util_bw = 400 
Wasted_Col = 747 
Wasted_Row = 484 
Idle = 153128 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154587 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000465 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.001111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00360561
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154610 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002326
n_activity=2098 dram_eff=0.1716
bk0: 29a 154616i bk1: 31a 154525i bk2: 2a 154697i bk3: 3a 154656i bk4: 3a 154641i bk5: 2a 154687i bk6: 0a 154755i bk7: 6a 154573i bk8: 2a 154688i bk9: 2a 154689i bk10: 1a 154732i bk11: 2a 154696i bk12: 2a 154695i bk13: 2a 154698i bk14: 2a 154700i bk15: 1a 154748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298893
Bank_Level_Parallism_Col = 1.131086
Bank_Level_Parallism_Ready = 1.054945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119850 

BW Util details:
bwutil = 0.002326 
total_CMD = 154759 
util_bw = 360 
Wasted_Col = 612 
Wasted_Row = 249 
Idle = 153538 

BW Util Bottlenecks: 
RCDc_limit = 683 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154610 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000381 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000963 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00230035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154589 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002481
n_activity=2710 dram_eff=0.1417
bk0: 30a 154560i bk1: 28a 154470i bk2: 2a 154686i bk3: 0a 154754i bk4: 2a 154734i bk5: 3a 154655i bk6: 5a 154588i bk7: 4a 154612i bk8: 2a 154693i bk9: 3a 154641i bk10: 3a 154691i bk11: 2a 154691i bk12: 3a 154657i bk13: 3a 154628i bk14: 2a 154700i bk15: 4a 154659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.301390
Bank_Level_Parallism_Col = 1.112311
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061555 

BW Util details:
bwutil = 0.002481 
total_CMD = 154759 
util_bw = 384 
Wasted_Col = 752 
Wasted_Row = 394 
Idle = 153229 

BW Util Bottlenecks: 
RCDc_limit = 837 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154589 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000485 
CoL_Bus_Util = 0.000620 
Either_Row_CoL_Bus_Util = 0.001098 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.005882 
queue_avg = 0.001951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195142
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154629 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=1998 dram_eff=0.1582
bk0: 25a 154609i bk1: 27a 154517i bk2: 3a 154650i bk3: 2a 154695i bk4: 2a 154660i bk5: 2a 154694i bk6: 2a 154695i bk7: 2a 154696i bk8: 0a 154757i bk9: 3a 154658i bk10: 1a 154737i bk11: 3a 154659i bk12: 1a 154736i bk13: 0a 154762i bk14: 4a 154659i bk15: 2a 154739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.325339
Bank_Level_Parallism_Col = 1.150646
Bank_Level_Parallism_Ready = 1.088608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147776 

BW Util details:
bwutil = 0.002042 
total_CMD = 154759 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 237 
Idle = 153675 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154629 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000336 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000840 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007692 
queue_avg = 0.001564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156372
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154590 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002404
n_activity=2684 dram_eff=0.1386
bk0: 25a 154613i bk1: 29a 154429i bk2: 4a 154649i bk3: 1a 154731i bk4: 1a 154737i bk5: 2a 154692i bk6: 1a 154741i bk7: 1a 154746i bk8: 5a 154573i bk9: 7a 154504i bk10: 3a 154648i bk11: 3a 154646i bk12: 3a 154655i bk13: 5a 154570i bk14: 2a 154692i bk15: 1a 154733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.261644
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107676 

BW Util details:
bwutil = 0.002404 
total_CMD = 154759 
util_bw = 372 
Wasted_Col = 755 
Wasted_Row = 472 
Idle = 153160 

BW Util Bottlenecks: 
RCDc_limit = 865 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154590 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000504 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.001092 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.011834 
queue_avg = 0.001867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186742
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154625 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00199
n_activity=2114 dram_eff=0.1457
bk0: 27a 154461i bk1: 23a 154550i bk2: 3a 154640i bk3: 1a 154734i bk4: 2a 154728i bk5: 0a 154757i bk6: 2a 154700i bk7: 4a 154658i bk8: 3a 154639i bk9: 3a 154656i bk10: 2a 154691i bk11: 3a 154658i bk12: 0a 154757i bk13: 3a 154658i bk14: 0a 154757i bk15: 1a 154742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292392
Bank_Level_Parallism_Col = 1.154278
Bank_Level_Parallism_Ready = 1.077922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144460 

BW Util details:
bwutil = 0.001990 
total_CMD = 154759 
util_bw = 308 
Wasted_Col = 567 
Wasted_Row = 341 
Idle = 153543 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154625 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142803
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154582 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00243
n_activity=2784 dram_eff=0.1351
bk0: 24a 154513i bk1: 27a 154546i bk2: 5a 154548i bk3: 2a 154690i bk4: 3a 154642i bk5: 1a 154728i bk6: 5a 154578i bk7: 3a 154660i bk8: 6a 154615i bk9: 3a 154658i bk10: 3a 154652i bk11: 3a 154639i bk12: 3a 154677i bk13: 1a 154736i bk14: 4a 154606i bk15: 1a 154733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305007
Bank_Level_Parallism_Col = 1.135108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114637 

BW Util details:
bwutil = 0.002430 
total_CMD = 154759 
util_bw = 376 
Wasted_Col = 804 
Wasted_Row = 495 
Idle = 153084 

BW Util Bottlenecks: 
RCDc_limit = 903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154582 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000543 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.001144 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.005650 
queue_avg = 0.001745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174465
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154633 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=2191 dram_eff=0.1442
bk0: 29a 154609i bk1: 27a 154544i bk2: 1a 154729i bk3: 1a 154732i bk4: 0a 154756i bk5: 0a 154759i bk6: 2a 154698i bk7: 1a 154737i bk8: 5a 154614i bk9: 0a 154757i bk10: 4a 154619i bk11: 2a 154695i bk12: 2a 154697i bk13: 3a 154651i bk14: 1a 154739i bk15: 1a 154742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076108
Bank_Level_Parallism_Col = 1.046942
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046942 

BW Util details:
bwutil = 0.002042 
total_CMD = 154759 
util_bw = 316 
Wasted_Col = 560 
Wasted_Row = 302 
Idle = 153581 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154633 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000304 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018028
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154601 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002378
n_activity=2636 dram_eff=0.1396
bk0: 28a 154603i bk1: 29a 154559i bk2: 5a 154576i bk3: 4a 154614i bk4: 1a 154734i bk5: 4a 154617i bk6: 1a 154737i bk7: 3a 154654i bk8: 3a 154639i bk9: 4a 154614i bk10: 2a 154684i bk11: 2a 154694i bk12: 1a 154734i bk13: 1a 154735i bk14: 3a 154693i bk15: 1a 154739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207214
Bank_Level_Parallism_Col = 1.107503
Bank_Level_Parallism_Ready = 1.075269
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089586 

BW Util details:
bwutil = 0.002378 
total_CMD = 154759 
util_bw = 368 
Wasted_Col = 718 
Wasted_Row = 369 
Idle = 153304 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154601 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000426 
CoL_Bus_Util = 0.000594 
Either_Row_CoL_Bus_Util = 0.001021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00366376
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154631 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001938
n_activity=2152 dram_eff=0.1394
bk0: 22a 154650i bk1: 25a 154512i bk2: 2a 154688i bk3: 2a 154695i bk4: 0a 154755i bk5: 1a 154738i bk6: 1a 154737i bk7: 1a 154743i bk8: 5a 154618i bk9: 2a 154699i bk10: 3a 154697i bk11: 3a 154658i bk12: 1a 154738i bk13: 4a 154566i bk14: 1a 154736i bk15: 2a 154698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198104
Bank_Level_Parallism_Col = 1.076398
Bank_Level_Parallism_Ready = 1.012987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076398 

BW Util details:
bwutil = 0.001938 
total_CMD = 154759 
util_bw = 300 
Wasted_Col = 604 
Wasted_Row = 279 
Idle = 153576 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154631 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000342 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000827 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00222281
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154617 n_act=40 n_pre=25 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002068
n_activity=2276 dram_eff=0.1406
bk0: 21a 154662i bk1: 23a 154611i bk2: 4a 154588i bk3: 1a 154705i bk4: 1a 154742i bk5: 3a 154659i bk6: 2a 154688i bk7: 2a 154692i bk8: 0a 154756i bk9: 3a 154697i bk10: 2a 154699i bk11: 2a 154701i bk12: 10a 154376i bk13: 1a 154728i bk14: 2a 154688i bk15: 3a 154656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258775
Bank_Level_Parallism_Col = 1.110276
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097744 

BW Util details:
bwutil = 0.002068 
total_CMD = 154759 
util_bw = 320 
Wasted_Col = 658 
Wasted_Row = 388 
Idle = 153393 

BW Util Bottlenecks: 
RCDc_limit = 725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154617 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 80 
Row_Bus_Util =  0.000420 
CoL_Bus_Util = 0.000517 
Either_Row_CoL_Bus_Util = 0.000918 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.021127 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00106617
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154621 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002094
n_activity=2247 dram_eff=0.1442
bk0: 22a 154626i bk1: 24a 154670i bk2: 2a 154688i bk3: 1a 154735i bk4: 2a 154672i bk5: 1a 154740i bk6: 3a 154695i bk7: 4a 154619i bk8: 5a 154557i bk9: 4a 154600i bk10: 3a 154689i bk11: 3a 154659i bk12: 2a 154688i bk13: 2a 154698i bk14: 1a 154739i bk15: 2a 154700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355916
Bank_Level_Parallism_Col = 1.168237
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129206 

BW Util details:
bwutil = 0.002094 
total_CMD = 154759 
util_bw = 324 
Wasted_Col = 592 
Wasted_Row = 272 
Idle = 153571 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154621 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000388 
CoL_Bus_Util = 0.000523 
Either_Row_CoL_Bus_Util = 0.000892 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.021739 
queue_avg = 0.001086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108556
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=154759 n_nop=154632 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002042
n_activity=2048 dram_eff=0.1543
bk0: 24a 154654i bk1: 25a 154633i bk2: 2a 154699i bk3: 2a 154698i bk4: 3a 154688i bk5: 1a 154740i bk6: 4a 154655i bk7: 2a 154697i bk8: 2a 154690i bk9: 4a 154598i bk10: 1a 154729i bk11: 2a 154736i bk12: 3a 154657i bk13: 2a 154689i bk14: 0a 154756i bk15: 2a 154699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212152
Bank_Level_Parallism_Col = 1.095578
Bank_Level_Parallism_Ready = 1.037975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068474 

BW Util details:
bwutil = 0.002042 
total_CMD = 154759 
util_bw = 316 
Wasted_Col = 549 
Wasted_Row = 239 
Idle = 153655 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 154759 
n_nop = 154632 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000821 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007874 
queue_avg = 0.001745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 853, Miss = 55, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 859, Miss = 57, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 60, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 821, Miss = 58, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 64, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 867, Miss = 62, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 864, Miss = 59, Miss_rate = 0.068, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 874, Miss = 68, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 828, Miss = 53, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 848, Miss = 61, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 847, Miss = 61, Miss_rate = 0.072, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 812, Miss = 60, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 781, Miss = 51, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 789, Miss = 53, Miss_rate = 0.067, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 792, Miss = 56, Miss_rate = 0.071, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 804, Miss = 63, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 803, Miss = 41, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 733, Miss = 39, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 760, Miss = 54, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 806, Miss = 41, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 825, Miss = 45, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 763, Miss = 36, Miss_rate = 0.047, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 829, Miss = 46, Miss_rate = 0.055, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 828, Miss = 49, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 722, Miss = 35, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 738, Miss = 41, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 734, Miss = 43, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 761, Miss = 39, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 734, Miss = 41, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 776, Miss = 41, Miss_rate = 0.053, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 778, Miss = 40, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 784, Miss = 41, Miss_rate = 0.052, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 25667
L2_total_cache_misses = 1613
L2_total_cache_miss_rate = 0.0628
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1440
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1872
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=25667
icnt_total_pkts_simt_to_mem=24371
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24371
Req_Network_cycles = 84234
Req_Network_injected_packets_per_cycle =       0.2893 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.0052
Req_Bank_Level_Parallism =       1.7019
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0090

Reply_Network_injected_packets_num = 25667
Reply_Network_cycles = 84234
Reply_Network_injected_packets_per_cycle =        0.3047
Reply_Network_conflicts_per_cycle =        0.4475
Reply_Network_conflicts_per_cycle_util =       2.4237
Reply_Bank_Level_Parallism =       1.6502
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0172
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 34398 (inst/sec)
gpgpu_simulation_rate = 3119 (cycle/sec)
gpgpu_silicon_slowdown = 610772x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-7.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 7
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 13314
gpu_sim_insn = 154794
gpu_ipc =      11.6264
gpu_tot_sim_cycle = 97548
gpu_tot_stall_cycle = 45121
tot_cycles_exec_all_SM = 499176
cycles_passed = 97548
gpu_tot_sim_insn = 1083558
gpu_tot_ipc =      11.1079
gpu_tot_issued_cta = 14
gpu_occupancy = 49.7653% 
gpu_tot_occupancy = 49.6980% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2953
partiton_level_parallism_total  =       0.2901
partiton_level_parallism_util =       1.7800
partiton_level_parallism_util_total  =       1.7123
L2_BW  =      18.9922 GB/Sec
L2_BW_total  =      18.6321 GB/Sec
gpu_total_sim_rate=34953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18774
	L1I_total_cache_misses = 5209
	L1I_total_cache_miss_rate = 0.2775
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2421, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 2885
	L1D_cache_core[1]: Access = 2955, Miss = 2487, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2212
	L1D_cache_core[3]: Access = 2485, Miss = 2237, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[4]: Access = 2524, Miss = 2236, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 2178
	L1D_cache_core[5]: Access = 2529, Miss = 2254, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2256
	L1D_cache_core[6]: Access = 2537, Miss = 2329, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2221
	L1D_cache_core[7]: Access = 2524, Miss = 2311, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 2205
	L1D_cache_core[8]: Access = 2519, Miss = 2283, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 2175
	L1D_cache_core[9]: Access = 2561, Miss = 2188, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 2243
	L1D_cache_core[10]: Access = 2524, Miss = 2236, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 2177
	L1D_cache_core[11]: Access = 2529, Miss = 2254, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2260
	L1D_cache_core[12]: Access = 2537, Miss = 2329, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2209
	L1D_cache_core[13]: Access = 2524, Miss = 2311, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 2173
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 36215
	L1D_total_cache_misses = 32213
	L1D_total_cache_miss_rate = 0.8895
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 32286
	L1D_cache_data_port_util = 0.032
	L1D_cache_fill_port_util = 0.202
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6580
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13565
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5209
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 4705
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2620
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23479

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29467
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2819
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 1083558
gpgpu_n_tot_w_icount = 37548
gpgpu_n_stall_shd_mem = 17295
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25179
gpgpu_n_mem_write_global = 2620
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146032
gpgpu_n_store_insn = 9528
gpgpu_n_shmem_insn = 114912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13392
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3903
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62278	W0_Idle:732114	W0_Scoreboard:133051	W1:1242	W2:18	W3:60	W4:102	W5:72	W6:132	W7:90	W8:198	W9:180	W10:126	W11:72	W12:108	W13:42	W14:84	W15:36	W16:0	W17:36	W18:84	W19:42	W20:108	W21:72	W22:126	W23:180	W24:198	W25:90	W26:132	W27:72	W28:102	W29:60	W30:18	W31:52	W32:32452
single_issue_nums: WS0:10332	WS1:9072	WS2:9072	WS3:9072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 201432 {8:25179,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104800 {40:2620,}
traffic_breakdown_coretomem[INST_ACC_R] = 4032 {8:504,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1007160 {40:25179,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20960 {8:2620,}
traffic_breakdown_memtocore[INST_ACC_R] = 80640 {40:2016,}
ENTERING ACCELSIM HERE
maxmflatency = 430 
max_icnt2mem_latency = 149 
maxmrqlatency = 39 
max_icnt2sh_latency = 54 
averagemflatency = 225 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:1162 	18 	23 	112 	67 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23052 	4747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	504 	0 	0 	3909 	15384 	8479 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17750 	7103 	2623 	304 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         2         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     11580     11240     12729     12437     16542     16038         0     12583     16042     16608     12075         0     12448     12116     16286     12054 
dram[1]:     11653     12147     12140     16028     16065     16053     12110     12588         0         0     12058     16231     12314     12106     12443     12080 
dram[2]:     12542     11010         0     12075     16031         0     16502     16514     16047     16047     16034     16036     16034     16032     16037     16053 
dram[3]:      9816      9600     12312     12054         0         0     12075     16061     16048     16293     16289     16321     12071     16040     16054     12164 
dram[4]:     10065      9084     12601     16151     16152     12072         0     12444     12282     16469     12435     16048     16540     12153     16030     16292 
dram[5]:      8994      9071     12152         0     16303     12099     16220     12049     16050     16507     12600     16143     12135     12068     16446     16247 
dram[6]:      8758      8444     16385     12054     16047     12101     16252     16043         0     16141     12146     16295     16607         0     12085     12103 
dram[7]:      8713      9019     16030     12439     12092     12349     12609     12318     16067     16063     16289     16232     16287     16050     12082     12539 
dram[8]:     14710     16051     16053     12056     16044         0     12275     16501     12248     12060     12128     16042         0     12125         0     16250 
dram[9]:     16865     15012     12081     12189     16057     12090     16452     16056     16253     16507     16287     16034     12090     12088     16072     12095 
dram[10]:      9330     16011     12727     12074         0         0     12093     12276     16292         0     16511     12396     12633     16074     16040     12073 
dram[11]:     10938      9634     12567     16051     16612     16384     12567     16059     12096     16075     16055     16320     12439     12602     12586     12541 
dram[12]:     16835     16055     12127     16544         0     16478     12157     12275     12445     12427     12103     16219     16249     12141     12600     16066 
dram[13]:     16855     16044     12343     16032     16140     16029     16479     12127         0     16301     12159     16319     16034     16068     16035     16056 
dram[14]:     16853      9951     16049     12061     16043     12083     12665     16040     16035     16040     16448     16286     12114     12277     12671     16142 
dram[15]:     10279     10610     16036     16073     16290     12425     16149     16606     16038     16041     12278     12088     12313     16251         0     16305 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.111111  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/629 = 2.200318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3009      2899    102650     51570      2468      1928    none         500       318       510       900    none         508       525       610       707
dram[1]:       3360      3283     20773     34373      3521      2981       422       694    none      none         704       592       315       415       707       663
dram[2]:       2664      2770    none      100225      1731    none         791       636       449       770       941       612       648      1307       403       718
dram[3]:       2764      2803     49980     50345    none      none         659       663       694       325       322       794       708       472       801       501
dram[4]:       3005      2860     48570     32942       576       326    none         709       513       506       312       701       524       319       893       317
dram[5]:       2956      3283     48711    none         692       388       365       423      1098       520       321       993       636       455       318       602
dram[6]:       3449      3233     34161     50807       615       420       420       517    none         451       499       643       500    none         461       524
dram[7]:       3440      3072     25825    100737       319       323       506       892       525       548       580       387       574       557       612       501
dram[8]:       3162      3678     36205    102311       325    none         509       658       579       385       321       648    none         575    none        1091
dram[9]:       3530      3123     20700     53998       582       322       746       514       356       512       636       647       460       507       848       313
dram[10]:       2868      3086    100092    100237    none      none         323       500       472    none         861       415       697       515       508       324
dram[11]:       2892      2807     20440     25484       889       604       313       643       587       520       994       506       877       312       705       504
dram[12]:       3750      3398     48392     49089    none         687       884       879       631       419       381       323       314       670       511       522
dram[13]:       3946      3605     24316    108090       514       512       319       320    none         323       513       413       578       522       510       707
dram[14]:       3665      3265     50436    101290       521       506       460       468       596       421       886       818       714       604       505       803
dram[15]:       3260      3138     51540     51014       384       504       511       506       708       614       701       699       698       996    none         606
maximum mf latency per bank:
dram[0]:        401       391       315       324       327       327         0       313       318       331       329         0       317       329       353       326
dram[1]:        387       394       331       331       334       351       330       315         0         0       326       347       315       326       334       363
dram[2]:        389       400       272       324       344       225       326       332       326       352       333       334       328       344       347       338
dram[3]:        430       387       332       315       225       225       335       346       320       329       330       328       328       331       325       313
dram[4]:        392       387       328       338       330       327         0       333       326       325       312       329       334       324       324       317
dram[5]:        390       391       328       277       317       329       339       335       325       339       326       330       327       345       324       325
dram[6]:        390       386       327       335       348       327       330       333         0       330       312       324       313         0       325       326
dram[7]:        388       390       331       315       319       325       316       317       337       363       330       335       334       336       325       314
dram[8]:        385       387       332       320       328         0       324       331       340       326       323       342         0       329         0       317
dram[9]:        382       383       355       330       327       322       337       327       328       327       326       333       334       318       328       313
dram[10]:        385       387       313       319         0         0       325       313       327         0       343       326       325       328       318       324
dram[11]:        389       391       332       328       316       327       313       328       338       327       329       325       316       312       330       315
dram[12]:        384       385       327       324         0       313       316       314       339       333       326       333       314       376       319       324
dram[13]:        387       389       348       337       313       325       326       326         0       329       327       325       369       322       324       327
dram[14]:        391       388       324       317       337       316       338       330       340       332       328       324       329       326       317       326
dram[15]:        390       392       324       334       329       315       327       326       335       341       315       321       327       331         0       329
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179084 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001852
n_activity=2357 dram_eff=0.1409
bk0: 28a 179027i bk1: 29a 178988i bk2: 1a 179196i bk3: 2a 179162i bk4: 3a 179119i bk5: 5a 179031i bk6: 0a 179210i bk7: 1a 179198i bk8: 1a 179195i bk9: 2a 179151i bk10: 2a 179156i bk11: 0a 179217i bk12: 1a 179201i bk13: 2a 179202i bk14: 4a 179054i bk15: 2a 179161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184022
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.072289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001852 
total_CMD = 179221 
util_bw = 332 
Wasted_Col = 591 
Wasted_Row = 332 
Idle = 177966 

BW Util Bottlenecks: 
RCDc_limit = 646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179084 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00221514
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179061 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001964
n_activity=2433 dram_eff=0.1447
bk0: 26a 179021i bk1: 26a 179033i bk2: 5a 179024i bk3: 3a 179112i bk4: 2a 179154i bk5: 3a 179085i bk6: 2a 179151i bk7: 1a 179196i bk8: 0a 179223i bk9: 0a 179229i bk10: 3a 179162i bk11: 5a 178997i bk12: 1a 179198i bk13: 2a 179164i bk14: 6a 179004i bk15: 3a 179080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.368462
Bank_Level_Parallism_Col = 1.169392
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129673 

BW Util details:
bwutil = 0.001964 
total_CMD = 179221 
util_bw = 352 
Wasted_Col = 686 
Wasted_Row = 383 
Idle = 177800 

BW Util Bottlenecks: 
RCDc_limit = 794 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179061 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000893 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00249413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179048 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002187
n_activity=2510 dram_eff=0.1562
bk0: 32a 178816i bk1: 30a 178993i bk2: 0a 179212i bk3: 1a 179197i bk4: 5a 179035i bk5: 0a 179218i bk6: 2a 179164i bk7: 3a 179121i bk8: 3a 179121i bk9: 4a 179066i bk10: 4a 179103i bk11: 6a 178953i bk12: 3a 179097i bk13: 1a 179153i bk14: 3a 179057i bk15: 1a 179174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493315
Bank_Level_Parallism_Col = 1.167722
Bank_Level_Parallism_Ready = 1.048544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129747 

BW Util details:
bwutil = 0.002187 
total_CMD = 179221 
util_bw = 392 
Wasted_Col = 725 
Wasted_Row = 430 
Idle = 177674 

BW Util Bottlenecks: 
RCDc_limit = 826 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179048 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000446 
CoL_Bus_Util = 0.000547 
Either_Row_CoL_Bus_Util = 0.000965 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.028902 
queue_avg = 0.002807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00280659
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179049 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002232
n_activity=2719 dram_eff=0.1471
bk0: 31a 178939i bk1: 30a 178988i bk2: 2a 179152i bk3: 2a 179194i bk4: 0a 179220i bk5: 0a 179224i bk6: 4a 179083i bk7: 4a 179053i bk8: 1a 179200i bk9: 5a 179113i bk10: 2a 179151i bk11: 4a 179078i bk12: 3a 179120i bk13: 9a 178955i bk14: 2a 179143i bk15: 1a 179198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192947
Bank_Level_Parallism_Col = 1.122153
Bank_Level_Parallism_Ready = 1.120000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109731 

BW Util details:
bwutil = 0.002232 
total_CMD = 179221 
util_bw = 400 
Wasted_Col = 747 
Wasted_Row = 484 
Idle = 177590 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179049 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000402 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00311347
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179072 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002009
n_activity=2098 dram_eff=0.1716
bk0: 29a 179078i bk1: 31a 178987i bk2: 2a 179159i bk3: 3a 179118i bk4: 3a 179103i bk5: 2a 179149i bk6: 0a 179217i bk7: 6a 179035i bk8: 2a 179150i bk9: 2a 179151i bk10: 1a 179194i bk11: 2a 179158i bk12: 2a 179157i bk13: 2a 179160i bk14: 2a 179162i bk15: 1a 179210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.298893
Bank_Level_Parallism_Col = 1.131086
Bank_Level_Parallism_Ready = 1.054945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119850 

BW Util details:
bwutil = 0.002009 
total_CMD = 179221 
util_bw = 360 
Wasted_Col = 612 
Wasted_Row = 249 
Idle = 178000 

BW Util Bottlenecks: 
RCDc_limit = 683 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179072 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000329 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000831 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179051 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002143
n_activity=2710 dram_eff=0.1417
bk0: 30a 179022i bk1: 28a 178932i bk2: 2a 179148i bk3: 0a 179216i bk4: 2a 179196i bk5: 3a 179117i bk6: 5a 179050i bk7: 4a 179074i bk8: 2a 179155i bk9: 3a 179103i bk10: 3a 179153i bk11: 2a 179153i bk12: 3a 179119i bk13: 3a 179090i bk14: 2a 179162i bk15: 4a 179121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.301390
Bank_Level_Parallism_Col = 1.112311
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061555 

BW Util details:
bwutil = 0.002143 
total_CMD = 179221 
util_bw = 384 
Wasted_Col = 752 
Wasted_Row = 394 
Idle = 177691 

BW Util Bottlenecks: 
RCDc_limit = 837 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179051 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000418 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000949 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.005882 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179091 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001763
n_activity=1998 dram_eff=0.1582
bk0: 25a 179071i bk1: 27a 178979i bk2: 3a 179112i bk3: 2a 179157i bk4: 2a 179122i bk5: 2a 179156i bk6: 2a 179157i bk7: 2a 179158i bk8: 0a 179219i bk9: 3a 179120i bk10: 1a 179199i bk11: 3a 179121i bk12: 1a 179198i bk13: 0a 179224i bk14: 4a 179121i bk15: 2a 179201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.325339
Bank_Level_Parallism_Col = 1.150646
Bank_Level_Parallism_Ready = 1.088608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147776 

BW Util details:
bwutil = 0.001763 
total_CMD = 179221 
util_bw = 316 
Wasted_Col = 531 
Wasted_Row = 237 
Idle = 178137 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179091 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000290 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000725 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007692 
queue_avg = 0.001350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135029
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179052 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002076
n_activity=2684 dram_eff=0.1386
bk0: 25a 179075i bk1: 29a 178891i bk2: 4a 179111i bk3: 1a 179193i bk4: 1a 179199i bk5: 2a 179154i bk6: 1a 179203i bk7: 1a 179208i bk8: 5a 179035i bk9: 7a 178966i bk10: 3a 179110i bk11: 3a 179108i bk12: 3a 179117i bk13: 5a 179032i bk14: 2a 179154i bk15: 1a 179195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.261644
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.053763
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107676 

BW Util details:
bwutil = 0.002076 
total_CMD = 179221 
util_bw = 372 
Wasted_Col = 755 
Wasted_Row = 472 
Idle = 177622 

BW Util Bottlenecks: 
RCDc_limit = 865 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179052 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000435 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000943 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.011834 
queue_avg = 0.001613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179087 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001719
n_activity=2114 dram_eff=0.1457
bk0: 27a 178923i bk1: 23a 179012i bk2: 3a 179102i bk3: 1a 179196i bk4: 2a 179190i bk5: 0a 179219i bk6: 2a 179162i bk7: 4a 179120i bk8: 3a 179101i bk9: 3a 179118i bk10: 2a 179153i bk11: 3a 179120i bk12: 0a 179219i bk13: 3a 179120i bk14: 0a 179219i bk15: 1a 179204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292392
Bank_Level_Parallism_Col = 1.154278
Bank_Level_Parallism_Ready = 1.077922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144460 

BW Util details:
bwutil = 0.001719 
total_CMD = 179221 
util_bw = 308 
Wasted_Col = 567 
Wasted_Row = 341 
Idle = 178005 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179087 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000318 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123311
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179044 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002098
n_activity=2784 dram_eff=0.1351
bk0: 24a 178975i bk1: 27a 179008i bk2: 5a 179010i bk3: 2a 179152i bk4: 3a 179104i bk5: 1a 179190i bk6: 5a 179040i bk7: 3a 179122i bk8: 6a 179077i bk9: 3a 179120i bk10: 3a 179114i bk11: 3a 179101i bk12: 3a 179139i bk13: 1a 179198i bk14: 4a 179068i bk15: 1a 179195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305007
Bank_Level_Parallism_Col = 1.135108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114637 

BW Util details:
bwutil = 0.002098 
total_CMD = 179221 
util_bw = 376 
Wasted_Col = 804 
Wasted_Row = 495 
Idle = 177546 

BW Util Bottlenecks: 
RCDc_limit = 903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179044 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000469 
CoL_Bus_Util = 0.000524 
Either_Row_CoL_Bus_Util = 0.000988 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.005650 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150652
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179095 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001763
n_activity=2191 dram_eff=0.1442
bk0: 29a 179071i bk1: 27a 179006i bk2: 1a 179191i bk3: 1a 179194i bk4: 0a 179218i bk5: 0a 179221i bk6: 2a 179160i bk7: 1a 179199i bk8: 5a 179076i bk9: 0a 179219i bk10: 4a 179081i bk11: 2a 179157i bk12: 2a 179159i bk13: 3a 179113i bk14: 1a 179201i bk15: 1a 179204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076108
Bank_Level_Parallism_Col = 1.046942
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046942 

BW Util details:
bwutil = 0.001763 
total_CMD = 179221 
util_bw = 316 
Wasted_Col = 560 
Wasted_Row = 302 
Idle = 178043 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179095 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000703 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155674
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179063 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002053
n_activity=2636 dram_eff=0.1396
bk0: 28a 179065i bk1: 29a 179021i bk2: 5a 179038i bk3: 4a 179076i bk4: 1a 179196i bk5: 4a 179079i bk6: 1a 179199i bk7: 3a 179116i bk8: 3a 179101i bk9: 4a 179076i bk10: 2a 179146i bk11: 2a 179156i bk12: 1a 179196i bk13: 1a 179197i bk14: 3a 179155i bk15: 1a 179201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207214
Bank_Level_Parallism_Col = 1.107503
Bank_Level_Parallism_Ready = 1.075269
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089586 

BW Util details:
bwutil = 0.002053 
total_CMD = 179221 
util_bw = 368 
Wasted_Col = 718 
Wasted_Row = 369 
Idle = 177766 

BW Util Bottlenecks: 
RCDc_limit = 772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179063 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00316369
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179093 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001674
n_activity=2152 dram_eff=0.1394
bk0: 22a 179112i bk1: 25a 178974i bk2: 2a 179150i bk3: 2a 179157i bk4: 0a 179217i bk5: 1a 179200i bk6: 1a 179199i bk7: 1a 179205i bk8: 5a 179080i bk9: 2a 179161i bk10: 3a 179159i bk11: 3a 179120i bk12: 1a 179200i bk13: 4a 179028i bk14: 1a 179198i bk15: 2a 179160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198104
Bank_Level_Parallism_Col = 1.076398
Bank_Level_Parallism_Ready = 1.012987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076398 

BW Util details:
bwutil = 0.001674 
total_CMD = 179221 
util_bw = 300 
Wasted_Col = 604 
Wasted_Row = 279 
Idle = 178038 

BW Util Bottlenecks: 
RCDc_limit = 636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179093 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000296 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000714 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00191942
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179079 n_act=40 n_pre=25 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001786
n_activity=2276 dram_eff=0.1406
bk0: 21a 179124i bk1: 23a 179073i bk2: 4a 179050i bk3: 1a 179167i bk4: 1a 179204i bk5: 3a 179121i bk6: 2a 179150i bk7: 2a 179154i bk8: 0a 179218i bk9: 3a 179159i bk10: 2a 179161i bk11: 2a 179163i bk12: 10a 178838i bk13: 1a 179190i bk14: 2a 179150i bk15: 3a 179118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258775
Bank_Level_Parallism_Col = 1.110276
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097744 

BW Util details:
bwutil = 0.001786 
total_CMD = 179221 
util_bw = 320 
Wasted_Col = 658 
Wasted_Row = 388 
Idle = 177855 

BW Util Bottlenecks: 
RCDc_limit = 725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179079 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 80 
Row_Bus_Util =  0.000363 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000792 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.021127 
queue_avg = 0.000921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000920651
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179083 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001808
n_activity=2247 dram_eff=0.1442
bk0: 22a 179088i bk1: 24a 179132i bk2: 2a 179150i bk3: 1a 179197i bk4: 2a 179134i bk5: 1a 179202i bk6: 3a 179157i bk7: 4a 179081i bk8: 5a 179019i bk9: 4a 179062i bk10: 3a 179151i bk11: 3a 179121i bk12: 2a 179150i bk13: 2a 179160i bk14: 1a 179201i bk15: 2a 179162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.355916
Bank_Level_Parallism_Col = 1.168237
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129206 

BW Util details:
bwutil = 0.001808 
total_CMD = 179221 
util_bw = 324 
Wasted_Col = 592 
Wasted_Row = 272 
Idle = 178033 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179083 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000335 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000770 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.021739 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00093739
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=179221 n_nop=179094 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001763
n_activity=2048 dram_eff=0.1543
bk0: 24a 179116i bk1: 25a 179095i bk2: 2a 179161i bk3: 2a 179160i bk4: 3a 179150i bk5: 1a 179202i bk6: 4a 179117i bk7: 2a 179159i bk8: 2a 179152i bk9: 4a 179060i bk10: 1a 179191i bk11: 2a 179198i bk12: 3a 179119i bk13: 2a 179151i bk14: 0a 179218i bk15: 2a 179161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212152
Bank_Level_Parallism_Col = 1.095578
Bank_Level_Parallism_Ready = 1.037975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068474 

BW Util details:
bwutil = 0.001763 
total_CMD = 179221 
util_bw = 316 
Wasted_Col = 549 
Wasted_Row = 239 
Idle = 178117 

BW Util Bottlenecks: 
RCDc_limit = 593 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 179221 
n_nop = 179094 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007874 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150652

========= L2 cache stats =========
L2_cache_bank[0]: Access = 994, Miss = 57, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 998, Miss = 59, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 956, Miss = 62, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 951, Miss = 60, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 964, Miss = 66, Miss_rate = 0.068, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 1008, Miss = 64, Miss_rate = 0.063, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 1002, Miss = 61, Miss_rate = 0.061, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1019, Miss = 70, Miss_rate = 0.069, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 963, Miss = 55, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 63, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 982, Miss = 63, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 945, Miss = 62, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 908, Miss = 53, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 913, Miss = 55, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 920, Miss = 58, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 934, Miss = 65, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 928, Miss = 41, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 853, Miss = 39, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 881, Miss = 54, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 931, Miss = 41, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 959, Miss = 45, Miss_rate = 0.047, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 885, Miss = 36, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 965, Miss = 46, Miss_rate = 0.048, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 965, Miss = 49, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 837, Miss = 35, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 855, Miss = 41, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 850, Miss = 43, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 894, Miss = 39, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 857, Miss = 41, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 902, Miss = 41, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 902, Miss = 40, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 907, Miss = 41, Miss_rate = 0.045, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 29815
L2_total_cache_misses = 1645
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2620
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29815
icnt_total_pkts_simt_to_mem=28303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28303
Req_Network_cycles = 97548
Req_Network_injected_packets_per_cycle =       0.2901 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.0055
Req_Bank_Level_Parallism =       1.7123
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 29815
Reply_Network_cycles = 97548
Reply_Network_injected_packets_per_cycle =        0.3056
Reply_Network_conflicts_per_cycle =        0.4390
Reply_Network_conflicts_per_cycle_util =       2.3836
Reply_Bank_Level_Parallism =       1.6595
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0169
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0090
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 34953 (inst/sec)
gpgpu_simulation_rate = 3146 (cycle/sec)
gpgpu_silicon_slowdown = 605530x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-8.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 8
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
