{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765333376139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765333376140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 23:22:56 2025 " "Processing started: Tue Dec  9 23:22:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765333376140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333376140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333376140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765333376330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765333376330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-structural " "Found design unit 1: reg_8bit-structural" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381450 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "../Components/reg_8bit/reg_8bit.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/reg_8bit/reg_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2x1-data_flow " "Found design unit 1: Mux_2x1-data_flow" {  } { { "../Components/Mux_2x1/Mux_2x1.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../Components/Mux_2x1/Mux_2x1.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Mux_2x1/Mux_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_1x2-data_flow " "Found design unit 1: Demux_1x2-data_flow" {  } { { "../Components/Demux_1x2/Demux_1x2.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../Components/Demux_1x2/Demux_1x2.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/Demux_1x2/Demux_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-data_flow " "Found design unit 1: comparator-data_flow" {  } { { "../Components/comparator/comparator.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../Components/comparator/comparator.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/comparator/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-data_flow " "Found design unit 1: ALU-data_flow" {  } { { "../Components/ALU/ALU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Components/ALU/ALU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flip_flop-behavourial " "Found design unit 1: D_flip_flop-behavourial" {  } { { "../Components/D_flip_flop/D_flip_flop.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flip_flop " "Found entity 1: D_flip_flop" {  } { { "../Components/D_flip_flop/D_flip_flop.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/Components/D_flip_flop/D_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barramento-structural " "Found design unit 1: barramento-structural" {  } { { "../barramento/barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381452 ""} { "Info" "ISGN_ENTITY_NAME" "1 barramento " "Found entity 1: barramento" {  } { { "../barramento/barramento.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_control-structural " "Found design unit 1: arithmetic_control-structural" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381452 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_control " "Found entity 1: arithmetic_control" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-structural " "Found design unit 1: CPU-structural" {  } { { "CPU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381452 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-Behavioral " "Found design unit 1: tb_CPU-Behavioral" {  } { { "tb_CPU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/tb_CPU.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381453 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/tb_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765333381453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333381453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765333381483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_control arithmetic_control:U_AC " "Elaborating entity \"arithmetic_control\" for hierarchy \"arithmetic_control:U_AC\"" {  } { { "CPU.vhd" "U_AC" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop arithmetic_control:U_AC\|D_flip_flop:U_DFF1 " "Elaborating entity \"D_flip_flop\" for hierarchy \"arithmetic_control:U_AC\|D_flip_flop:U_DFF1\"" {  } { { "../arithmetic_control/arithmetic_control.vhd" "U_DFF1" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop arithmetic_control:U_AC\|D_flip_flop:U_DFF2 " "Elaborating entity \"D_flip_flop\" for hierarchy \"arithmetic_control:U_AC\|D_flip_flop:U_DFF2\"" {  } { { "../arithmetic_control/arithmetic_control.vhd" "U_DFF2" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator arithmetic_control:U_AC\|comparator:U_COMP " "Elaborating entity \"comparator\" for hierarchy \"arithmetic_control:U_AC\|comparator:U_COMP\"" {  } { { "../arithmetic_control/arithmetic_control.vhd" "U_COMP" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x2 arithmetic_control:U_AC\|Demux_1x2:U_DEMUX " "Elaborating entity \"Demux_1x2\" for hierarchy \"arithmetic_control:U_AC\|Demux_1x2:U_DEMUX\"" {  } { { "../arithmetic_control/arithmetic_control.vhd" "U_DEMUX" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop arithmetic_control:U_AC\|D_flip_flop:U_DFF4 " "Elaborating entity \"D_flip_flop\" for hierarchy \"arithmetic_control:U_AC\|D_flip_flop:U_DFF4\"" {  } { { "../arithmetic_control/arithmetic_control.vhd" "U_DFF4" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 arithmetic_control:U_AC\|Mux_2x1:U_MUX " "Elaborating entity \"Mux_2x1\" for hierarchy \"arithmetic_control:U_AC\|Mux_2x1:U_MUX\"" {  } { { "../arithmetic_control/arithmetic_control.vhd" "U_MUX" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU arithmetic_control:U_AC\|ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"arithmetic_control:U_AC\|ALU:U_ALU\"" {  } { { "../arithmetic_control/arithmetic_control.vhd" "U_ALU" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barramento barramento:U_REG " "Elaborating entity \"barramento\" for hierarchy \"barramento:U_REG\"" {  } { { "CPU.vhd" "U_REG" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/CPU/CPU.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P0 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P0\"" {  } { { "../barramento/barramento.vhd" "P0" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P1 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P1\"" {  } { { "../barramento/barramento.vhd" "P1" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P2 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P2\"" {  } { { "../barramento/barramento.vhd" "P2" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P3 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P3\"" {  } { { "../barramento/barramento.vhd" "P3" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P4 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P4\"" {  } { { "../barramento/barramento.vhd" "P4" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P5 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P5\"" {  } { { "../barramento/barramento.vhd" "P5" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P6 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P6\"" {  } { { "../barramento/barramento.vhd" "P6" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit barramento:U_REG\|reg_8bit:P7 " "Elaborating entity \"reg_8bit\" for hierarchy \"barramento:U_REG\|reg_8bit:P7\"" {  } { { "../barramento/barramento.vhd" "P7" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/barramento/barramento.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333381498 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[0\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[0\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[0\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[0\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[1\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[1\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[1\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[1\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[2\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[2\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[2\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[2\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[3\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[3\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[3\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[3\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[4\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[4\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[4\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[4\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[5\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[5\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[5\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[5\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[6\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[6\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[6\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[6\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arithmetic_control:U_AC\|DATA\[7\] arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[7\] " "Converted the fan-out from the tri-state buffer \"arithmetic_control:U_AC\|DATA\[7\]\" to the node \"arithmetic_control:U_AC\|D_flip_flop:U_DFF5\|internal_Q\[7\]\" into an OR gate" {  } { { "../arithmetic_control/arithmetic_control.vhd" "" { Text "/home/paula/github/Laboratorio-de-Sistemas-Digitais/TP/Structural/arithmetic_control/arithmetic_control.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1765333381859 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1765333381859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765333381948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765333382352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765333382352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765333382374 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765333382374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765333382374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765333382374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765333382379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  9 23:23:02 2025 " "Processing ended: Tue Dec  9 23:23:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765333382379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765333382379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765333382379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765333382379 ""}
