Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 14 20:27:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 70.1681%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
pressedcountstart_i0_i19/Q              |          No required time
pressedcountstart_i0_i18/Q              |          No required time
pressedcountstart_i0_i17/Q              |          No required time
pressedcountstart_i0_i16/Q              |          No required time
pressedcountstart_i0_i21/Q              |          No required time
pressedcountstart_i0_i20/Q              |          No required time
pressedcountstart_i0_i15/Q              |          No required time
pressedcountstart_i0_i14/Q              |          No required time
pressedcountstart_i0_i13/Q              |          No required time
pressedcountstart_i0_i12/Q              |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        36
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_80__i21/SR   clocker/counter_80__i22/SR}                           
                                        |           No arrival time
{clocker/counter_80__i19/SR   clocker/counter_80__i20/SR}                           
                                        |           No arrival time
{clocker/counter_80__i17/SR   clocker/counter_80__i18/SR}                           
                                        |           No arrival time
{clocker/counter_80__i15/SR   clocker/counter_80__i16/SR}                           
                                        |           No arrival time
{clocker/counter_80__i13/SR   clocker/counter_80__i14/SR}                           
                                        |           No arrival time
{clocker/counter_80__i11/SR   clocker/counter_80__i12/SR}                           
                                        |           No arrival time
{clocker/counter_80__i9/SR   clocker/counter_80__i10/SR}                           
                                        |           No arrival time
{clocker/counter_80__i7/SR   clocker/counter_80__i8/SR}                           
                                        |           No arrival time
{clocker/counter_80__i5/SR   clocker/counter_80__i6/SR}                           
                                        |           No arrival time
{clocker/counter_80__i3/SR   clocker/counter_80__i4/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          30.132 ns |         33.187 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}              
                                         |   11.535 ns 
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}              
                                         |   11.535 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |   11.707 ns 
{pressedcountstart_i0_i9/SP   pressedcountstart_i0_i8/SP}              
                                         |   11.707 ns 
{pressedcountstart_i0_i22/SP   pressedcountstart_i0_i23/SP}              
                                         |   11.747 ns 
{pressedcountstart_i0_i24/SP   pressedcountstart_i0_i25/SP}              
                                         |   12.051 ns 
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}              
                                         |   12.051 ns 
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}              
                                         |   12.051 ns 
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}              
                                         |   12.051 ns 
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}              
                                         |   12.051 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}  (SLICE_R23C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 11.534 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.913                 35.433  16      
{pressedcountstart_i0_i3/SP   pressedcountstart_i0_i2/SP}
                                                             ENDPOINT                0.000                 35.433  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i3/CK   pressedcountstart_i0_i2/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(35.432)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.534  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}  (SLICE_R23C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 11.534 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.913                 35.433  16      
{pressedcountstart_i0_i5/SP   pressedcountstart_i0_i4/SP}
                                                             ENDPOINT                0.000                 35.433  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i5/CK   pressedcountstart_i0_i4/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(35.432)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.534  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R23C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 11.706 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.741                 35.261  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT                0.000                 35.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(35.260)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.706  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i9/SP   pressedcountstart_i0_i8/SP}  (SLICE_R23C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 11.706 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.741                 35.261  16      
{pressedcountstart_i0_i9/SP   pressedcountstart_i0_i8/SP}
                                                             ENDPOINT                0.000                 35.261  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i9/CK   pressedcountstart_i0_i8/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(35.260)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.706  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i22/SP   pressedcountstart_i0_i23/SP}  (SLICE_R24C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 57.9% (route), 42.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 11.746 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.701                 35.221  16      
{pressedcountstart_i0_i22/SP   pressedcountstart_i0_i23/SP}
                                                             ENDPOINT                0.000                 35.221  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i22/CK   pressedcountstart_i0_i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(35.220)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       11.746  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i24/SP   pressedcountstart_i0_i25/SP}  (SLICE_R23C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.050 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.397                 34.917  16      
{pressedcountstart_i0_i24/SP   pressedcountstart_i0_i25/SP}
                                                             ENDPOINT                0.000                 34.917  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i24/CK   pressedcountstart_i0_i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(34.916)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.050  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}  (SLICE_R24C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.050 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.397                 34.917  16      
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}
                                                             ENDPOINT                0.000                 34.917  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(34.916)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.050  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}  (SLICE_R24C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.050 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.397                 34.917  16      
{pressedcountstart_i0_i15/SP   pressedcountstart_i0_i14/SP}
                                                             ENDPOINT                0.000                 34.917  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i15/CK   pressedcountstart_i0_i14/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(34.916)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.050  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}  (SLICE_R23C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.050 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.397                 34.917  16      
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}
                                                             ENDPOINT                0.000                 34.917  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i21/CK   pressedcountstart_i0_i20/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(34.916)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.050  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i1/Q  (SLICE_R23C10A)
Path End         : {pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}  (SLICE_R24C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 37
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 12.050 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  61      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  61      
{countstart_i0_i0/CK   countstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i1/CK->countstart_i0_i1/Q   SLICE_R23C10A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[1]                                                NET DELAY               1.758                  8.645  1       
sub_3_inv_0_i2_1_lut/A->sub_3_inv_0_i2_1_lut/Z
                                          SLICE_R23C10C      D0_TO_F0_DELAY          0.449                  9.094  1       
n1_adj_233[1]                                                NET DELAY               3.027                 12.121  1       
add_131_2/C1->add_131_2/CO1               SLICE_R24C11A      C1_TO_COUT1_DELAY       0.343                 12.464  2       
n2122                                                        NET DELAY               0.000                 12.464  2       
add_131_4/CI0->add_131_4/CO0              SLICE_R24C11B      CIN0_TO_COUT0_DELAY     0.277                 12.741  2       
n3823                                                        NET DELAY               0.000                 12.741  2       
add_131_4/CI1->add_131_4/CO1              SLICE_R24C11B      CIN1_TO_COUT1_DELAY     0.277                 13.018  2       
n2124                                                        NET DELAY               0.000                 13.018  2       
add_131_6/CI0->add_131_6/CO0              SLICE_R24C11C      CIN0_TO_COUT0_DELAY     0.277                 13.295  2       
n3826                                                        NET DELAY               0.000                 13.295  2       
add_131_6/CI1->add_131_6/CO1              SLICE_R24C11C      CIN1_TO_COUT1_DELAY     0.277                 13.572  2       
n2126                                                        NET DELAY               0.000                 13.572  2       
add_131_8/CI0->add_131_8/CO0              SLICE_R24C11D      CIN0_TO_COUT0_DELAY     0.277                 13.849  2       
n3829                                                        NET DELAY               0.000                 13.849  2       
add_131_8/CI1->add_131_8/CO1              SLICE_R24C11D      CIN1_TO_COUT1_DELAY     0.277                 14.126  2       
n2128                                                        NET DELAY               0.555                 14.681  2       
add_131_10/CI0->add_131_10/CO0            SLICE_R24C12A      CIN0_TO_COUT0_DELAY     0.277                 14.958  2       
n3832                                                        NET DELAY               0.000                 14.958  2       
add_131_10/CI1->add_131_10/CO1            SLICE_R24C12A      CIN1_TO_COUT1_DELAY     0.277                 15.235  2       
n2130                                                        NET DELAY               0.000                 15.235  2       
add_131_12/CI0->add_131_12/CO0            SLICE_R24C12B      CIN0_TO_COUT0_DELAY     0.277                 15.512  2       
n3835                                                        NET DELAY               0.000                 15.512  2       
add_131_12/CI1->add_131_12/CO1            SLICE_R24C12B      CIN1_TO_COUT1_DELAY     0.277                 15.789  2       
n2132                                                        NET DELAY               0.000                 15.789  2       
add_131_14/CI0->add_131_14/CO0            SLICE_R24C12C      CIN0_TO_COUT0_DELAY     0.277                 16.066  2       
n3838                                                        NET DELAY               0.000                 16.066  2       
add_131_14/CI1->add_131_14/CO1            SLICE_R24C12C      CIN1_TO_COUT1_DELAY     0.277                 16.343  2       
n2134                                                        NET DELAY               0.000                 16.343  2       
add_131_16/CI0->add_131_16/CO0            SLICE_R24C12D      CIN0_TO_COUT0_DELAY     0.277                 16.620  2       
n3841                                                        NET DELAY               0.000                 16.620  2       
add_131_16/CI1->add_131_16/CO1            SLICE_R24C12D      CIN1_TO_COUT1_DELAY     0.277                 16.897  2       
n2136                                                        NET DELAY               0.555                 17.452  2       
add_131_18/CI0->add_131_18/CO0            SLICE_R24C13A      CIN0_TO_COUT0_DELAY     0.277                 17.729  2       
n3844                                                        NET DELAY               0.000                 17.729  2       
add_131_18/CI1->add_131_18/CO1            SLICE_R24C13A      CIN1_TO_COUT1_DELAY     0.277                 18.006  2       
n2138                                                        NET DELAY               0.000                 18.006  2       
add_131_20/CI0->add_131_20/CO0            SLICE_R24C13B      CIN0_TO_COUT0_DELAY     0.277                 18.283  2       
n3847                                                        NET DELAY               0.000                 18.283  2       
add_131_20/CI1->add_131_20/CO1            SLICE_R24C13B      CIN1_TO_COUT1_DELAY     0.277                 18.560  2       
n2140                                                        NET DELAY               0.000                 18.560  2       
add_131_22/CI0->add_131_22/CO0            SLICE_R24C13C      CIN0_TO_COUT0_DELAY     0.277                 18.837  2       
n3850                                                        NET DELAY               0.000                 18.837  2       
add_131_22/CI1->add_131_22/CO1            SLICE_R24C13C      CIN1_TO_COUT1_DELAY     0.277                 19.114  2       
n2142                                                        NET DELAY               0.000                 19.114  2       
add_131_24/CI0->add_131_24/CO0            SLICE_R24C13D      CIN0_TO_COUT0_DELAY     0.277                 19.391  2       
n3853                                                        NET DELAY               0.000                 19.391  2       
add_131_24/CI1->add_131_24/CO1            SLICE_R24C13D      CIN1_TO_COUT1_DELAY     0.277                 19.668  2       
n2144                                                        NET DELAY               0.555                 20.223  2       
add_131_26/CI0->add_131_26/CO0            SLICE_R24C14A      CIN0_TO_COUT0_DELAY     0.277                 20.500  2       
n3856                                                        NET DELAY               0.000                 20.500  2       
add_131_26/CI1->add_131_26/CO1            SLICE_R24C14A      CIN1_TO_COUT1_DELAY     0.277                 20.777  2       
n2146                                                        NET DELAY               0.000                 20.777  2       
add_131_28/CI0->add_131_28/CO0            SLICE_R24C14B      CIN0_TO_COUT0_DELAY     0.277                 21.054  2       
n3859                                                        NET DELAY               0.000                 21.054  2       
add_131_28/CI1->add_131_28/CO1            SLICE_R24C14B      CIN1_TO_COUT1_DELAY     0.277                 21.331  2       
n2148                                                        NET DELAY               0.000                 21.331  2       
add_131_30/CI0->add_131_30/CO0            SLICE_R24C14C      CIN0_TO_COUT0_DELAY     0.277                 21.608  2       
n3862                                                        NET DELAY               0.000                 21.608  2       
add_131_30/CI1->add_131_30/CO1            SLICE_R24C14C      CIN1_TO_COUT1_DELAY     0.277                 21.885  2       
n2150                                                        NET DELAY               0.000                 21.885  2       
add_131_32/CI0->add_131_32/CO0            SLICE_R24C14D      CIN0_TO_COUT0_DELAY     0.277                 22.162  2       
n3865                                                        NET DELAY               0.661                 22.823  2       
add_131_32/D1->add_131_32/S1              SLICE_R24C14D      D1_TO_F1_DELAY          0.449                 23.272  1       
timepassed_N_148[32]                                         NET DELAY               3.622                 26.894  1       
i2154_2_lut/A->i2154_2_lut/Z              SLICE_R24C10A      C0_TO_F0_DELAY          0.449                 27.343  1       
n2898                                                        NET DELAY               2.168                 29.511  1       
i2156_4_lut/B->i2156_4_lut/Z              SLICE_R24C10B      D0_TO_F0_DELAY          0.476                 29.987  1       
n2900                                                        NET DELAY               0.304                 30.291  1       
i2162_4_lut/C->i2162_4_lut/Z              SLICE_R24C10B      C1_TO_F1_DELAY          0.476                 30.767  1       
n2906                                                        NET DELAY               0.304                 31.071  1       
i2450_4_lut/A->i2450_4_lut/Z              SLICE_R24C10C      C0_TO_F0_DELAY          0.449                 31.520  16      
n513                                                         NET DELAY               3.397                 34.917  16      
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}
                                                             ENDPOINT                0.000                 34.917  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  61      
colsyncer/int_osc                                            NET DELAY               5.499                 47.165  61      
{pressedcountstart_i0_i17/CK   pressedcountstart_i0_i16/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(34.916)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.050  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
pressedcountstart_i0_i26/D               |    1.743 ns 
pressedcountstart_i0_i31/D               |    1.743 ns 
iActive__i3/D                            |    1.743 ns 
iActive__i2/D                            |    1.743 ns 
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
iActive__i1/D                            |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_80__i26/Q  (SLICE_R21C7B)
Path End         : pressedcountstart_i0_i26/D  (SLICE_R22C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{clocker/counter_80__i25/CK   clocker/counter_80__i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_80__i26/CK->clocker/counter_80__i26/Q
                                          SLICE_R21C7B       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[26]                                          NET DELAY        0.712                  4.575  5       
SLICE_123/D1->SLICE_123/F1                SLICE_R22C8A       D1_TO_F1_DELAY   0.252                  4.827  1       
counter[26].sig_066.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i26/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i27/CK   pressedcountstart_i0_i26/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_80__i31/Q  (SLICE_R21C8A)
Path End         : pressedcountstart_i0_i31/D  (SLICE_R22C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
clocker/counter_80__i31/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_80__i31/CK->clocker/counter_80__i31/Q
                                          SLICE_R21C8A       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[31]                                          NET DELAY        0.712                  4.575  5       
SLICE_119/D0->SLICE_119/F0                SLICE_R22C9D       D0_TO_F0_DELAY   0.252                  4.827  1       
counter[31].sig_061.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
pressedcountstart_i0_i31/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i3/Q  (SLICE_R18C4C)
Path End         : iActive__i3/D  (SLICE_R19C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i3/CK->i1__i3/Q                       SLICE_R18C4C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[3]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i4_3_lut/A->mux_9_i4_3_lut/Z        SLICE_R19C4D       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[3]                                                      NET DELAY        0.000                  4.827  1       
iActive__i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i2/Q  (SLICE_R18C4C)
Path End         : iActive__i2/D  (SLICE_R19C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i2/CK->i1__i2/Q                       SLICE_R18C4C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[2]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i3_3_lut/A->mux_9_i3_3_lut/Z        SLICE_R19C4D       D1_TO_F1_DELAY   0.252                  4.827  1       
n125[2]                                                      NET DELAY        0.000                  4.827  1       
iActive__i2/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i3/Q  (SLICE_R18C4B)
Path End         : i1__i3/D  (SLICE_R18C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R18C4B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_78/D0->SLICE_78/F0                  SLICE_R18C4C       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_027.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R18C4B)
Path End         : i1__i2/D  (SLICE_R18C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R18C4B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_78/D1->SLICE_78/F1                  SLICE_R18C4C       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_028.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i0/Q  (SLICE_R18C4A)
Path End         : iActive__i0/D  (SLICE_R19C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i0/CK->i1__i0/Q                       SLICE_R18C4A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[0]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i1_3_lut/A->mux_9_i1_3_lut/Z        SLICE_R19C4A       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[0]                                                      NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i1/Q  (SLICE_R18C4A)
Path End         : iActive__i1/D  (SLICE_R19C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i1/CK->i1__i1/Q                       SLICE_R18C4A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[1]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i2_3_lut/A->mux_9_i2_3_lut/Z        SLICE_R19C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
n125[1]                                                      NET DELAY        0.000                  4.827  1       
iActive__i1/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R18C4D)
Path End         : i1__i0/D  (SLICE_R18C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R18C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_51/D0->SLICE_51/F0                  SLICE_R18C4A       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[0].sig_001.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R18C4D)
Path End         : i1__i1/D  (SLICE_R18C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R18C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_51/D1->SLICE_51/F1                  SLICE_R18C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[1].sig_029.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  62      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  62      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



