// Seed: 3217173538
module module_0 (
    input  logic id_0,
    output logic id_1
);
  tri id_2;
  logic id_3 (
      id_2[1'b0],
      1,
      id_1 < 1'b0
  );
  logic id_4;
endmodule
