// Seed: 700262236
module module_0 (
    id_1
);
  output wire id_1;
  reg id_2;
  assign module_1.id_0 = 0;
  initial begin : LABEL_0
    $signed(22);
    ;
    begin : LABEL_1
      begin : LABEL_2
        id_2 = id_2;
      end
    end
    begin : LABEL_3
      @(id_2) begin : LABEL_4
        disable id_3;
      end
      @(posedge -1) if (1) @(posedge id_2) id_2 <= id_2;
    end
    begin : LABEL_5
      SystemTFIdentifier(-1, 1 & 1, -1);
      id_2 <= 1;
    end
  end
  wire id_4;
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1
);
  always
    if (-1) id_0 <= id_1;
    else if (1 == 1'h0) id_0 <= id_1;
  integer [1 : 1] id_3;
  ;
  module_0 modCall_1 (id_3);
  assign id_0 = -1'b0;
endmodule
