<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\CPU.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\cpuClock.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\dvi_tx\dvi_tx.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\gowin_rpll\TMDS_rPLL.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\patterntesting.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\screenBufferer.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\testpattern.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\top.v<br>
C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\video_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan  3 23:56:10 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.4s, Peak memory usage = 432.969MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.19s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 432.969MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 432.969MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 432.969MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.271s, Peak memory usage = 432.969MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 432.969MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 432.969MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>346</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>115</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>127</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>945</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>176</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>308</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>461</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>127</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>127</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1082(955 LUT, 127 ALU) / 20736</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>346 / 16173</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>346 / 16173</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cpuClk/div_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cpuClk/div_clk_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>cpuClk/clk_out_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cpuClk/out_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>8</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi4/u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>205.888(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cpuClk/clk_out_d</td>
<td>100.000(MHz)</td>
<td>83.990(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>91.475(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1679.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/mem[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/color_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuClk/clk_out_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk/clk_out_d</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>1670.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/mem[7]_1_s0/CLK</td>
</tr>
<tr>
<td>1670.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>cpu/mem[7]_1_s0/Q</td>
</tr>
<tr>
<td>1671.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s36/I1</td>
</tr>
<tr>
<td>1671.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s36/F</td>
</tr>
<tr>
<td>1672.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s34/I1</td>
</tr>
<tr>
<td>1672.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s34/O</td>
</tr>
<tr>
<td>1672.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s28/I1</td>
</tr>
<tr>
<td>1672.775</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s28/O</td>
</tr>
<tr>
<td>1673.249</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s23/I1</td>
</tr>
<tr>
<td>1673.804</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s23/F</td>
</tr>
<tr>
<td>1674.278</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s27/I0</td>
</tr>
<tr>
<td>1674.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s27/F</td>
</tr>
<tr>
<td>1675.269</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s7/I1</td>
</tr>
<tr>
<td>1675.824</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s7/F</td>
</tr>
<tr>
<td>1676.298</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s3/I1</td>
</tr>
<tr>
<td>1676.853</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi4/testpattern_inst/n1104_s3/F</td>
</tr>
<tr>
<td>1677.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1101_s3/I1</td>
</tr>
<tr>
<td>1677.882</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1101_s3/F</td>
</tr>
<tr>
<td>1678.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1101_s2/I0</td>
</tr>
<tr>
<td>1678.873</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1101_s2/F</td>
</tr>
<tr>
<td>1679.347</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.034</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.375</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.735</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_11_s0/CLK</td>
</tr>
<tr>
<td>1670.700</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>hdmi4/testpattern_inst/color_11_s0</td>
</tr>
<tr>
<td>1670.665</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.015, 44.676%; route: 4.740, 52.742%; tC2Q: 0.232, 2.582%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1679.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/mem[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/color_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuClk/clk_out_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk/clk_out_d</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>1670.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/mem[7]_1_s0/CLK</td>
</tr>
<tr>
<td>1670.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>cpu/mem[7]_1_s0/Q</td>
</tr>
<tr>
<td>1671.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s36/I1</td>
</tr>
<tr>
<td>1671.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s36/F</td>
</tr>
<tr>
<td>1672.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s34/I1</td>
</tr>
<tr>
<td>1672.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s34/O</td>
</tr>
<tr>
<td>1672.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s28/I1</td>
</tr>
<tr>
<td>1672.775</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s28/O</td>
</tr>
<tr>
<td>1673.249</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s23/I1</td>
</tr>
<tr>
<td>1673.804</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s23/F</td>
</tr>
<tr>
<td>1674.278</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s27/I0</td>
</tr>
<tr>
<td>1674.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s27/F</td>
</tr>
<tr>
<td>1675.269</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s7/I1</td>
</tr>
<tr>
<td>1675.824</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s7/F</td>
</tr>
<tr>
<td>1676.298</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s3/I1</td>
</tr>
<tr>
<td>1676.853</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi4/testpattern_inst/n1104_s3/F</td>
</tr>
<tr>
<td>1677.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1109_s3/I0</td>
</tr>
<tr>
<td>1677.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1109_s3/F</td>
</tr>
<tr>
<td>1678.318</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1109_s2/I0</td>
</tr>
<tr>
<td>1678.835</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1109_s2/F</td>
</tr>
<tr>
<td>1679.309</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.034</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.375</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.735</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_4_s0/CLK</td>
</tr>
<tr>
<td>1670.700</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>hdmi4/testpattern_inst/color_4_s0</td>
</tr>
<tr>
<td>1670.665</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.977, 44.441%; route: 4.740, 52.967%; tC2Q: 0.232, 2.592%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1678.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/ram[3]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/color_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuClk/clk_out_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk/clk_out_d</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>1670.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/ram[3]_7_s0/CLK</td>
</tr>
<tr>
<td>1670.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>cpu/ram[3]_7_s0/Q</td>
</tr>
<tr>
<td>1671.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n771_s292/I1</td>
</tr>
<tr>
<td>1671.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n771_s292/F</td>
</tr>
<tr>
<td>1672.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n771_s269/I1</td>
</tr>
<tr>
<td>1672.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n771_s269/O</td>
</tr>
<tr>
<td>1672.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n771_s283/I0</td>
</tr>
<tr>
<td>1673.189</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n771_s283/F</td>
</tr>
<tr>
<td>1673.663</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n842_s27/I1</td>
</tr>
<tr>
<td>1674.218</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n842_s27/F</td>
</tr>
<tr>
<td>1674.692</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n842_s19/I1</td>
</tr>
<tr>
<td>1674.795</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n842_s19/O</td>
</tr>
<tr>
<td>1675.269</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n842_s15/I1</td>
</tr>
<tr>
<td>1675.372</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n842_s15/O</td>
</tr>
<tr>
<td>1675.846</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n842_s7/I1</td>
</tr>
<tr>
<td>1675.949</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi4/testpattern_inst/n842_s7/O</td>
</tr>
<tr>
<td>1676.423</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1109_s4/I1</td>
</tr>
<tr>
<td>1676.978</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>hdmi4/testpattern_inst/n1109_s4/F</td>
</tr>
<tr>
<td>1677.452</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s2/I2</td>
</tr>
<tr>
<td>1677.905</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s2/F</td>
</tr>
<tr>
<td>1678.379</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.034</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.375</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.735</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_7_s0/CLK</td>
</tr>
<tr>
<td>1670.700</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>hdmi4/testpattern_inst/color_7_s0</td>
</tr>
<tr>
<td>1670.665</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.047, 37.997%; route: 4.740, 59.110%; tC2Q: 0.232, 2.893%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1678.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/mem[7]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/color_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuClk/clk_out_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk/clk_out_d</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>1670.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/mem[7]_1_s0/CLK</td>
</tr>
<tr>
<td>1670.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>cpu/mem[7]_1_s0/Q</td>
</tr>
<tr>
<td>1671.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s36/I1</td>
</tr>
<tr>
<td>1671.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s36/F</td>
</tr>
<tr>
<td>1672.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s34/I1</td>
</tr>
<tr>
<td>1672.198</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s34/O</td>
</tr>
<tr>
<td>1672.672</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s28/I1</td>
</tr>
<tr>
<td>1672.775</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n740_s28/O</td>
</tr>
<tr>
<td>1673.249</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s23/I1</td>
</tr>
<tr>
<td>1673.804</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s23/F</td>
</tr>
<tr>
<td>1674.278</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s27/I0</td>
</tr>
<tr>
<td>1674.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n742_s27/F</td>
</tr>
<tr>
<td>1675.269</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s7/I1</td>
</tr>
<tr>
<td>1675.824</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s7/F</td>
</tr>
<tr>
<td>1676.298</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1104_s3/I1</td>
</tr>
<tr>
<td>1676.853</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>hdmi4/testpattern_inst/n1104_s3/F</td>
</tr>
<tr>
<td>1677.327</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1097_s2/I0</td>
</tr>
<tr>
<td>1677.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/n1097_s2/F</td>
</tr>
<tr>
<td>1678.318</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.034</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.375</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>168</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.735</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_15_s0/CLK</td>
</tr>
<tr>
<td>1670.700</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>hdmi4/testpattern_inst/color_15_s0</td>
</tr>
<tr>
<td>1670.665</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>hdmi4/testpattern_inst/color_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.460, 43.478%; route: 4.266, 53.607%; tC2Q: 0.232, 2.915%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/flags_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuClk/clk_out_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuClk/clk_out_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk/clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/pc_1_s3/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>cpu/pc_1_s3/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/ram[9]_7_s5/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/ram[9]_7_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n401_s1026/I0</td>
</tr>
<tr>
<td>2.612</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/n401_s1026/F</td>
</tr>
<tr>
<td>3.086</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n401_s1024/I1</td>
</tr>
<tr>
<td>3.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>cpu/n401_s1024/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n455_s40/S0</td>
</tr>
<tr>
<td>4.366</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n455_s40/O</td>
</tr>
<tr>
<td>4.840</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n455_s52/I3</td>
</tr>
<tr>
<td>5.211</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n455_s52/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n455_s49/I1</td>
</tr>
<tr>
<td>6.240</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/n455_s49/F</td>
</tr>
<tr>
<td>6.714</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/n464_s/I1</td>
</tr>
<tr>
<td>7.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/n464_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/n463_s/CIN</td>
</tr>
<tr>
<td>7.319</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/n463_s/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/n462_s/CIN</td>
</tr>
<tr>
<td>7.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n462_s/COUT</td>
</tr>
<tr>
<td>7.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/n461_s/CIN</td>
</tr>
<tr>
<td>7.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n461_s/COUT</td>
</tr>
<tr>
<td>7.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/n460_s/CIN</td>
</tr>
<tr>
<td>7.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n460_s/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/n459_s/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n459_s/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/n458_s/CIN</td>
</tr>
<tr>
<td>7.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n458_s/COUT</td>
</tr>
<tr>
<td>7.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/n457_s/CIN</td>
</tr>
<tr>
<td>7.965</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/n457_s/SUM</td>
</tr>
<tr>
<td>8.439</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n12517_s27/I0</td>
</tr>
<tr>
<td>8.956</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n12517_s27/F</td>
</tr>
<tr>
<td>9.430</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n12517_s26/I3</td>
</tr>
<tr>
<td>9.801</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/n12517_s26/F</td>
</tr>
<tr>
<td>10.275</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n12517_s23/I2</td>
</tr>
<tr>
<td>10.728</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n12517_s23/F</td>
</tr>
<tr>
<td>11.202</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/n12517_s21/I1</td>
</tr>
<tr>
<td>11.757</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/n12517_s21/F</td>
</tr>
<tr>
<td>12.231</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/flags_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpuClk/clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/flags_1_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/flags_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.951, 50.132%; route: 5.688, 47.914%; tC2Q: 0.232, 1.954%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
