
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002862                       # Number of seconds simulated
sim_ticks                                  2862246500                       # Number of ticks simulated
final_tick                                 2862246500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253182                       # Simulator instruction rate (inst/s)
host_op_rate                                   299139                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72466802                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655584                       # Number of bytes of host memory used
host_seconds                                    39.50                       # Real time elapsed on the host
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      11815191                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           68480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           22976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              91456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        68480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         3072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            48                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 48                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           23925263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            8027261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31952524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      23925263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23925263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         1073283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1073283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         1073283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          23925263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           8027261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             33025807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1429                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         48                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       48                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  91072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   91456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               15                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2847037500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1429                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   48                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.509434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.920498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.087163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          251     59.20%     59.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66     15.57%     74.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      7.78%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      3.77%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      2.83%     89.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.42%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.71%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.65%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           30      7.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1386.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     15544250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                42225500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7115000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10923.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29673.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        31.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      15                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1927581.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2457000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1340625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6271200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                   6480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            186641520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            485982000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1288380000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1971078825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            689.718953                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2140068750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      95420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     622325000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   748440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   408375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4828200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 110160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            186641520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             93175335                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1632947250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1918859280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            671.446315                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2716448500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      95420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45945250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2550238                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1805128                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             76752                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1085411                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1082030                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.688505                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  414097                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              14177                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   21                       # Number of system calls
system.cpu.numCycles                          5724494                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2218577                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14046991                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2550238                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1496127                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3372387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  153626                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           452                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2155147                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33183                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5668428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.927675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.235515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2391928     42.20%     42.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   453674      8.00%     50.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   371281      6.55%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   405307      7.15%     63.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   231550      4.08%     67.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   163755      2.89%     70.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   210090      3.71%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   349099      6.16%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1091744     19.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5668428                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.445496                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.453840                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1603995                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1191673                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2398090                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                398185                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  76485                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               551425                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   336                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               15918464                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1167                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  76485                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1786630                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  407918                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3723                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2613041                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                780631                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15649381                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 712784                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2673                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21419552                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              75032641                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         23017394                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                32                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16214243                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5205220                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 96                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             96                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1687403                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               940718                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1164520                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             43454                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           650221                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15194943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 150                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  13058298                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1278                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3379842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11881078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5668428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.303689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.861835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              961580     16.96%     16.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1300651     22.95%     39.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1303412     22.99%     62.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              589608     10.40%     73.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              795411     14.03%     87.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              305037      5.38%     92.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              271735      4.79%     97.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               83192      1.47%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               57802      1.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5668428                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  126465     82.71%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  11050      7.23%     89.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15394     10.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11068715     84.76%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               124913      0.96%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               902537      6.91%     92.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              962133      7.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13058298                       # Type of FU issued
system.cpu.iq.rate                           2.281127                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      152909                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011710                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           31939174                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18574956                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12832499                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  36                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 48                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               13211187                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      20                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1189                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       232339                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       256961                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        72578                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  76485                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  378748                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    64                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15195163                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1816                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                940718                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1164520                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    54                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          41492                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        35132                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                76624                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12979563                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                886827                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             78734                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            70                       # number of nop insts executed
system.cpu.iew.exec_refs                      1832412                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2029556                       # Number of branches executed
system.cpu.iew.exec_stores                     945585                       # Number of stores executed
system.cpu.iew.exec_rate                     2.267373                       # Inst execution rate
system.cpu.iew.wb_sent                       12864930                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12832515                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8929647                       # num instructions producing a value
system.cpu.iew.wb_consumers                  27028313                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.241685                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.330381                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         3379919                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             76424                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5213429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.266299                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.233283                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       919526     17.64%     17.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1756594     33.69%     51.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       801128     15.37%     66.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       658459     12.63%     79.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       287976      5.52%     84.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       212038      4.07%     88.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       150897      2.89%     91.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        51000      0.98%     92.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       375811      7.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5213429                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000004                       # Number of instructions committed
system.cpu.commit.committedOps               11815191                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1615930                       # Number of memory references committed
system.cpu.commit.loads                        708375                       # Number of loads committed
system.cpu.commit.membars                          60                       # Number of memory barriers committed
system.cpu.commit.branches                    1869008                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10732648                       # Number of committed integer instructions.
system.cpu.commit.function_calls               412030                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10084975     85.36%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          114286      0.97%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          708375      6.00%     92.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         907555      7.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11815191                       # Class of committed instruction
system.cpu.commit.bw_lim_events                375811                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     20032455                       # The number of ROB reads
system.cpu.rob.rob_writes                    30845301                       # The number of ROB writes
system.cpu.timesIdled                             720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           56066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      11815191                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.572449                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.572449                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.746880                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.746880                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16416981                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9980661                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41231841                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7328257                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1603940                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    119                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               127                       # number of replacements
system.cpu.dcache.tags.tagsinuse           197.103046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1725375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4806.058496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   197.103046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.769934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.769934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3452739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3452739                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       818393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          818393                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       906863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         906863                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           60                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           60                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           59                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1725256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1725256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1725256                       # number of overall hits
system.cpu.dcache.overall_hits::total         1725256                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           299                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          513                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          812                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            812                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          812                       # number of overall misses
system.cpu.dcache.overall_misses::total           812                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18433500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18433500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     27168499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27168499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       208000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       208000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     45601999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45601999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     45601999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45601999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       818692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       818692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       907376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       907376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           59                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1726068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1726068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1726068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1726068                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000565                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.047619                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047619                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000470                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61650.501672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61650.501672                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52960.037037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52960.037037                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56160.097291                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56160.097291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56160.097291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56160.097291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu.dcache.writebacks::total                48                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          300                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          300                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          453                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          359                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9121500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9121500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12945750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12945750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     22067250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22067250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22067250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22067250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000208                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000208                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000208                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000208                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62476.027397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62476.027397                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60778.169014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60778.169014                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61468.662953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61468.662953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61468.662953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61468.662953                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1006                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.953503                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2153807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1070                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2012.903738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           6242250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.953503                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4311362                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4311362                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2153807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2153807                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2153807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2153807                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2153807                       # number of overall hits
system.cpu.icache.overall_hits::total         2153807                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1339                       # number of overall misses
system.cpu.icache.overall_misses::total          1339                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67663246                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67663246                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67663246                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67663246                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67663246                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67663246                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2155146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2155146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2155146                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2155146                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2155146                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2155146                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000621                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000621                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000621                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000621                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000621                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50532.670650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50532.670650                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50532.670650                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50532.670650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50532.670650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50532.670650                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          842                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.272727                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1070                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1070                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1070                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1070                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1070                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1070                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     55120248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55120248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     55120248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55120248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     55120248                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55120248                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000496                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000496                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51514.250467                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51514.250467                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51514.250467                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51514.250467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51514.250467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51514.250467                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1216                       # Transaction distribution
system.membus.trans_dist::ReadResp               1216                       # Transaction distribution
system.membus.trans_dist::Writeback                48                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              213                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        68480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   94528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1477                       # Request fanout histogram
system.membus.reqLayer0.occupancy              834500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2916250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             942250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
