{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577348759558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577348759564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 10:25:59 2019 " "Processing started: Thu Dec 26 10:25:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577348759564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348759564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348759564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577348759902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577348759902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-structural " "Found design unit 1: bcd-structural" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768943 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348768943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behavioral " "Found design unit 1: mux_2x1-behavioral" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/mux_2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348768948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavioral " "Found design unit 1: D_FF-behavioral" {  } { { "D_FF.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/D_FF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768953 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348768953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-arch " "Found design unit 1: clock_divider-arch" {  } { { "clock_divider.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768958 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348768958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-structural " "Found design unit 1: binary_counter-structural" {  } { { "binary_counter.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768963 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577348768963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348768963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577348769000 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_Ds bcd.vhd(40) " "VHDL Signal Declaration warning at bcd.vhd(40): used explicit default value for signal \"w_Ds\" because signal was never assigned a value" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1577348769002 "|bcd"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_EN bcd.vhd(41) " "VHDL Signal Declaration warning at bcd.vhd(41): used explicit default value for signal \"w_EN\" because signal was never assigned a value" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1577348769002 "|bcd"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_RST bcd.vhd(42) " "VHDL Signal Declaration warning at bcd.vhd(42): used explicit default value for signal \"w_RST\" because signal was never assigned a value" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1577348769003 "|bcd"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_LOAD bcd.vhd(43) " "VHDL Signal Declaration warning at bcd.vhd(43): used explicit default value for signal \"w_LOAD\" because signal was never assigned a value" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1577348769003 "|bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_0 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_0\"" {  } { { "bcd.vhd" "clock_divider_0" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348769021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter binary_counter:binary_counter_0 " "Elaborating entity \"binary_counter\" for hierarchy \"binary_counter:binary_counter_0\"" {  } { { "bcd.vhd" "binary_counter_0" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348769024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 binary_counter:binary_counter_0\|mux_2x1:\\GEN_BLOX:0:MUXx " "Elaborating entity \"mux_2x1\" for hierarchy \"binary_counter:binary_counter_0\|mux_2x1:\\GEN_BLOX:0:MUXx\"" {  } { { "binary_counter.vhd" "\\GEN_BLOX:0:MUXx" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348769026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF binary_counter:binary_counter_0\|D_FF:\\GEN_BLOX:0:DFFx " "Elaborating entity \"D_FF\" for hierarchy \"binary_counter:binary_counter_0\|D_FF:\\GEN_BLOX:0:DFFx\"" {  } { { "binary_counter.vhd" "\\GEN_BLOX:0:DFFx" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/binary_counter.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348769029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577348770231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577348770647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577348770647 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_EN_bcd " "No output dependent on input pin \"i_EN_bcd\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348770696 "|bcd|i_EN_bcd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_LOAD_bcd " "No output dependent on input pin \"i_LOAD_bcd\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348770696 "|bcd|i_LOAD_bcd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RST_bcd " "No output dependent on input pin \"i_RST_bcd\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348770696 "|bcd|i_RST_bcd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[0\] " "No output dependent on input pin \"i_Ds_bcd\[0\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348770696 "|bcd|i_Ds_bcd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[1\] " "No output dependent on input pin \"i_Ds_bcd\[1\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348770696 "|bcd|i_Ds_bcd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[2\] " "No output dependent on input pin \"i_Ds_bcd\[2\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348770696 "|bcd|i_Ds_bcd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Ds_bcd\[3\] " "No output dependent on input pin \"i_Ds_bcd\[3\]\"" {  } { { "bcd.vhd" "" { Text "C:/Users/euphoria/Desktop/SPS_SES_IoT/FPGA/E2/askisi2/bcd/bcd.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577348770696 "|bcd|i_Ds_bcd[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577348770696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577348770696 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577348770696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577348770696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577348770696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577348770715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 10:26:10 2019 " "Processing ended: Thu Dec 26 10:26:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577348770715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577348770715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577348770715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577348770715 ""}
