{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 02:41:27 2020 " "Info: Processing started: Mon Mar 09 02:41:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_Capteur -c Full_Capteur " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Full_Capteur -c Full_Capteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Capteur.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Full_Capteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Capteur " "Info: Found entity 1: Full_Capteur" {  } { { "Full_Capteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_Capteur " "Info: Elaborating entity \"Full_Capteur\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Trig_gen.vhd 2 1 " "Warning: Using design file Trig_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trig_gen-Behavioral " "Info: Found design unit 1: Trig_gen-Behavioral" {  } { { "Trig_gen.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Trig_gen.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Trig_gen " "Info: Found entity 1: Trig_gen" {  } { { "Trig_gen.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Trig_gen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trig_gen Trig_gen:inst " "Info: Elaborating entity \"Trig_gen\" for hierarchy \"Trig_gen:inst\"" {  } { { "Full_Capteur.bdf" "inst" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 216 72 168 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter Trig_gen.vhd(32) " "Warning (10492): VHDL Process Statement warning at Trig_gen.vhd(32): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trig_gen.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Trig_gen.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputCounter Trig_gen.vhd(37) " "Warning (10492): VHDL Process Statement warning at Trig_gen.vhd(37): signal \"outputCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Trig_gen.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Trig_gen.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Counter.vhd 2 1 " "Warning: Using design file Counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Info: Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Trig_gen:inst\|Counter:trigg " "Info: Elaborating entity \"Counter\" for hierarchy \"Trig_gen:inst\|Counter:trigg\"" {  } { { "Trig_gen.vhd" "trigg" { Text "C:/Users/arsen/Desktop/capt2/Trig_gen.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Distance_Calc.vhd 2 1 " "Warning: Using design file Distance_Calc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Distance_Calc-Behavioral " "Info: Found design unit 1: Distance_Calc-Behavioral" {  } { { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Distance_Calc " "Info: Found entity 1: Distance_Calc" {  } { { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Distance_Calc Distance_Calc:inst16 " "Info: Elaborating entity \"Distance_Calc\" for hierarchy \"Distance_Calc:inst16\"" {  } { { "Full_Capteur.bdf" "inst16" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 88 128 336 184 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Distance_Calc:inst16\|Counter:CounterEcho " "Info: Elaborating entity \"Counter\" for hierarchy \"Distance_Calc:inst16\|Counter:CounterEcho\"" {  } { { "Distance_Calc.vhd" "CounterEcho" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Buzzer_sounder.vhd 2 1 " "Warning: Using design file Buzzer_sounder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer_sounder-behavioral " "Info: Found design unit 1: Buzzer_sounder-behavioral" {  } { { "Buzzer_sounder.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Buzzer_sounder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_sounder " "Info: Found entity 1: Buzzer_sounder" {  } { { "Buzzer_sounder.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Buzzer_sounder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_sounder Buzzer_sounder:inst17 " "Info: Elaborating entity \"Buzzer_sounder\" for hierarchy \"Buzzer_sounder:inst17\"" {  } { { "Full_Capteur.bdf" "inst17" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 488 408 560 616 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div1hz.vhd 2 1 " "Warning: Using design file div1hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1hz-SYN " "Info: Found design unit 1: div1hz-SYN" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div1hz " "Info: Found entity 1: div1hz" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1hz div1hz:inst3 " "Info: Elaborating entity \"div1hz\" for hierarchy \"div1hz:inst3\"" {  } { { "Full_Capteur.bdf" "inst3" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 368 96 240 432 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"div1hz:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "lpm_counter_component" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"div1hz:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"div1hz:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Info: Parameter \"lpm_width\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gph " "Info: Found entity 1: cntr_gph" {  } { { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gph div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated " "Info: Elaborating entity \"cntr_gph\" for hierarchy \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Moteur.vhd 2 1 " "Warning: Using design file Moteur.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moteur-Behavioral " "Info: Found design unit 1: Moteur-Behavioral" {  } { { "Moteur.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Moteur.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Moteur " "Info: Found entity 1: Moteur" {  } { { "Moteur.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Moteur.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moteur Moteur:inst2 " "Info: Elaborating entity \"Moteur\" for hierarchy \"Moteur:inst2\"" {  } { { "Full_Capteur.bdf" "inst2" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 288 408 592 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "affichage.vhd 2 1 " "Warning: Using design file affichage.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 affichage-a " "Info: Found design unit 1: affichage-a" {  } { { "affichage.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/affichage.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 affichage " "Info: Found entity 1: affichage" {  } { { "affichage.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/affichage.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "affichage affichage:inst9 " "Info: Elaborating entity \"affichage\" for hierarchy \"affichage:inst9\"" {  } { { "Full_Capteur.bdf" "inst9" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 72 752 928 168 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "BCD_Converter.vhd 2 1 " "Warning: Using design file BCD_Converter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Converter-Behavioral " "Info: Found design unit 1: BCD_Converter-Behavioral" {  } { { "BCD_Converter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/BCD_Converter.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Converter " "Info: Found entity 1: BCD_Converter" {  } { { "BCD_Converter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/BCD_Converter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Converter BCD_Converter:inst1 " "Info: Elaborating entity \"BCD_Converter\" for hierarchy \"BCD_Converter:inst1\"" {  } { { "Full_Capteur.bdf" "inst1" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 88 448 672 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "point GND " "Warning (13410): Pin \"point\" is stuck at GND" {  } { { "Full_Capteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 200 920 1096 216 "point" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[29\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[28\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[27\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[26\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Info: Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Info: Implemented 207 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 02:41:30 2020 " "Info: Processing ended: Mon Mar 09 02:41:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 02:41:31 2020 " "Info: Processing started: Mon Mar 09 02:41:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Full_Capteur -c Full_Capteur " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Full_Capteur -c Full_Capteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Full_Capteur EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"Full_Capteur\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Full_Capteur.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Full_Capteur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Rise) clk (Rise) setup and hold " "Critical Warning: From echo (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) clk (Rise) setup and hold " "Critical Warning: From echo (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) echo (Fall) setup and hold " "Critical Warning: From clk (Rise) to echo (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From echo (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Full_Capteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 112 -160 8 128 "clk" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "echo~input  " "Info: Automatically promoted node echo~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[16\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[16\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[16] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[17\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[17\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[17] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[18\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[18\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[18] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[19\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[19\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[19] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[20\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[20\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[20] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[21\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[21\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[21] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[15\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[15\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[14\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[14\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[13\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[13\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Distance_Calc:inst16\|Counter:CounterEcho\|count\[12\] " "Info: Destination node Distance_Calc:inst16\|Counter:CounterEcho\|count\[12\]" {  } { { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Full_Capteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 144 -160 8 160 "echo" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "echo~input Global Clock " "Info: Pin echo~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Full_Capteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 144 -160 8 160 "echo" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info: Automatically promoted node div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_comb_bita16 " "Info: Destination node div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_comb_bita16" {  } { { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 111 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 181 17 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_reg_bit[16] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.915 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.915" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.915 (VIOLATED) " "Info: Path #1: Setup slack is -2.915 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Distance_Calc:inst16\|Counter:CounterEcho\|count\[1\] " "Info: From Node    : Distance_Calc:inst16\|Counter:CounterEcho\|count\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Distance_Calc:inst16\|sounder\[2\] " "Info: To Node      : Distance_Calc:inst16\|sounder\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Info: Launch Clock : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : echo (INVERTED) " "Info: Latch Clock  : echo (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      2.269  R        clock network delay " "Info:      2.269      2.269  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.199     uTco  Distance_Calc:inst16\|Counter:CounterEcho\|count\[1\] " "Info:      2.468      0.199     uTco  Distance_Calc:inst16\|Counter:CounterEcho\|count\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[1] } "NODE_NAME" } } { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.000 FF  CELL  inst16\|CounterEcho\|count\[1\]\|q " "Info:      2.468      0.000 FF  CELL  inst16\|CounterEcho\|count\[1\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Counter:CounterEcho|count[1] } "NODE_NAME" } } { "Counter.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Counter.vhd" 22 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      0.409 FF    IC  inst16\|Add0~3\|datab " "Info:      2.877      0.409 FF    IC  inst16\|Add0~3\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.446 FR  CELL  inst16\|Add0~3\|cout " "Info:      3.323      0.446 FR  CELL  inst16\|Add0~3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 RR    IC  inst16\|Add0~5\|cin " "Info:      3.323      0.000 RR    IC  inst16\|Add0~5\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.381      0.058 RF  CELL  inst16\|Add0~5\|cout " "Info:      3.381      0.058 RF  CELL  inst16\|Add0~5\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.381      0.000 FF    IC  inst16\|Add0~7\|cin " "Info:      3.381      0.000 FF    IC  inst16\|Add0~7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.439      0.058 FR  CELL  inst16\|Add0~7\|cout " "Info:      3.439      0.058 FR  CELL  inst16\|Add0~7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.439      0.000 RR    IC  inst16\|Add0~9\|cin " "Info:      3.439      0.000 RR    IC  inst16\|Add0~9\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.497      0.058 RF  CELL  inst16\|Add0~9\|cout " "Info:      3.497      0.058 RF  CELL  inst16\|Add0~9\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.497      0.000 FF    IC  inst16\|Add0~11\|cin " "Info:      3.497      0.000 FF    IC  inst16\|Add0~11\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.058 FR  CELL  inst16\|Add0~11\|cout " "Info:      3.555      0.058 FR  CELL  inst16\|Add0~11\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.555      0.000 RR    IC  inst16\|Add0~13\|cin " "Info:      3.555      0.000 RR    IC  inst16\|Add0~13\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.058 RF  CELL  inst16\|Add0~13\|cout " "Info:      3.613      0.058 RF  CELL  inst16\|Add0~13\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.000 FF    IC  inst16\|Add0~15\|cin " "Info:      3.613      0.000 FF    IC  inst16\|Add0~15\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.058 FR  CELL  inst16\|Add0~15\|cout " "Info:      3.671      0.058 FR  CELL  inst16\|Add0~15\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.000 RR    IC  inst16\|Add0~17\|cin " "Info:      3.671      0.000 RR    IC  inst16\|Add0~17\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~17 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      0.058 RF  CELL  inst16\|Add0~17\|cout " "Info:      3.729      0.058 RF  CELL  inst16\|Add0~17\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~17 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      0.000 FF    IC  inst16\|Add0~19\|cin " "Info:      3.729      0.000 FF    IC  inst16\|Add0~19\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~19 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.058 FR  CELL  inst16\|Add0~19\|cout " "Info:      3.787      0.058 FR  CELL  inst16\|Add0~19\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~19 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.000 RR    IC  inst16\|Add0~21\|cin " "Info:      3.787      0.000 RR    IC  inst16\|Add0~21\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~21 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.845      0.058 RF  CELL  inst16\|Add0~21\|cout " "Info:      3.845      0.058 RF  CELL  inst16\|Add0~21\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~21 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.845      0.000 FF    IC  inst16\|Add0~23\|cin " "Info:      3.845      0.000 FF    IC  inst16\|Add0~23\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~23 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.903      0.058 FR  CELL  inst16\|Add0~23\|cout " "Info:      3.903      0.058 FR  CELL  inst16\|Add0~23\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~23 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.903      0.000 RR    IC  inst16\|Add0~24\|cin " "Info:      3.903      0.000 RR    IC  inst16\|Add0~24\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~24 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      0.058 RF  CELL  inst16\|Add0~24\|cout " "Info:      3.961      0.058 RF  CELL  inst16\|Add0~24\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~25 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      0.000 FF    IC  inst16\|Add0~26\|cin " "Info:      3.961      0.000 FF    IC  inst16\|Add0~26\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~26 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      0.058 FR  CELL  inst16\|Add0~26\|cout " "Info:      4.019      0.058 FR  CELL  inst16\|Add0~26\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~27 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.019      0.000 RR    IC  inst16\|Add0~28\|cin " "Info:      4.019      0.000 RR    IC  inst16\|Add0~28\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~28 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.077      0.058 RF  CELL  inst16\|Add0~28\|cout " "Info:      4.077      0.058 RF  CELL  inst16\|Add0~28\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~29 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.077      0.000 FF    IC  inst16\|Add0~30\|cin " "Info:      4.077      0.000 FF    IC  inst16\|Add0~30\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~30 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.135      0.058 FR  CELL  inst16\|Add0~30\|cout " "Info:      4.135      0.058 FR  CELL  inst16\|Add0~30\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~31 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.135      0.000 RR    IC  inst16\|Add0~32\|cin " "Info:      4.135      0.000 RR    IC  inst16\|Add0~32\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~32 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.058 RF  CELL  inst16\|Add0~32\|cout " "Info:      4.193      0.058 RF  CELL  inst16\|Add0~32\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~33 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.000 FF    IC  inst16\|Add0~34\|cin " "Info:      4.193      0.000 FF    IC  inst16\|Add0~34\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~34 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.251      0.058 FR  CELL  inst16\|Add0~34\|cout " "Info:      4.251      0.058 FR  CELL  inst16\|Add0~34\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.251      0.000 RR    IC  inst16\|Add0~36\|cin " "Info:      4.251      0.000 RR    IC  inst16\|Add0~36\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~36 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.309      0.058 RF  CELL  inst16\|Add0~36\|cout " "Info:      4.309      0.058 RF  CELL  inst16\|Add0~36\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~37 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.309      0.000 FF    IC  inst16\|Add0~38\|cin " "Info:      4.309      0.000 FF    IC  inst16\|Add0~38\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~38 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.367      0.058 FR  CELL  inst16\|Add0~38\|cout " "Info:      4.367      0.058 FR  CELL  inst16\|Add0~38\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.367      0.000 RR    IC  inst16\|Add0~40\|cin " "Info:      4.367      0.000 RR    IC  inst16\|Add0~40\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~40 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.425      0.058 RF  CELL  inst16\|Add0~40\|cout " "Info:      4.425      0.058 RF  CELL  inst16\|Add0~40\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~41 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.425      0.000 FF    IC  inst16\|Add0~42\|cin " "Info:      4.425      0.000 FF    IC  inst16\|Add0~42\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~42 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.483      0.058 FR  CELL  inst16\|Add0~42\|cout " "Info:      4.483      0.058 FR  CELL  inst16\|Add0~42\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~43 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.483      0.000 RR    IC  inst16\|Add0~44\|cin " "Info:      4.483      0.000 RR    IC  inst16\|Add0~44\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~44 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.920      0.437 RF  CELL  inst16\|Add0~44\|combout " "Info:      4.920      0.437 RF  CELL  inst16\|Add0~44\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Add0~44 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 687 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.291      0.371 FF    IC  inst16\|LessThan6~0\|datad " "Info:      5.291      0.371 FF    IC  inst16\|LessThan6~0\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|LessThan6~0 } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 61 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.420      0.129 FR  CELL  inst16\|LessThan6~0\|combout " "Info:      5.420      0.129 FR  CELL  inst16\|LessThan6~0\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|LessThan6~0 } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 61 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.347     -0.073 RR    IC  inst16\|Distance_calculation~2\|dataa " "Info:      5.347     -0.073 RR    IC  inst16\|Distance_calculation~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Distance_calculation~2 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.701      0.354 RR  CELL  inst16\|Distance_calculation~2\|combout " "Info:      5.701      0.354 RR  CELL  inst16\|Distance_calculation~2\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|Distance_calculation~2 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.874      0.173 RR    IC  inst16\|LessThan5~1\|datad " "Info:      5.874      0.173 RR    IC  inst16\|LessThan5~1\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|LessThan5~1 } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 57 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.004      0.130 RR  CELL  inst16\|LessThan5~1\|combout " "Info:      6.004      0.130 RR  CELL  inst16\|LessThan5~1\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|LessThan5~1 } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 57 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.931     -0.073 RR    IC  inst16\|sounder\[2\]~9\|dataa " "Info:      5.931     -0.073 RR    IC  inst16\|sounder\[2\]~9\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|sounder[2]~9 } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 39 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.285      0.354 RR  CELL  inst16\|sounder\[2\]~9\|combout " "Info:      6.285      0.354 RR  CELL  inst16\|sounder\[2\]~9\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|sounder[2]~9 } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 39 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.458      0.173 RR    IC  inst16\|sounder\[2\]\|ena " "Info:      6.458      0.173 RR    IC  inst16\|sounder\[2\]\|ena" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|sounder[2] } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 39 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.068      0.610 RR  CELL  Distance_Calc:inst16\|sounder\[2\] " "Info:      7.068      0.610 RR  CELL  Distance_Calc:inst16\|sounder\[2\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|sounder[2] } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 39 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           latch edge time " "Info:      0.500      0.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.138      3.638  F        clock network delay " "Info:      4.138      3.638  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.153      0.015     uTsu  Distance_Calc:inst16\|sounder\[2\] " "Info:      4.153      0.015     uTsu  Distance_Calc:inst16\|sounder\[2\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Distance_Calc:inst16|sounder[2] } "NODE_NAME" } } { "Distance_Calc.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Distance_Calc.vhd" 39 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.068 " "Info: Data Arrival Time  :     7.068" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.153 " "Info: Data Required Time :     4.153" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.915 (VIOLATED) " "Info: Slack              :    -2.915 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "point GND " "Info: Pin point has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { point } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "point" } } } } { "Full_Capteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Full_Capteur.bdf" { { 200 920 1096 216 "point" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { point } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 02:41:34 2020 " "Info: Processing ended: Mon Mar 09 02:41:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 02:41:35 2020 " "Info: Processing started: Mon Mar 09 02:41:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Full_Capteur -c Full_Capteur " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Full_Capteur -c Full_Capteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 02:41:36 2020 " "Info: Processing ended: Mon Mar 09 02:41:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 02:41:37 2020 " "Info: Processing started: Mon Mar 09 02:41:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Full_Capteur -c Full_Capteur " "Info: Command: quartus_sta Full_Capteur -c Full_Capteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Full_Capteur.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Full_Capteur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name echo echo " "Info: create_clock -period 1.000 -name echo echo" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " "Info: create_clock -period 1.000 -name div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Rise) clk (Rise) setup and hold " "Critical Warning: From echo (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) clk (Rise) setup and hold " "Critical Warning: From echo (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) echo (Fall) setup and hold " "Critical Warning: From clk (Rise) to echo (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From echo (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.617 " "Info: Worst-case setup slack is -3.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617       -35.920 echo  " "Info:    -3.617       -35.920 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.048        -3.200 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:    -3.048        -3.200 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.818       -75.909 clk  " "Info:    -1.818       -75.909 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.564 " "Info: Worst-case hold slack is -0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564        -1.646 clk  " "Info:    -0.564        -1.646 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207         0.000 echo  " "Info:     0.207         0.000 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.383         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.271 " "Info: Worst-case recovery slack is -3.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.271      -136.386 clk  " "Info:    -3.271      -136.386 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.719 " "Info: Worst-case removal slack is 1.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719         0.000 clk  " "Info:     1.719         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Rise) clk (Rise) setup and hold " "Critical Warning: From echo (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) clk (Rise) setup and hold " "Critical Warning: From echo (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) echo (Fall) setup and hold " "Critical Warning: From clk (Rise) to echo (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From echo (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.122 " "Info: Worst-case setup slack is -3.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122       -30.706 echo  " "Info:    -3.122       -30.706 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.726        -2.726 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:    -2.726        -2.726 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.467       -58.770 clk  " "Info:    -1.467       -58.770 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.531 " "Info: Worst-case hold slack is -0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531        -1.673 clk  " "Info:    -0.531        -1.673 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256         0.000 echo  " "Info:     0.256         0.000 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.348         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.830 " "Info: Worst-case recovery slack is -2.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.830      -117.988 clk  " "Info:    -2.830      -117.988 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.563 " "Info: Worst-case removal slack is 1.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563         0.000 clk  " "Info:     1.563         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Rise) clk (Rise) setup and hold " "Critical Warning: From echo (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) clk (Rise) setup and hold " "Critical Warning: From echo (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clk (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) echo (Fall) setup and hold " "Critical Warning: From clk (Rise) to echo (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "echo (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From echo (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clk (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.873 " "Info: Worst-case setup slack is -1.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.873        -1.873 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:    -1.873        -1.873 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459       -13.567 echo  " "Info:    -1.459       -13.567 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.601       -15.425 clk  " "Info:    -0.601       -15.425 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.352 " "Info: Worst-case hold slack is -0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352        -1.249 clk  " "Info:    -0.352        -1.249 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096        -0.291 echo  " "Info:    -0.096        -0.291 echo " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.201         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.489 " "Info: Worst-case recovery slack is -1.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489       -59.968 clk  " "Info:    -1.489       -59.968 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.944 " "Info: Worst-case removal slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944         0.000 clk  " "Info:     0.944         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 02:41:39 2020 " "Info: Processing ended: Mon Mar 09 02:41:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Info: Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
