v 20110115 2
T 100 500 5 10 0 0 0 0 1
device=7486
T 100 700 5 10 0 0 0 0 1
slot=1
T 100 900 5 10 0 0 0 0 1
numslots=4
T 100 1100 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 100 1300 5 10 0 0 0 0 1
slotdef=2:4,5,6
T 100 1500 5 10 0 0 0 0 1
slotdef=3:9,10,8
T 100 1700 5 10 0 0 0 0 1
slotdef=4:12,13,11
T 100 1900 5 10 0 0 0 0 1
footprint=DIP14
T 100 2100 5 10 0 0 0 0 1
description=4 XOR gates with 2 inputs
T 100 2300 5 10 0 0 0 0 1
net=Vcc:14
T 100 2500 5 10 0 0 0 0 1
net=GND:7
T 100 2700 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc86.pdf
L 323 0 545 0 3 0 0 0 -1 -1
L 323 400 545 400 3 0 0 0 -1 -1
P 300 300 0 300 1 0 1
{
T 150 350 5 8 1 1 0 6 1
pinnumber=1
T 150 250 5 8 0 1 0 8 1
pinseq=1
T 350 300 9 8 0 1 0 0 1
pinlabel=A
T 350 300 5 8 0 1 0 2 1
pintype=in
}
P 300 100 0 100 1 0 1
{
T 150 150 5 8 1 1 0 6 1
pinnumber=2
T 150 50 5 8 0 1 0 8 1
pinseq=2
T 350 100 9 8 0 1 0 0 1
pinlabel=B
T 350 100 5 8 0 1 0 2 1
pintype=in
}
P 888 200 1200 200 1 0 1
{
T 1000 250 5 8 1 1 0 0 1
pinnumber=3
T 1000 150 5 8 0 1 0 2 1
pinseq=3
T 850 200 9 8 0 1 0 6 1
pinlabel=Y
T 850 200 5 8 0 1 0 8 1
pintype=out
}
A 0 200 300 318 84 3 0 0 0 -1 -1
T 400 200 8 10 1 1 0 1 1
refdes=U?
T 400 0 9 8 0 0 0 0 1
7486
A 100 200 300 318 84 3 0 0 0 -1 -1
A 545 0 400 30 60 3 0 0 0 -1 -1
A 545 400 400 270 60 3 0 0 0 -1 -1
