
*** Running vivado
    with args -log design_1_floating_point_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1171.359 ; gain = 235.980 ; free physical = 8579 ; free virtual = 28407
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_1_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu2/cpu2.srcs/sources_1/bd/design_1/ip/design_1_floating_point_1_0/synth/design_1_floating_point_1_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_1_0' (19#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu2/cpu2.srcs/sources_1/bd/design_1/ip/design_1_floating_point_1_0/synth/design_1_floating_point_1_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.832 ; gain = 318.453 ; free physical = 8454 ; free virtual = 28283
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1253.832 ; gain = 318.453 ; free physical = 8454 ; free virtual = 28283
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1629.438 ; gain = 0.004 ; free physical = 7821 ; free virtual = 27650
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.438 ; gain = 694.059 ; free physical = 7817 ; free virtual = 27646
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.438 ; gain = 694.059 ; free physical = 7817 ; free virtual = 27646
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1629.438 ; gain = 694.059 ; free physical = 7817 ; free virtual = 27646
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.438 ; gain = 694.059 ; free physical = 7792 ; free virtual = 27621
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1629.441 ; gain = 694.062 ; free physical = 7768 ; free virtual = 27597
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1850.629 ; gain = 915.250 ; free physical = 7305 ; free virtual = 27134
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_VCOMP.vhd:15892]
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1861.645 ; gain = 926.266 ; free physical = 7295 ; free virtual = 27124
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.668 ; gain = 944.289 ; free physical = 7276 ; free virtual = 27105
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.672 ; gain = 944.293 ; free physical = 7275 ; free virtual = 27105
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.672 ; gain = 944.293 ; free physical = 7275 ; free virtual = 27105
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.672 ; gain = 944.293 ; free physical = 7275 ; free virtual = 27105
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.672 ; gain = 944.293 ; free physical = 7275 ; free virtual = 27105
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.672 ; gain = 944.293 ; free physical = 7275 ; free virtual = 27105
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.672 ; gain = 944.293 ; free physical = 7275 ; free virtual = 27105

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |LUT1    |     2|
|3     |LUT2    |    25|
|4     |LUT3    |    64|
|5     |LUT4    |    46|
|6     |LUT5    |    61|
|7     |LUT6    |    83|
|8     |MUXCY   |    58|
|9     |XORCY   |    17|
|10    |FDRE    |    69|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.672 ; gain = 944.293 ; free physical = 7275 ; free virtual = 27105
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1897.672 ; gain = 847.781 ; free physical = 7223 ; free virtual = 27064
