library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity rom is
port(bus_dir: in std_logic_vector(0 downto 0);
     cs: in std_logic;
	  bus_datos: out std_logic_vector(6 downto 0));
end rom;


architecture arqrom of rom is
constant LC: std_logic_vector(6 downto 0):="1000110";
constant LD: std_logic_vector(6 downto 0):="0100001";

type memoria is array (1 downto 0) of std_logic_vector(6 downto 0);
constant mem_rom: memoria:=(LC,LD);

signal dato: std_logic_vector(6 downto 0);

begin
	prom: process(bus_dir)
	begin
		dato <= mem_rom(conv_integer(bus_dir));
	end process prom;
	
pbuf: process(dato,cs)
begin
	if(cs='1') then
		bus_datos<=dato;
	else
		bus_datos<=(others=>'Z');
	end if;
end process pbuf;
end arqrom;
