Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/sem3/COLab/lab7/LCM_tb_isim_beh.exe -prj F:/sem3/COLab/lab7/LCM_tb_beh.prj work.LCM_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/sem3/COLab/lab7/multiplier.v" into library work
Analyzing Verilog file "F:/sem3/COLab/lab7/GCD.v" into library work
Analyzing Verilog file "F:/sem3/COLab/lab7/Division.v" into library work
Analyzing Verilog file "F:/sem3/COLab/lab7/LCM.v" into library work
Analyzing Verilog file "F:/sem3/COLab/lab7/LCM_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "F:/sem3/COLab/lab7/LCM.v" Line 29: Size mismatch in connection of port <start>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module GCD
Compiling module alu
Compiling module multiplier
Compiling module Division
Compiling module LCM
Compiling module LCM_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable F:/sem3/COLab/lab7/LCM_tb_isim_beh.exe
Fuse Memory Usage: 27888 KB
Fuse CPU Usage: 1062 ms
