#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Jul 12 20:01:37 2020
# Process ID: 16496
# Current directory: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18224 A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\simple_read_write_AXI\simple_read_write_AXI.xpr
# Log file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/vivado.log
# Journal file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
file mkdir A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v w ]
add_files -fileset sim_1 A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:27]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:29]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:31]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:33]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:35]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:37]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:39]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:41]
ERROR: [VRFC 10-1412] syntax error near parameter [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:43]
ERROR: [VRFC 10-1412] syntax error near reg [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:45]
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:49]
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:52]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_init_axi_txn, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:84]
INFO: [VRFC 10-2458] undeclared symbol control_val, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:85]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_aclk, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:86]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_aresetn, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:87]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arready, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:88]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:89]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_araddr, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:90]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arlen, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:91]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arsize, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:92]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arburst, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:93]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arlock, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:94]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arcache, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:95]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arprot, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:96]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arqos, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:97]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_aruser, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:98]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arvalid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:99]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rdata, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:101]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rresp, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:102]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rlast, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:103]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_ruser, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:104]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rvalid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:105]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rready, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
ERROR: [VRFC 10-1412] syntax error near begin [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:116]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:118]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:125]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:134]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:136]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:138]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:140]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:142]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:150]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:154]
ERROR: [VRFC 10-1412] syntax error near = [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:159]
WARNING: [VRFC 10-1771] potential always loop found [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:157]
ERROR: [VRFC 10-51] M_AXI_RRESP is an unknown type [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:159]
ERROR: [VRFC 10-51] M_AXI_RUSER is an unknown type [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:160]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:49]
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:52]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_init_axi_txn, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:84]
INFO: [VRFC 10-2458] undeclared symbol control_val, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:85]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_aclk, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:86]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_aresetn, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:87]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arready, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:88]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:89]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_araddr, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:90]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arlen, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:91]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arsize, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:92]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arburst, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:93]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arlock, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:94]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arcache, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:95]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arprot, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:96]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arqos, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:97]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_aruser, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:98]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_arvalid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:99]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rdata, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:101]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rresp, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:102]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rlast, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:103]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_ruser, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:104]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rvalid, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:105]
INFO: [VRFC 10-2458] undeclared symbol m00_axi_rready, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
ERROR: [VRFC 10-1412] syntax error near begin [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:116]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:118]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:125]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:134]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:136]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:138]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:140]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:142]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:150]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:154]
ERROR: [VRFC 10-1412] syntax error near = [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:159]
WARNING: [VRFC 10-1771] potential always loop found [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:157]
ERROR: [VRFC 10-51] M_AXI_RRESP is an unknown type [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:159]
ERROR: [VRFC 10-51] M_AXI_RUSER is an unknown type [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:160]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:49]
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_ACLK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:86]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_ARID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:89]
ERROR: [VRFC 10-1412] syntax error near begin [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:116]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:118]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:125]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:134]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:136]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:138]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:140]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:142]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:150]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:154]
ERROR: [VRFC 10-1412] syntax error near = [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:159]
WARNING: [VRFC 10-1771] potential always loop found [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:157]
ERROR: [VRFC 10-51] M_AXI_RRESP is an unknown type [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:159]
ERROR: [VRFC 10-51] M_AXI_RUSER is an unknown type [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:160]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_ARID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:89]
ERROR: [VRFC 10-1412] syntax error near begin [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:123]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:125]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:134]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:136]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:138]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:140]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:142]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:150]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:154]
WARNING: [VRFC 10-1771] potential always loop found [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:157]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_ARID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:89]
ERROR: [VRFC 10-91] C_M00_AXI_TARGET_SLAVE_BASE_ADDR is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:73]
ERROR: [VRFC 10-91] C_M00_AXI_ID_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:75]
ERROR: [VRFC 10-91] C_M00_AXI_ADDR_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:76]
ERROR: [VRFC 10-91] C_M00_AXI_DATA_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:77]
ERROR: [VRFC 10-91] C_M00_AXI_AWUSER_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:78]
ERROR: [VRFC 10-91] C_M00_AXI_ARUSER_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:79]
ERROR: [VRFC 10-91] C_M00_AXI_WUSER_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:80]
ERROR: [VRFC 10-91] C_M00_AXI_RUSER_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:81]
ERROR: [VRFC 10-91] C_M00_AXI_BUSER_WIDTH is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:82]
ERROR: [VRFC 10-91] reset is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:117]
ERROR: [VRFC 10-91] reset is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:119]
WARNING: [VRFC 10-1771] potential always loop found [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:157]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
WARNING: [VRFC 10-1771] potential always loop found [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:98]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:11:59 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 852.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:06 ; elapsed = 00:02:06 . Memory (MB): peak = 871.238 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:02:10 ; elapsed = 00:02:09 . Memory (MB): peak = 871.238 ; gain = 19.105
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-4707] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:02:10 ; elapsed = 00:02:19 . Memory (MB): peak = 871.238 ; gain = 19.105
INFO: [Common 17-344] 'launch_simulation' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 871.238 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 871.238 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 871.238 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near begin [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:158]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:163]
ERROR: [VRFC 10-1412] syntax error near $ [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:169]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near $ [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:169]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:98]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:19:32 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 871.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:25 ; elapsed = 00:02:16 . Memory (MB): peak = 871.238 ; gain = 0.000
xsim: Time (s): cpu = 00:00:26 ; elapsed = 00:02:18 . Memory (MB): peak = 871.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:02:26 . Memory (MB): peak = 871.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:98]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:24:03 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 884.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 169
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 884.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:98]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:32:38 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 172
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 884.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:37:16 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 884.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:38:31 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 887.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:40:13 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:44:43 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 887.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.496 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:45:57 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 887.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 12 21:49:54 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 887.496 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 07:25:06 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 887.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 887.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 887.863 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 07:38:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 887.863 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 07:42:44 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 08:31:46 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 887.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 08:34:23 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 174
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 08:36:49 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 887.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 887.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.863 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:100]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 08:39:08 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 175
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 887.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port start_read_sg on this module [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:75]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:103]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:109]
ERROR: [VRFC 10-426] cannot find port start_read_sg on this module [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_ARUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:103]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port M_AXI_RUSER [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 13 08:46:00 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 178
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 891.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 901.719 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:28:28 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 901.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 901.719 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:30:05 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 901.719 ; gain = 0.000
close [ open A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v w ]
add_files A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:445]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_mod
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:45:48 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_mod
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:52:04 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:54:10 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:54:39 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_mod
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:57:52 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_mod
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 07:59:55 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 901.719 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_mod
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 08:05:26 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.719 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/pulse_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pulse_mod
Compiling module xil_defaultlib.simple_AXI
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 08:16:05 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 901.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.719 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:180]
ERROR: [VRFC 10-1412] syntax error near default [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:438]
ERROR: [VRFC 10-1040] module simple_AXI ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:55]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_ARREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:120]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXI_ARREADY is not permitted, left-hand side should be reg/integer/time/genvar [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:167]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXI_ARREADY is not permitted, left-hand side should be reg/integer/time/genvar [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:167]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXI_ARREADY is not permitted, left-hand side should be reg/integer/time/genvar [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:171]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXI_ARREADY is not permitted, left-hand side should be reg/integer/time/genvar [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:171]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXI_ARREADY is not permitted, left-hand side should be reg/integer/time/genvar [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:174]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXI_ARREADY is not permitted, left-hand side should be reg/integer/time/genvar [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:174]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 18:06:57 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 215
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 902.652 ; gain = 0.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 18:13:08 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 18:22:37 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 14 18:24:24 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 962.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:01:59 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 962.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 222
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:04:28 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 222
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:10:32 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
else part
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 222
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near else [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:172]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:15:03 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
else part
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 222
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-91] M_AXI_ACK is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:169]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:18:08 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
else part
else part
else part
If part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 226
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:27:32 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
else part
else part
else part
If part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
else part
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 226
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:29:12 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 210
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:37:34 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 217
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:39:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 217
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:47:13 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 217
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:52:03 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 222
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 08:56:03 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 222
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 09:01:45 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 222
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:146]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 09:43:55 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 225
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 10:20:43 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 225
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 11:46:32 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 226
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 12:04:26 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 226
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 12:36:23 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 12:43:43 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 17:24:18 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 962.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 17:26:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 17:28:02 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near end [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:190]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:147]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 17:37:40 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 227
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 17:44:05 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 229
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 18:03:28 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 229
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 18:06:32 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 231
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 18:08:52 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 231
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 18:11:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 236
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-91] M_AI_RDATA is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:171]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-91] M_AI_RDATA is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:171]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 18:17:06 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 239
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 18:34:32 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:03:56 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:05:29 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:148]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:11:08 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:42:25 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:45:06 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:48:13 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:50:38 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 241
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:52:18 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:53:40 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 19:57:28 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 20:02:10 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
ERROR: [VRFC 10-1412] syntax error near + [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:198]
ERROR: [VRFC 10-1412] syntax error near } [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:205]
ERROR: [VRFC 10-1040] module simple_read_write_test ignored due to previous errors [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] break is not declared [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v:204]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 962.633 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:06:49 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:08:02 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:14:25 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 262
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 962.633 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:149]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:150]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:151]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:163]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:16:02 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 265
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 964.555 ; gain = 1.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:168]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:170]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:31:11 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 265
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 970.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:168]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:170]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:33:20 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 265
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 970.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:168]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:170]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:34:39 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 265
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 970.094 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:07 ; elapsed = 00:03:30 . Memory (MB): peak = 970.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simple_read_write_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
"xvlog -m64 --relax -prj simple_read_write_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:152]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:153]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:154]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:155]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:156]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:157]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:158]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:159]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:160]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:161]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:162]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:164]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:165]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:166]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:168]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:170]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sources_1/new/simple_AXI.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_read_write_test
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fcbb54bbbe7b4c0bb4428ede6c315f4c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simple_read_write_test_behav xil_defaultlib.simple_read_write_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_AXI(C_M_TARGET_SLAVE_BASE...
Compiling module xil_defaultlib.simple_read_write_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot simple_read_write_test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav/xsim.dir/simple_read_write_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 15 21:44:18 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_read_write_test_behav -key {Behavioral:sim_1:Functional:simple_read_write_test} -tclbatch {simple_read_write_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simple_read_write_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/simple_read_write_AXI/simple_read_write_AXI.srcs/sim_1/new/simple_read_write_test.v" Line 265
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_read_write_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 970.094 ; gain = 0.000
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
