Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 19 09:43:07 2024
| Host         : DESKTOP-1LET3D7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       170         
HPDR-1     Warning           Port pin direction inconsistency  1           
LUTAR-1    Warning           LUT drives async reset alert      6           
TIMING-18  Warning           Missing input or output delay     3           
TIMING-20  Warning           Non-clocked latch                 208         
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1427)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (607)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (7)

1. checking no_clock (1427)
---------------------------
 There are 114 register/latch pins with no clock driven by root clock pin: ac_bclk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ac_pblrc (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ac_reclrc (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i2cConf/FSM_sequential_i2c_sm_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: i2cConf/clk_data_reg/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: i2sLayer/currentState_reg[0]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: i2sLayer/currentState_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: i2sLayer/currentState_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i2sLayer/filter/fil_done_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[0]_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[0]_P/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[1]_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[1]_P/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[2]_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/State_reg[2]_P/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: i2sLayer/receiver/rec_done_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: i2sLayer/t_rst_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: i2sLayer/t_word_received_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/bits_sent_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/currentState_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/currentState_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: i2sLayer/transmitter/currentState_reg[2]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: onoff_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_sm_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_sm_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (607)
--------------------------------------------------
 There are 607 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (7)
----------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.920      -67.359                    132                 1598        0.098        0.000                      0                 1598        2.750        0.000                       0                   423  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.920      -67.359                    132                 1598        0.098        0.000                      0                 1598        2.750        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          132  Failing Endpoints,  Worst Slack       -0.920ns,  Total Violation      -67.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/p_1_out/C[35]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.718ns  (logic 4.936ns (56.618%)  route 3.782ns (43.382%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 16.987 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.080    10.885    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/A1
    SLICE_X8Y33          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.042 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/SP/O
                         net (fo=1, routed)           0.642    11.684    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46_n_3
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.355    12.039 r  i2sLayer/filter/p_1_out_i_1/O
                         net (fo=7, routed)           0.760    12.799    i2sLayer/p_4_out[23]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[27]_P[35])
                                                      3.841    16.640 r  i2sLayer/p_1_out/P[35]
                         net (fo=2, routed)           0.626    17.266    i2sLayer/filter/out_r_reg[39]_0[35]
    SLICE_X7Y38          LUT2 (Prop_lut2_I1_O)        0.124    17.390 r  i2sLayer/filter/p_1_out_i_29/O
                         net (fo=1, routed)           0.674    18.064    i2sLayer/filter_n_72
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.595    16.987    i2sLayer/p_1_out_0
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.412    
                         clock uncertainty           -0.035    17.377    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -0.233    17.144    i2sLayer/p_1_out
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out__0_i_55_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.759ns  (logic 4.936ns (56.355%)  route 3.823ns (43.645%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 16.899 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.335    11.140    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/A1
    SLICE_X8Y35          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.297 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/SP/O
                         net (fo=1, routed)           0.644    11.940    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18_n_3
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.355    12.295 r  i2sLayer/filter/p_1_out__0_i_15/O
                         net (fo=1, routed)           0.658    12.953    i2sLayer/filter_n_17
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      3.841    16.794 r  i2sLayer/p_1_out__0/P[9]
                         net (fo=1, routed)           0.651    17.445    i2sLayer/filter/P[9]
    SLICE_X13Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.569 r  i2sLayer/filter/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.536    18.105    i2sLayer/filter/filter_n_58_alias
    SLICE_X11Y38         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_55_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.507    16.899    i2sLayer/filter/p_1_out_0
    SLICE_X11Y38         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_55_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.291    
                         clock uncertainty           -0.035    17.255    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)       -0.040    17.215    i2sLayer/filter/p_1_out__0_i_55_psdsp
  -------------------------------------------------------------------
                         required time                         17.215    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/p_1_out/C[34]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.640ns  (logic 4.936ns (57.127%)  route 3.704ns (42.873%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 16.987 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.080    10.885    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/A1
    SLICE_X8Y33          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.042 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/SP/O
                         net (fo=1, routed)           0.642    11.684    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46_n_3
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.355    12.039 r  i2sLayer/filter/p_1_out_i_1/O
                         net (fo=7, routed)           0.760    12.799    i2sLayer/p_4_out[23]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[27]_P[34])
                                                      3.841    16.640 r  i2sLayer/p_1_out/P[34]
                         net (fo=2, routed)           0.680    17.320    i2sLayer/filter/out_r_reg[39]_0[34]
    SLICE_X10Y40         LUT2 (Prop_lut2_I1_O)        0.124    17.444 r  i2sLayer/filter/p_1_out_i_30/O
                         net (fo=1, routed)           0.542    17.986    i2sLayer/filter_n_73
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.595    16.987    i2sLayer/p_1_out_0
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.412    
                         clock uncertainty           -0.035    17.377    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -0.233    17.144    i2sLayer/p_1_out
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -17.986    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.836ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out__0_i_49_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.709ns  (logic 4.936ns (56.680%)  route 3.773ns (43.320%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 16.899 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.335    11.140    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/A1
    SLICE_X8Y35          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.297 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/SP/O
                         net (fo=1, routed)           0.644    11.940    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18_n_3
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.355    12.295 r  i2sLayer/filter/p_1_out__0_i_15/O
                         net (fo=1, routed)           0.658    12.953    i2sLayer/filter_n_17
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    16.794 r  i2sLayer/p_1_out__0/P[15]
                         net (fo=1, routed)           0.812    17.606    i2sLayer/filter/P[15]
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.124    17.730 r  i2sLayer/filter/p_1_out__0_i_49/O
                         net (fo=1, routed)           0.324    18.054    i2sLayer/filter/filter_n_52_alias
    SLICE_X11Y38         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_49_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.507    16.899    i2sLayer/filter/p_1_out_0
    SLICE_X11Y38         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_49_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.291    
                         clock uncertainty           -0.035    17.255    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)       -0.037    17.218    i2sLayer/filter/p_1_out__0_i_49_psdsp
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                         -18.054    
  -------------------------------------------------------------------
                         slack                                 -0.836    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out__0_i_38_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.699ns  (logic 4.936ns (56.740%)  route 3.763ns (43.260%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 16.898 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.335    11.140    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/A1
    SLICE_X8Y35          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.297 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/SP/O
                         net (fo=1, routed)           0.644    11.940    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18_n_3
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.355    12.295 r  i2sLayer/filter/p_1_out__0_i_15/O
                         net (fo=1, routed)           0.658    12.953    i2sLayer/filter_n_17
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[9]_P[26])
                                                      3.841    16.794 r  i2sLayer/p_1_out__0/P[26]
                         net (fo=2, routed)           0.788    17.582    i2sLayer/filter/P[26]
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.124    17.706 r  i2sLayer/filter/p_1_out__0_i_38/O
                         net (fo=1, routed)           0.339    18.045    i2sLayer/filter/filter_n_41_alias
    SLICE_X7Y38          FDRE                                         r  i2sLayer/filter/p_1_out__0_i_38_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.506    16.898    i2sLayer/filter/p_1_out_0
    SLICE_X7Y38          FDRE                                         r  i2sLayer/filter/p_1_out__0_i_38_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.290    
                         clock uncertainty           -0.035    17.254    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.044    17.210    i2sLayer/filter/p_1_out__0_i_38_psdsp
  -------------------------------------------------------------------
                         required time                         17.210    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/p_1_out/C[40]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.632ns  (logic 4.936ns (57.183%)  route 3.696ns (42.817%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 16.987 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.080    10.885    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/A1
    SLICE_X8Y33          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.042 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/SP/O
                         net (fo=1, routed)           0.642    11.684    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46_n_3
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.355    12.039 r  i2sLayer/filter/p_1_out_i_1/O
                         net (fo=7, routed)           0.760    12.799    i2sLayer/p_4_out[23]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[27]_P[39])
                                                      3.841    16.640 r  i2sLayer/p_1_out/P[39]
                         net (fo=2, routed)           0.493    17.132    i2sLayer/filter/out_r_reg[39]_0[39]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    17.256 r  i2sLayer/filter/p_1_out_i_25/O
                         net (fo=9, routed)           0.721    17.978    i2sLayer/filter_n_68
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.595    16.987    i2sLayer/p_1_out_0
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.412    
                         clock uncertainty           -0.035    17.377    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -0.233    17.144    i2sLayer/p_1_out
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -17.978    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/p_1_out/C[42]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.632ns  (logic 4.936ns (57.183%)  route 3.696ns (42.817%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 16.987 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.080    10.885    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/A1
    SLICE_X8Y33          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.042 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/SP/O
                         net (fo=1, routed)           0.642    11.684    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46_n_3
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.355    12.039 r  i2sLayer/filter/p_1_out_i_1/O
                         net (fo=7, routed)           0.760    12.799    i2sLayer/p_4_out[23]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[27]_P[39])
                                                      3.841    16.640 r  i2sLayer/p_1_out/P[39]
                         net (fo=2, routed)           0.493    17.132    i2sLayer/filter/out_r_reg[39]_0[39]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    17.256 r  i2sLayer/filter/p_1_out_i_25/O
                         net (fo=9, routed)           0.721    17.978    i2sLayer/filter_n_68
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.595    16.987    i2sLayer/p_1_out_0
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.412    
                         clock uncertainty           -0.035    17.377    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -0.233    17.144    i2sLayer/p_1_out
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -17.978    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/p_1_out/C[41]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.617ns  (logic 4.936ns (57.282%)  route 3.681ns (42.718%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 16.987 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.080    10.885    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/A1
    SLICE_X8Y33          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.042 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/SP/O
                         net (fo=1, routed)           0.642    11.684    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46_n_3
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.355    12.039 r  i2sLayer/filter/p_1_out_i_1/O
                         net (fo=7, routed)           0.760    12.799    i2sLayer/p_4_out[23]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[27]_P[39])
                                                      3.841    16.640 r  i2sLayer/p_1_out/P[39]
                         net (fo=2, routed)           0.493    17.132    i2sLayer/filter/out_r_reg[39]_0[39]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    17.256 r  i2sLayer/filter/p_1_out_i_25/O
                         net (fo=9, routed)           0.706    17.963    i2sLayer/filter_n_68
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.595    16.987    i2sLayer/p_1_out_0
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.412    
                         clock uncertainty           -0.035    17.377    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.233    17.144    i2sLayer/p_1_out
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.819ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/p_1_out/C[43]
                            (falling edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.617ns  (logic 4.936ns (57.282%)  route 3.681ns (42.718%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 16.987 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.080    10.885    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/A1
    SLICE_X8Y33          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.042 r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__46/SP/O
                         net (fo=1, routed)           0.642    11.684    i2sLayer/filter/delay_line_r_reg_0_15_0_0__46_n_3
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.355    12.039 r  i2sLayer/filter/p_1_out_i_1/O
                         net (fo=7, routed)           0.760    12.799    i2sLayer/p_4_out[23]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[27]_P[39])
                                                      3.841    16.640 r  i2sLayer/p_1_out/P[39]
                         net (fo=2, routed)           0.493    17.132    i2sLayer/filter/out_r_reg[39]_0[39]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    17.256 r  i2sLayer/filter/p_1_out_i_25/O
                         net (fo=9, routed)           0.706    17.963    i2sLayer/filter_n_68
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.595    16.987    i2sLayer/p_1_out_0
    DSP48_X0Y14          DSP48E1                                      r  i2sLayer/p_1_out/CLK  (IS_INVERTED)
                         clock pessimism              0.425    17.412    
                         clock uncertainty           -0.035    17.377    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -0.233    17.144    i2sLayer/p_1_out
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -17.963    
  -------------------------------------------------------------------
                         slack                                 -0.819    

Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 i2sLayer/filter/counter_reg[1]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/p_1_out__0_i_47_psdsp/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin fall@12.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        8.682ns  (logic 4.936ns (56.856%)  route 3.746ns (43.144%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 16.900 - 12.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 9.346 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.677     9.346    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[1]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.459     9.805 r  i2sLayer/filter/counter_reg[1]_replica/Q
                         net (fo=132, routed)         1.335    11.140    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/A1
    SLICE_X8Y35          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.157    11.297 r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__18/SP/O
                         net (fo=1, routed)           0.644    11.940    i2sLayer/filter/delay_line_l_reg_0_15_0_0__18_n_3
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.355    12.295 r  i2sLayer/filter/p_1_out__0_i_15/O
                         net (fo=1, routed)           0.658    12.953    i2sLayer/filter_n_17
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    16.794 r  i2sLayer/p_1_out__0/P[17]
                         net (fo=2, routed)           0.638    17.432    i2sLayer/filter/P[17]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.124    17.556 r  i2sLayer/filter/p_1_out__0_i_47/O
                         net (fo=1, routed)           0.471    18.027    i2sLayer/filter/filter_n_50_alias
    SLICE_X11Y39         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_47_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     12.000    12.000 f  
    K17                                               0.000    12.000 f  sysclk (IN)
                         net (fo=0)                   0.000    12.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.421 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    15.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.392 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.508    16.900    i2sLayer/filter/p_1_out_0
    SLICE_X11Y39         FDRE                                         r  i2sLayer/filter/p_1_out__0_i_47_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.391    17.292    
                         clock uncertainty           -0.035    17.256    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.044    17.212    i2sLayer/filter/p_1_out__0_i_47_psdsp
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                 -0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/DP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/DP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__10/SP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/DP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__12/SP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/DP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.334%)  route 0.279ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  i2sLayer/filter/counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]/Q
                         net (fo=145, routed)         0.279     5.901    i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/A0
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.830     5.989    i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/WCLK
    SLICE_X8Y34          RAMD32                                       r  i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.500     5.489    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_r_reg_0_15_0_0__14/SP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/DP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.440ns  (logic 0.146ns (33.207%)  route 0.294ns (66.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 5.990 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]_replica/Q
                         net (fo=161, routed)         0.294     5.916    i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/A0
    SLICE_X12Y36         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.831     5.990    i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/WCLK
    SLICE_X12Y36         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.501     5.489    
    SLICE_X12Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/DP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i2sLayer/filter/counter_reg[0]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/SP/WADR0
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.440ns  (logic 0.146ns (33.207%)  route 0.294ns (66.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 5.990 - 4.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 5.476 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.564     5.476    i2sLayer/filter/sysclk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  i2sLayer/filter/counter_reg[0]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.146     5.622 r  i2sLayer/filter/counter_reg[0]_replica/Q
                         net (fo=161, routed)         0.294     5.916    i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/A0
    SLICE_X12Y36         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.831     5.990    i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/WCLK
    SLICE_X12Y36         RAMD32                                       r  i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.501     5.489    
    SLICE_X12Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.803    i2sLayer/filter/delay_line_l_reg_0_15_0_0__37/SP
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           5.916    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X43Y11    clock/clk_mclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y11    clock/cntm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y11    clock/cntm_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y11    clock/cntm_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y11    clock/cntm_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y11    clock/cntm_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y23    i2cConf/FSM_sequential_i2c_sm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y23    i2cConf/FSM_sequential_i2c_sm_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y23    i2cConf/FSM_sequential_i2c_sm_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X10Y36    i2sLayer/filter/delay_line_l_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         4.000       2.750      SLICE_X8Y37     i2sLayer/filter/delay_line_l_reg_0_15_0_0__1/DP/CLK



