/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_29z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  reg [14:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  reg [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_1z ? in_data[165] : in_data[126];
  assign celloutsig_0_7z = celloutsig_0_0z ? celloutsig_0_4z[5] : celloutsig_0_6z[0];
  assign celloutsig_0_16z = in_data[56] ? celloutsig_0_7z : celloutsig_0_4z[9];
  assign celloutsig_0_3z = celloutsig_0_2z[0] ? celloutsig_0_1z : in_data[66];
  assign celloutsig_0_13z = celloutsig_0_5z[2] | ~(celloutsig_0_1z);
  assign celloutsig_0_18z = celloutsig_0_16z | ~(celloutsig_0_7z);
  assign celloutsig_0_29z = celloutsig_0_18z | ~(celloutsig_0_13z);
  assign celloutsig_1_14z = { in_data[130:127], celloutsig_1_5z, celloutsig_1_6z } & in_data[150:145];
  assign celloutsig_1_17z = { in_data[130:124], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z } & { celloutsig_1_8z[4:2], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[13:4], celloutsig_0_0z } & { celloutsig_0_4z[9:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[6:4] & in_data[65:63];
  assign celloutsig_1_0z = in_data[158] & ~(in_data[98]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[138]);
  assign celloutsig_1_9z = celloutsig_1_2z & ~(celloutsig_1_0z);
  assign celloutsig_1_11z = in_data[181] & ~(celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_5z & ~(celloutsig_1_17z[1]);
  assign celloutsig_1_5z = | { celloutsig_1_4z, in_data[164:163] };
  assign celloutsig_1_6z = | in_data[123:119];
  assign celloutsig_0_0z = ^ in_data[18:13];
  assign celloutsig_1_7z = ^ { in_data[127:124], celloutsig_1_2z };
  assign celloutsig_1_16z = ^ { celloutsig_1_15z[7:5], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_19z = ^ { celloutsig_1_17z[5:2], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_1z = ^ { in_data[87:65], celloutsig_0_0z };
  assign celloutsig_0_30z = ^ { celloutsig_0_4z[13:4], celloutsig_0_16z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 15'h0000;
    else if (celloutsig_1_19z) celloutsig_0_4z = { in_data[79:70], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 9'h000;
    else if (!clkin_data[32]) celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_11z };
  always_latch
    if (clkin_data[64]) celloutsig_0_2z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[33], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[127]) | (in_data[143] & celloutsig_1_1z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_1z & celloutsig_1_3z));
  assign celloutsig_1_10z = ~((in_data[155] & celloutsig_1_3z) | (celloutsig_1_5z & celloutsig_1_9z));
  assign celloutsig_1_12z = ~((celloutsig_1_10z & celloutsig_1_7z) | (celloutsig_1_7z & celloutsig_1_3z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
