// Seed: 818584936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_13 = -1;
  assign id_2 = id_8;
  wire id_14;
endmodule
module module_0 #(
    parameter id_32 = 32'd10,
    parameter id_34 = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_1,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    _id_32,
    id_33,
    _id_34,
    id_35,
    id_36
);
  inout wire id_36;
  output wire id_35;
  output wire _id_34;
  input wire id_33;
  inout wire _id_32;
  output wire id_31;
  inout wand id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_20,
      id_30,
      id_7,
      id_29,
      id_9,
      id_11,
      id_6,
      id_16,
      id_28,
      id_29,
      id_18,
      id_30
  );
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  struct packed {
    id_37 id_38;
    struct packed {
      id_39 id_40;
      logic [-1  !=  id_32 : 1  /  {  id_34  , $realtime ,  -1  ,  1  ==  -1  }] id_41;
    } [-1 : 1] id_42;
  } id_43;
  ;
  assign id_30 = -1;
endmodule
