<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/os_cpu/aix_ppc/orderAccess_aix_ppc.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="atomic_aix_ppc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_aix_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/os_cpu/aix_ppc/orderAccess_aix_ppc.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1 /*
 2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
<span class="line-modified"> 3  * Copyright (c) 2012, 2014 SAP SE. All rights reserved.</span>
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
</pre>
<hr />
<pre>
47 //                   associated with instructions preceding isync have
48 //                   been performed.
49 //
50 // Semantic barrier instructions:
51 // (as defined in orderAccess.hpp)
52 //
53 // - release         orders Store|Store,       (maps to lwsync)
54 //                           Load|Store
55 // - acquire         orders  Load|Store,       (maps to lwsync)
56 //                           Load|Load
57 // - fence           orders Store|Store,       (maps to sync)
58 //                           Load|Store,
59 //                           Load|Load,
60 //                          Store|Load
61 //
62 
63 #define inlasm_sync()     __asm__ __volatile__ (&quot;sync&quot;   : : : &quot;memory&quot;);
64 #define inlasm_lwsync()   __asm__ __volatile__ (&quot;lwsync&quot; : : : &quot;memory&quot;);
65 #define inlasm_eieio()    __asm__ __volatile__ (&quot;eieio&quot;  : : : &quot;memory&quot;);
66 #define inlasm_isync()    __asm__ __volatile__ (&quot;isync&quot;  : : : &quot;memory&quot;);
<span class="line-removed">67 // Use twi-isync for load_acquire (faster than lwsync).</span>
<span class="line-removed">68 // ATTENTION: seems like xlC 10.1 has problems with this inline assembler macro (VerifyMethodHandles found &quot;bad vminfo in AMH.conv&quot;):</span>
<span class="line-removed">69 // #define inlasm_acquire_reg(X) __asm__ __volatile__ (&quot;twi 0,%0,0\n isync\n&quot; : : &quot;r&quot; (X) : &quot;memory&quot;);</span>
<span class="line-removed">70 #define inlasm_acquire_reg(X) inlasm_lwsync();</span>
71 
72 inline void OrderAccess::loadload()   { inlasm_lwsync(); }
73 inline void OrderAccess::storestore() { inlasm_lwsync(); }
74 inline void OrderAccess::loadstore()  { inlasm_lwsync(); }
75 inline void OrderAccess::storeload()  { inlasm_sync();   }
76 
77 inline void OrderAccess::acquire()    { inlasm_lwsync(); }
78 inline void OrderAccess::release()    { inlasm_lwsync(); }
79 inline void OrderAccess::fence()      { inlasm_sync();   }
<span class="line-modified">80 </span>
<span class="line-modified">81 template&lt;size_t byte_size&gt;</span>
<span class="line-removed">82 struct OrderAccess::PlatformOrderedLoad&lt;byte_size, X_ACQUIRE&gt;</span>
<span class="line-removed">83 {</span>
<span class="line-removed">84   template &lt;typename T&gt;</span>
<span class="line-removed">85   T operator()(const volatile T* p) const { T t = Atomic::load(p); inlasm_acquire_reg(t); return t; }</span>
<span class="line-removed">86 };</span>
87 
88 #undef inlasm_sync
89 #undef inlasm_lwsync
90 #undef inlasm_eieio
91 #undef inlasm_isync
92 
93 #endif // OS_CPU_AIX_PPC_ORDERACCESS_AIX_PPC_HPP
</pre>
</td>
<td>
<hr />
<pre>
 1 /*
 2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
<span class="line-modified"> 3  * Copyright (c) 2012, 2019 SAP SE. All rights reserved.</span>
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
</pre>
<hr />
<pre>
47 //                   associated with instructions preceding isync have
48 //                   been performed.
49 //
50 // Semantic barrier instructions:
51 // (as defined in orderAccess.hpp)
52 //
53 // - release         orders Store|Store,       (maps to lwsync)
54 //                           Load|Store
55 // - acquire         orders  Load|Store,       (maps to lwsync)
56 //                           Load|Load
57 // - fence           orders Store|Store,       (maps to sync)
58 //                           Load|Store,
59 //                           Load|Load,
60 //                          Store|Load
61 //
62 
63 #define inlasm_sync()     __asm__ __volatile__ (&quot;sync&quot;   : : : &quot;memory&quot;);
64 #define inlasm_lwsync()   __asm__ __volatile__ (&quot;lwsync&quot; : : : &quot;memory&quot;);
65 #define inlasm_eieio()    __asm__ __volatile__ (&quot;eieio&quot;  : : : &quot;memory&quot;);
66 #define inlasm_isync()    __asm__ __volatile__ (&quot;isync&quot;  : : : &quot;memory&quot;);




67 
68 inline void OrderAccess::loadload()   { inlasm_lwsync(); }
69 inline void OrderAccess::storestore() { inlasm_lwsync(); }
70 inline void OrderAccess::loadstore()  { inlasm_lwsync(); }
71 inline void OrderAccess::storeload()  { inlasm_sync();   }
72 
73 inline void OrderAccess::acquire()    { inlasm_lwsync(); }
74 inline void OrderAccess::release()    { inlasm_lwsync(); }
75 inline void OrderAccess::fence()      { inlasm_sync();   }
<span class="line-modified">76 inline void OrderAccess::cross_modify_fence()</span>
<span class="line-modified">77                                       { inlasm_isync();  }</span>





78 
79 #undef inlasm_sync
80 #undef inlasm_lwsync
81 #undef inlasm_eieio
82 #undef inlasm_isync
83 
84 #endif // OS_CPU_AIX_PPC_ORDERACCESS_AIX_PPC_HPP
</pre>
</td>
</tr>
</table>
<center><a href="atomic_aix_ppc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_aix_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>