-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_udiv438 : IN STD_LOGIC_VECTOR (10 downto 0);
    x_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_16_ce0 : OUT STD_LOGIC;
    x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_17_ce0 : OUT STD_LOGIC;
    x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_18_ce0 : OUT STD_LOGIC;
    x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_19_ce0 : OUT STD_LOGIC;
    x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_20_ce0 : OUT STD_LOGIC;
    x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_21_ce0 : OUT STD_LOGIC;
    x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_22_ce0 : OUT STD_LOGIC;
    x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_23_ce0 : OUT STD_LOGIC;
    x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_24_ce0 : OUT STD_LOGIC;
    x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_25_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_25_ce0 : OUT STD_LOGIC;
    x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_26_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_26_ce0 : OUT STD_LOGIC;
    x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_27_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_27_ce0 : OUT STD_LOGIC;
    x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_28_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_28_ce0 : OUT STD_LOGIC;
    x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_29_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_29_ce0 : OUT STD_LOGIC;
    x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_30_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_30_ce0 : OUT STD_LOGIC;
    x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_31_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_31_ce0 : OUT STD_LOGIC;
    x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    partial_max_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_23_out_ap_vld : OUT STD_LOGIC;
    partial_max_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_22_out_ap_vld : OUT STD_LOGIC;
    partial_max_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_21_out_ap_vld : OUT STD_LOGIC;
    partial_max_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_20_out_ap_vld : OUT STD_LOGIC;
    partial_max_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_19_out_ap_vld : OUT STD_LOGIC;
    partial_max_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_18_out_ap_vld : OUT STD_LOGIC;
    partial_max_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_17_out_ap_vld : OUT STD_LOGIC;
    partial_max_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_16_out_ap_vld : OUT STD_LOGIC;
    partial_max_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_15_out_ap_vld : OUT STD_LOGIC;
    partial_max_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_14_out_ap_vld : OUT STD_LOGIC;
    partial_max_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_13_out_ap_vld : OUT STD_LOGIC;
    partial_max_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_12_out_ap_vld : OUT STD_LOGIC;
    partial_max_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_11_out_ap_vld : OUT STD_LOGIC;
    partial_max_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_10_out_ap_vld : OUT STD_LOGIC;
    partial_max_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_9_out_ap_vld : OUT STD_LOGIC;
    partial_max_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_8_out_ap_vld : OUT STD_LOGIC;
    partial_max_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_7_out_ap_vld : OUT STD_LOGIC;
    partial_max_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_6_out_ap_vld : OUT STD_LOGIC;
    partial_max_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_5_out_ap_vld : OUT STD_LOGIC;
    partial_max_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_4_out_ap_vld : OUT STD_LOGIC;
    partial_max_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_3_out_ap_vld : OUT STD_LOGIC;
    partial_max_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_2_out_ap_vld : OUT STD_LOGIC;
    partial_max_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_1_out_ap_vld : OUT STD_LOGIC;
    partial_max_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    partial_max_out_ap_vld : OUT STD_LOGIC;
    grp_fmaxf_fu_1803_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1803_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1803_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1803_p_ready : IN STD_LOGIC;
    grp_fmaxf_fu_1809_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1809_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1809_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fmaxf_fu_1809_p_ready : IN STD_LOGIC;
    local_max_33_fmaxf_fu_4598_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_33_fmaxf_fu_4598_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_33_fmaxf_fu_4598_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_33_fmaxf_fu_4598_p_ready : IN STD_LOGIC;
    local_max_34_fmaxf_fu_4603_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_34_fmaxf_fu_4603_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_34_fmaxf_fu_4603_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_34_fmaxf_fu_4603_p_ready : IN STD_LOGIC;
    local_max_35_fmaxf_fu_4608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_35_fmaxf_fu_4608_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_35_fmaxf_fu_4608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_35_fmaxf_fu_4608_p_ready : IN STD_LOGIC;
    local_max_36_fmaxf_fu_4613_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_36_fmaxf_fu_4613_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_36_fmaxf_fu_4613_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_36_fmaxf_fu_4613_p_ready : IN STD_LOGIC;
    local_max_37_fmaxf_fu_4618_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_37_fmaxf_fu_4618_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_37_fmaxf_fu_4618_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_37_fmaxf_fu_4618_p_ready : IN STD_LOGIC;
    local_max_38_fmaxf_fu_4623_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_38_fmaxf_fu_4623_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_38_fmaxf_fu_4623_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_38_fmaxf_fu_4623_p_ready : IN STD_LOGIC;
    local_max_39_fmaxf_fu_4628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_39_fmaxf_fu_4628_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_39_fmaxf_fu_4628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_39_fmaxf_fu_4628_p_ready : IN STD_LOGIC;
    local_max_3_fmaxf_fu_4633_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_3_fmaxf_fu_4633_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_3_fmaxf_fu_4633_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_3_fmaxf_fu_4633_p_ready : IN STD_LOGIC;
    local_max_40_fmaxf_fu_4638_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_40_fmaxf_fu_4638_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_40_fmaxf_fu_4638_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_40_fmaxf_fu_4638_p_ready : IN STD_LOGIC;
    local_max_41_fmaxf_fu_4643_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_41_fmaxf_fu_4643_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_41_fmaxf_fu_4643_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_41_fmaxf_fu_4643_p_ready : IN STD_LOGIC;
    local_max_42_fmaxf_fu_4648_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_42_fmaxf_fu_4648_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_42_fmaxf_fu_4648_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_42_fmaxf_fu_4648_p_ready : IN STD_LOGIC;
    local_max_43_fmaxf_fu_4653_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_43_fmaxf_fu_4653_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_43_fmaxf_fu_4653_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_43_fmaxf_fu_4653_p_ready : IN STD_LOGIC;
    local_max_44_fmaxf_fu_4658_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_44_fmaxf_fu_4658_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_44_fmaxf_fu_4658_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_44_fmaxf_fu_4658_p_ready : IN STD_LOGIC;
    local_max_45_fmaxf_fu_4663_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_45_fmaxf_fu_4663_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_45_fmaxf_fu_4663_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_45_fmaxf_fu_4663_p_ready : IN STD_LOGIC;
    local_max_46_fmaxf_fu_4668_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_46_fmaxf_fu_4668_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_46_fmaxf_fu_4668_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_46_fmaxf_fu_4668_p_ready : IN STD_LOGIC;
    local_max_47_fmaxf_fu_4673_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_47_fmaxf_fu_4673_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_47_fmaxf_fu_4673_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_47_fmaxf_fu_4673_p_ready : IN STD_LOGIC;
    local_max_48_fmaxf_fu_4678_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_48_fmaxf_fu_4678_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_48_fmaxf_fu_4678_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_48_fmaxf_fu_4678_p_ready : IN STD_LOGIC;
    local_max_49_fmaxf_fu_4683_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_49_fmaxf_fu_4683_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_49_fmaxf_fu_4683_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_49_fmaxf_fu_4683_p_ready : IN STD_LOGIC;
    local_max_4_fmaxf_fu_4688_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_4_fmaxf_fu_4688_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_4_fmaxf_fu_4688_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_4_fmaxf_fu_4688_p_ready : IN STD_LOGIC;
    local_max_50_fmaxf_fu_4693_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_50_fmaxf_fu_4693_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_50_fmaxf_fu_4693_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_50_fmaxf_fu_4693_p_ready : IN STD_LOGIC;
    local_max_51_fmaxf_fu_4698_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_51_fmaxf_fu_4698_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_51_fmaxf_fu_4698_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_51_fmaxf_fu_4698_p_ready : IN STD_LOGIC;
    local_max_52_fmaxf_fu_4703_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_52_fmaxf_fu_4703_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_52_fmaxf_fu_4703_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_52_fmaxf_fu_4703_p_ready : IN STD_LOGIC;
    local_max_53_fmaxf_fu_4708_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_53_fmaxf_fu_4708_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_53_fmaxf_fu_4708_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_53_fmaxf_fu_4708_p_ready : IN STD_LOGIC;
    local_max_55_fmaxf_fu_4713_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_55_fmaxf_fu_4713_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_55_fmaxf_fu_4713_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_55_fmaxf_fu_4713_p_ready : IN STD_LOGIC;
    local_max_5_fmaxf_fu_4718_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_5_fmaxf_fu_4718_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_5_fmaxf_fu_4718_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_5_fmaxf_fu_4718_p_ready : IN STD_LOGIC;
    local_max_6_fmaxf_fu_4723_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_6_fmaxf_fu_4723_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_6_fmaxf_fu_4723_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_6_fmaxf_fu_4723_p_ready : IN STD_LOGIC;
    local_max_7_fmaxf_fu_4728_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_7_fmaxf_fu_4728_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_7_fmaxf_fu_4728_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_7_fmaxf_fu_4728_p_ready : IN STD_LOGIC;
    local_max_8_fmaxf_fu_4733_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_8_fmaxf_fu_4733_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_8_fmaxf_fu_4733_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_8_fmaxf_fu_4733_p_ready : IN STD_LOGIC;
    local_max_9_fmaxf_fu_4738_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_9_fmaxf_fu_4738_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    local_max_9_fmaxf_fu_4738_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    local_max_9_fmaxf_fu_4738_p_ready : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_FF7FFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111011111111111111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1222_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1222_reg_2127 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1222_reg_2127_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1252_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter13_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter14_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln_reg_2131_pp0_iter15_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal x_3_load_reg_2296 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_load_reg_2301 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_reg_2306 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_load_reg_2306_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_reg_2311 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_load_reg_2311_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_2316 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_2316_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_load_reg_2316_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_2321 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_2321_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_load_reg_2321_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2326_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2326_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_load_reg_2326_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2331 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2331_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2331_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_load_reg_2331_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2336 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2336_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2336_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2336_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_load_reg_2336_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2341 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2341_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2341_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2341_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_load_reg_2341_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2346 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2346_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2346_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2346_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2346_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_load_reg_2346_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2351 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2351_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2351_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2351_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2351_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_load_reg_2351_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2356 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2356_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2356_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2356_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2356_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2356_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_load_reg_2356_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_16_load_reg_2361 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_16_load_reg_2361_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_16_load_reg_2361_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_16_load_reg_2361_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_16_load_reg_2361_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_16_load_reg_2361_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_16_load_reg_2361_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_17_load_reg_2366_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_18_load_reg_2371_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_19_load_reg_2376_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_20_load_reg_2381_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_21_load_reg_2386_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_22_load_reg_2391_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_23_load_reg_2396_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_24_load_reg_2401_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_25_load_reg_2406_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_26_load_reg_2411_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_27_load_reg_2416_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_28_load_reg_2421_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_29_load_reg_2426_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_30_load_reg_2431_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_31_load_reg_2436_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_2_reg_2441 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_4_reg_2446 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_6_reg_2451 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_8_reg_2456 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_33_reg_2461 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_35_reg_2466 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_37_reg_2471 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_39_reg_2476 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_41_reg_2481 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_43_reg_2486 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_45_reg_2491 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_47_reg_2496 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_49_reg_2501 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_51_reg_2506 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_max_53_reg_2511 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln1231_1_fu_1272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_224 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1222_fu_1308_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal partial_max_fu_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_27_fu_1704_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_1_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_2_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_3_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_4_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_5_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_6_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_7_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_8_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_9_fu_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_10_fu_268 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_11_fu_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_12_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_13_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_14_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_15_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_16_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_17_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_18_fu_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_19_fu_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_20_fu_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_21_fu_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_22_fu_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal partial_max_23_fu_320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1231_fu_1262_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1231_fu_1266_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal dc_fu_1391_p26 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_fu_1444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_3_fu_1470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_V_fu_1482_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_exp_V_fu_1456_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln25_fu_1496_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_V_fu_1492_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_fp_sig_V_fu_1466_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln25_2_fu_1508_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_2_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_2_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1448_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_1562_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_9_fu_1572_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ymaggreater_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_1598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_3_fu_1606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_2_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_2_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_7_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_8_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_1582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_9_fu_1614_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln18_12_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_10_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_10_fu_1646_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln18_2_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_2_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_11_fu_1698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_11_fu_1678_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_2502 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fmaxf IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_245_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_245_32_1_1_U1400 : component activation_accelerator_mux_245_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => partial_max_fu_228,
        din1 => partial_max_1_fu_232,
        din2 => partial_max_2_fu_236,
        din3 => partial_max_3_fu_240,
        din4 => partial_max_4_fu_244,
        din5 => partial_max_5_fu_248,
        din6 => partial_max_6_fu_252,
        din7 => partial_max_7_fu_256,
        din8 => partial_max_8_fu_260,
        din9 => partial_max_9_fu_264,
        din10 => partial_max_10_fu_268,
        din11 => partial_max_11_fu_272,
        din12 => partial_max_12_fu_276,
        din13 => partial_max_13_fu_280,
        din14 => partial_max_14_fu_284,
        din15 => partial_max_15_fu_288,
        din16 => partial_max_16_fu_292,
        din17 => partial_max_17_fu_296,
        din18 => partial_max_18_fu_300,
        din19 => partial_max_19_fu_304,
        din20 => partial_max_20_fu_308,
        din21 => partial_max_21_fu_312,
        din22 => partial_max_22_fu_316,
        din23 => partial_max_23_fu_320,
        din24 => lshr_ln_reg_2131_pp0_iter15_reg,
        dout => dc_fu_1391_p26);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1222_fu_1246_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    idx_fu_224 <= add_ln1222_fu_1308_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_224 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    partial_max_10_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_10_fu_268 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_A))) then 
                    partial_max_10_fu_268 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_11_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_11_fu_272 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_B))) then 
                    partial_max_11_fu_272 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_12_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_12_fu_276 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_C))) then 
                    partial_max_12_fu_276 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_13_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_13_fu_280 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_D))) then 
                    partial_max_13_fu_280 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_14_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_14_fu_284 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_E))) then 
                    partial_max_14_fu_284 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_15_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_15_fu_288 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_F))) then 
                    partial_max_15_fu_288 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_16_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_16_fu_292 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_10))) then 
                    partial_max_16_fu_292 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_17_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_17_fu_296 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_11))) then 
                    partial_max_17_fu_296 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_18_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_18_fu_300 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_12))) then 
                    partial_max_18_fu_300 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_19_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_19_fu_304 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_13))) then 
                    partial_max_19_fu_304 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_1_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_1_fu_232 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_1))) then 
                    partial_max_1_fu_232 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_20_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_20_fu_308 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_14))) then 
                    partial_max_20_fu_308 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_21_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_21_fu_312 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_15))) then 
                    partial_max_21_fu_312 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_22_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_22_fu_316 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_16))) then 
                    partial_max_22_fu_316 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_23_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_23_fu_320 <= ap_const_lv32_FF7FFFFF;
                elsif ((ap_const_boolean_1 = ap_condition_2502)) then 
                    partial_max_23_fu_320 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_2_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_2_fu_236 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_2))) then 
                    partial_max_2_fu_236 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_3_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_3_fu_240 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_3))) then 
                    partial_max_3_fu_240 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_4_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_4_fu_244 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_4))) then 
                    partial_max_4_fu_244 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_5_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_5_fu_248 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_5))) then 
                    partial_max_5_fu_248 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_6_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_6_fu_252 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_6))) then 
                    partial_max_6_fu_252 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_7_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_7_fu_256 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_7))) then 
                    partial_max_7_fu_256 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_8_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_8_fu_260 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_8))) then 
                    partial_max_8_fu_260 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_9_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_9_fu_264 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_9))) then 
                    partial_max_9_fu_264 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;

    partial_max_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    partial_max_fu_228 <= ap_const_lv32_FF7FFFFF;
                elsif (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_0))) then 
                    partial_max_fu_228 <= partial_max_27_fu_1704_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln1222_reg_2127_pp0_iter10_reg <= icmp_ln1222_reg_2127_pp0_iter9_reg;
                icmp_ln1222_reg_2127_pp0_iter11_reg <= icmp_ln1222_reg_2127_pp0_iter10_reg;
                icmp_ln1222_reg_2127_pp0_iter12_reg <= icmp_ln1222_reg_2127_pp0_iter11_reg;
                icmp_ln1222_reg_2127_pp0_iter13_reg <= icmp_ln1222_reg_2127_pp0_iter12_reg;
                icmp_ln1222_reg_2127_pp0_iter14_reg <= icmp_ln1222_reg_2127_pp0_iter13_reg;
                icmp_ln1222_reg_2127_pp0_iter2_reg <= icmp_ln1222_reg_2127_pp0_iter1_reg;
                icmp_ln1222_reg_2127_pp0_iter3_reg <= icmp_ln1222_reg_2127_pp0_iter2_reg;
                icmp_ln1222_reg_2127_pp0_iter4_reg <= icmp_ln1222_reg_2127_pp0_iter3_reg;
                icmp_ln1222_reg_2127_pp0_iter5_reg <= icmp_ln1222_reg_2127_pp0_iter4_reg;
                icmp_ln1222_reg_2127_pp0_iter6_reg <= icmp_ln1222_reg_2127_pp0_iter5_reg;
                icmp_ln1222_reg_2127_pp0_iter7_reg <= icmp_ln1222_reg_2127_pp0_iter6_reg;
                icmp_ln1222_reg_2127_pp0_iter8_reg <= icmp_ln1222_reg_2127_pp0_iter7_reg;
                icmp_ln1222_reg_2127_pp0_iter9_reg <= icmp_ln1222_reg_2127_pp0_iter8_reg;
                local_max_33_reg_2461 <= local_max_33_fmaxf_fu_4598_p_dout0;
                local_max_35_reg_2466 <= local_max_35_fmaxf_fu_4608_p_dout0;
                local_max_37_reg_2471 <= local_max_37_fmaxf_fu_4618_p_dout0;
                local_max_39_reg_2476 <= local_max_39_fmaxf_fu_4628_p_dout0;
                local_max_41_reg_2481 <= local_max_41_fmaxf_fu_4643_p_dout0;
                local_max_43_reg_2486 <= local_max_43_fmaxf_fu_4653_p_dout0;
                local_max_45_reg_2491 <= local_max_45_fmaxf_fu_4663_p_dout0;
                local_max_47_reg_2496 <= local_max_47_fmaxf_fu_4673_p_dout0;
                local_max_49_reg_2501 <= local_max_49_fmaxf_fu_4683_p_dout0;
                local_max_4_reg_2446 <= local_max_4_fmaxf_fu_4688_p_dout0;
                local_max_51_reg_2506 <= local_max_51_fmaxf_fu_4698_p_dout0;
                local_max_53_reg_2511 <= local_max_53_fmaxf_fu_4708_p_dout0;
                local_max_6_reg_2451 <= local_max_6_fmaxf_fu_4723_p_dout0;
                local_max_8_reg_2456 <= local_max_8_fmaxf_fu_4733_p_dout0;
                lshr_ln_reg_2131_pp0_iter10_reg <= lshr_ln_reg_2131_pp0_iter9_reg;
                lshr_ln_reg_2131_pp0_iter11_reg <= lshr_ln_reg_2131_pp0_iter10_reg;
                lshr_ln_reg_2131_pp0_iter12_reg <= lshr_ln_reg_2131_pp0_iter11_reg;
                lshr_ln_reg_2131_pp0_iter13_reg <= lshr_ln_reg_2131_pp0_iter12_reg;
                lshr_ln_reg_2131_pp0_iter14_reg <= lshr_ln_reg_2131_pp0_iter13_reg;
                lshr_ln_reg_2131_pp0_iter15_reg <= lshr_ln_reg_2131_pp0_iter14_reg;
                lshr_ln_reg_2131_pp0_iter2_reg <= lshr_ln_reg_2131_pp0_iter1_reg;
                lshr_ln_reg_2131_pp0_iter3_reg <= lshr_ln_reg_2131_pp0_iter2_reg;
                lshr_ln_reg_2131_pp0_iter4_reg <= lshr_ln_reg_2131_pp0_iter3_reg;
                lshr_ln_reg_2131_pp0_iter5_reg <= lshr_ln_reg_2131_pp0_iter4_reg;
                lshr_ln_reg_2131_pp0_iter6_reg <= lshr_ln_reg_2131_pp0_iter5_reg;
                lshr_ln_reg_2131_pp0_iter7_reg <= lshr_ln_reg_2131_pp0_iter6_reg;
                lshr_ln_reg_2131_pp0_iter8_reg <= lshr_ln_reg_2131_pp0_iter7_reg;
                lshr_ln_reg_2131_pp0_iter9_reg <= lshr_ln_reg_2131_pp0_iter8_reg;
                x_10_load_reg_2331_pp0_iter2_reg <= x_10_load_reg_2331;
                x_10_load_reg_2331_pp0_iter3_reg <= x_10_load_reg_2331_pp0_iter2_reg;
                x_10_load_reg_2331_pp0_iter4_reg <= x_10_load_reg_2331_pp0_iter3_reg;
                x_11_load_reg_2336_pp0_iter2_reg <= x_11_load_reg_2336;
                x_11_load_reg_2336_pp0_iter3_reg <= x_11_load_reg_2336_pp0_iter2_reg;
                x_11_load_reg_2336_pp0_iter4_reg <= x_11_load_reg_2336_pp0_iter3_reg;
                x_11_load_reg_2336_pp0_iter5_reg <= x_11_load_reg_2336_pp0_iter4_reg;
                x_12_load_reg_2341_pp0_iter2_reg <= x_12_load_reg_2341;
                x_12_load_reg_2341_pp0_iter3_reg <= x_12_load_reg_2341_pp0_iter2_reg;
                x_12_load_reg_2341_pp0_iter4_reg <= x_12_load_reg_2341_pp0_iter3_reg;
                x_12_load_reg_2341_pp0_iter5_reg <= x_12_load_reg_2341_pp0_iter4_reg;
                x_13_load_reg_2346_pp0_iter2_reg <= x_13_load_reg_2346;
                x_13_load_reg_2346_pp0_iter3_reg <= x_13_load_reg_2346_pp0_iter2_reg;
                x_13_load_reg_2346_pp0_iter4_reg <= x_13_load_reg_2346_pp0_iter3_reg;
                x_13_load_reg_2346_pp0_iter5_reg <= x_13_load_reg_2346_pp0_iter4_reg;
                x_13_load_reg_2346_pp0_iter6_reg <= x_13_load_reg_2346_pp0_iter5_reg;
                x_14_load_reg_2351_pp0_iter2_reg <= x_14_load_reg_2351;
                x_14_load_reg_2351_pp0_iter3_reg <= x_14_load_reg_2351_pp0_iter2_reg;
                x_14_load_reg_2351_pp0_iter4_reg <= x_14_load_reg_2351_pp0_iter3_reg;
                x_14_load_reg_2351_pp0_iter5_reg <= x_14_load_reg_2351_pp0_iter4_reg;
                x_14_load_reg_2351_pp0_iter6_reg <= x_14_load_reg_2351_pp0_iter5_reg;
                x_15_load_reg_2356_pp0_iter2_reg <= x_15_load_reg_2356;
                x_15_load_reg_2356_pp0_iter3_reg <= x_15_load_reg_2356_pp0_iter2_reg;
                x_15_load_reg_2356_pp0_iter4_reg <= x_15_load_reg_2356_pp0_iter3_reg;
                x_15_load_reg_2356_pp0_iter5_reg <= x_15_load_reg_2356_pp0_iter4_reg;
                x_15_load_reg_2356_pp0_iter6_reg <= x_15_load_reg_2356_pp0_iter5_reg;
                x_15_load_reg_2356_pp0_iter7_reg <= x_15_load_reg_2356_pp0_iter6_reg;
                x_16_load_reg_2361_pp0_iter2_reg <= x_16_load_reg_2361;
                x_16_load_reg_2361_pp0_iter3_reg <= x_16_load_reg_2361_pp0_iter2_reg;
                x_16_load_reg_2361_pp0_iter4_reg <= x_16_load_reg_2361_pp0_iter3_reg;
                x_16_load_reg_2361_pp0_iter5_reg <= x_16_load_reg_2361_pp0_iter4_reg;
                x_16_load_reg_2361_pp0_iter6_reg <= x_16_load_reg_2361_pp0_iter5_reg;
                x_16_load_reg_2361_pp0_iter7_reg <= x_16_load_reg_2361_pp0_iter6_reg;
                x_17_load_reg_2366_pp0_iter2_reg <= x_17_load_reg_2366;
                x_17_load_reg_2366_pp0_iter3_reg <= x_17_load_reg_2366_pp0_iter2_reg;
                x_17_load_reg_2366_pp0_iter4_reg <= x_17_load_reg_2366_pp0_iter3_reg;
                x_17_load_reg_2366_pp0_iter5_reg <= x_17_load_reg_2366_pp0_iter4_reg;
                x_17_load_reg_2366_pp0_iter6_reg <= x_17_load_reg_2366_pp0_iter5_reg;
                x_17_load_reg_2366_pp0_iter7_reg <= x_17_load_reg_2366_pp0_iter6_reg;
                x_17_load_reg_2366_pp0_iter8_reg <= x_17_load_reg_2366_pp0_iter7_reg;
                x_18_load_reg_2371_pp0_iter2_reg <= x_18_load_reg_2371;
                x_18_load_reg_2371_pp0_iter3_reg <= x_18_load_reg_2371_pp0_iter2_reg;
                x_18_load_reg_2371_pp0_iter4_reg <= x_18_load_reg_2371_pp0_iter3_reg;
                x_18_load_reg_2371_pp0_iter5_reg <= x_18_load_reg_2371_pp0_iter4_reg;
                x_18_load_reg_2371_pp0_iter6_reg <= x_18_load_reg_2371_pp0_iter5_reg;
                x_18_load_reg_2371_pp0_iter7_reg <= x_18_load_reg_2371_pp0_iter6_reg;
                x_18_load_reg_2371_pp0_iter8_reg <= x_18_load_reg_2371_pp0_iter7_reg;
                x_19_load_reg_2376_pp0_iter2_reg <= x_19_load_reg_2376;
                x_19_load_reg_2376_pp0_iter3_reg <= x_19_load_reg_2376_pp0_iter2_reg;
                x_19_load_reg_2376_pp0_iter4_reg <= x_19_load_reg_2376_pp0_iter3_reg;
                x_19_load_reg_2376_pp0_iter5_reg <= x_19_load_reg_2376_pp0_iter4_reg;
                x_19_load_reg_2376_pp0_iter6_reg <= x_19_load_reg_2376_pp0_iter5_reg;
                x_19_load_reg_2376_pp0_iter7_reg <= x_19_load_reg_2376_pp0_iter6_reg;
                x_19_load_reg_2376_pp0_iter8_reg <= x_19_load_reg_2376_pp0_iter7_reg;
                x_19_load_reg_2376_pp0_iter9_reg <= x_19_load_reg_2376_pp0_iter8_reg;
                x_20_load_reg_2381_pp0_iter2_reg <= x_20_load_reg_2381;
                x_20_load_reg_2381_pp0_iter3_reg <= x_20_load_reg_2381_pp0_iter2_reg;
                x_20_load_reg_2381_pp0_iter4_reg <= x_20_load_reg_2381_pp0_iter3_reg;
                x_20_load_reg_2381_pp0_iter5_reg <= x_20_load_reg_2381_pp0_iter4_reg;
                x_20_load_reg_2381_pp0_iter6_reg <= x_20_load_reg_2381_pp0_iter5_reg;
                x_20_load_reg_2381_pp0_iter7_reg <= x_20_load_reg_2381_pp0_iter6_reg;
                x_20_load_reg_2381_pp0_iter8_reg <= x_20_load_reg_2381_pp0_iter7_reg;
                x_20_load_reg_2381_pp0_iter9_reg <= x_20_load_reg_2381_pp0_iter8_reg;
                x_21_load_reg_2386_pp0_iter10_reg <= x_21_load_reg_2386_pp0_iter9_reg;
                x_21_load_reg_2386_pp0_iter2_reg <= x_21_load_reg_2386;
                x_21_load_reg_2386_pp0_iter3_reg <= x_21_load_reg_2386_pp0_iter2_reg;
                x_21_load_reg_2386_pp0_iter4_reg <= x_21_load_reg_2386_pp0_iter3_reg;
                x_21_load_reg_2386_pp0_iter5_reg <= x_21_load_reg_2386_pp0_iter4_reg;
                x_21_load_reg_2386_pp0_iter6_reg <= x_21_load_reg_2386_pp0_iter5_reg;
                x_21_load_reg_2386_pp0_iter7_reg <= x_21_load_reg_2386_pp0_iter6_reg;
                x_21_load_reg_2386_pp0_iter8_reg <= x_21_load_reg_2386_pp0_iter7_reg;
                x_21_load_reg_2386_pp0_iter9_reg <= x_21_load_reg_2386_pp0_iter8_reg;
                x_22_load_reg_2391_pp0_iter10_reg <= x_22_load_reg_2391_pp0_iter9_reg;
                x_22_load_reg_2391_pp0_iter2_reg <= x_22_load_reg_2391;
                x_22_load_reg_2391_pp0_iter3_reg <= x_22_load_reg_2391_pp0_iter2_reg;
                x_22_load_reg_2391_pp0_iter4_reg <= x_22_load_reg_2391_pp0_iter3_reg;
                x_22_load_reg_2391_pp0_iter5_reg <= x_22_load_reg_2391_pp0_iter4_reg;
                x_22_load_reg_2391_pp0_iter6_reg <= x_22_load_reg_2391_pp0_iter5_reg;
                x_22_load_reg_2391_pp0_iter7_reg <= x_22_load_reg_2391_pp0_iter6_reg;
                x_22_load_reg_2391_pp0_iter8_reg <= x_22_load_reg_2391_pp0_iter7_reg;
                x_22_load_reg_2391_pp0_iter9_reg <= x_22_load_reg_2391_pp0_iter8_reg;
                x_23_load_reg_2396_pp0_iter10_reg <= x_23_load_reg_2396_pp0_iter9_reg;
                x_23_load_reg_2396_pp0_iter11_reg <= x_23_load_reg_2396_pp0_iter10_reg;
                x_23_load_reg_2396_pp0_iter2_reg <= x_23_load_reg_2396;
                x_23_load_reg_2396_pp0_iter3_reg <= x_23_load_reg_2396_pp0_iter2_reg;
                x_23_load_reg_2396_pp0_iter4_reg <= x_23_load_reg_2396_pp0_iter3_reg;
                x_23_load_reg_2396_pp0_iter5_reg <= x_23_load_reg_2396_pp0_iter4_reg;
                x_23_load_reg_2396_pp0_iter6_reg <= x_23_load_reg_2396_pp0_iter5_reg;
                x_23_load_reg_2396_pp0_iter7_reg <= x_23_load_reg_2396_pp0_iter6_reg;
                x_23_load_reg_2396_pp0_iter8_reg <= x_23_load_reg_2396_pp0_iter7_reg;
                x_23_load_reg_2396_pp0_iter9_reg <= x_23_load_reg_2396_pp0_iter8_reg;
                x_24_load_reg_2401_pp0_iter10_reg <= x_24_load_reg_2401_pp0_iter9_reg;
                x_24_load_reg_2401_pp0_iter11_reg <= x_24_load_reg_2401_pp0_iter10_reg;
                x_24_load_reg_2401_pp0_iter2_reg <= x_24_load_reg_2401;
                x_24_load_reg_2401_pp0_iter3_reg <= x_24_load_reg_2401_pp0_iter2_reg;
                x_24_load_reg_2401_pp0_iter4_reg <= x_24_load_reg_2401_pp0_iter3_reg;
                x_24_load_reg_2401_pp0_iter5_reg <= x_24_load_reg_2401_pp0_iter4_reg;
                x_24_load_reg_2401_pp0_iter6_reg <= x_24_load_reg_2401_pp0_iter5_reg;
                x_24_load_reg_2401_pp0_iter7_reg <= x_24_load_reg_2401_pp0_iter6_reg;
                x_24_load_reg_2401_pp0_iter8_reg <= x_24_load_reg_2401_pp0_iter7_reg;
                x_24_load_reg_2401_pp0_iter9_reg <= x_24_load_reg_2401_pp0_iter8_reg;
                x_25_load_reg_2406_pp0_iter10_reg <= x_25_load_reg_2406_pp0_iter9_reg;
                x_25_load_reg_2406_pp0_iter11_reg <= x_25_load_reg_2406_pp0_iter10_reg;
                x_25_load_reg_2406_pp0_iter12_reg <= x_25_load_reg_2406_pp0_iter11_reg;
                x_25_load_reg_2406_pp0_iter2_reg <= x_25_load_reg_2406;
                x_25_load_reg_2406_pp0_iter3_reg <= x_25_load_reg_2406_pp0_iter2_reg;
                x_25_load_reg_2406_pp0_iter4_reg <= x_25_load_reg_2406_pp0_iter3_reg;
                x_25_load_reg_2406_pp0_iter5_reg <= x_25_load_reg_2406_pp0_iter4_reg;
                x_25_load_reg_2406_pp0_iter6_reg <= x_25_load_reg_2406_pp0_iter5_reg;
                x_25_load_reg_2406_pp0_iter7_reg <= x_25_load_reg_2406_pp0_iter6_reg;
                x_25_load_reg_2406_pp0_iter8_reg <= x_25_load_reg_2406_pp0_iter7_reg;
                x_25_load_reg_2406_pp0_iter9_reg <= x_25_load_reg_2406_pp0_iter8_reg;
                x_26_load_reg_2411_pp0_iter10_reg <= x_26_load_reg_2411_pp0_iter9_reg;
                x_26_load_reg_2411_pp0_iter11_reg <= x_26_load_reg_2411_pp0_iter10_reg;
                x_26_load_reg_2411_pp0_iter12_reg <= x_26_load_reg_2411_pp0_iter11_reg;
                x_26_load_reg_2411_pp0_iter2_reg <= x_26_load_reg_2411;
                x_26_load_reg_2411_pp0_iter3_reg <= x_26_load_reg_2411_pp0_iter2_reg;
                x_26_load_reg_2411_pp0_iter4_reg <= x_26_load_reg_2411_pp0_iter3_reg;
                x_26_load_reg_2411_pp0_iter5_reg <= x_26_load_reg_2411_pp0_iter4_reg;
                x_26_load_reg_2411_pp0_iter6_reg <= x_26_load_reg_2411_pp0_iter5_reg;
                x_26_load_reg_2411_pp0_iter7_reg <= x_26_load_reg_2411_pp0_iter6_reg;
                x_26_load_reg_2411_pp0_iter8_reg <= x_26_load_reg_2411_pp0_iter7_reg;
                x_26_load_reg_2411_pp0_iter9_reg <= x_26_load_reg_2411_pp0_iter8_reg;
                x_27_load_reg_2416_pp0_iter10_reg <= x_27_load_reg_2416_pp0_iter9_reg;
                x_27_load_reg_2416_pp0_iter11_reg <= x_27_load_reg_2416_pp0_iter10_reg;
                x_27_load_reg_2416_pp0_iter12_reg <= x_27_load_reg_2416_pp0_iter11_reg;
                x_27_load_reg_2416_pp0_iter13_reg <= x_27_load_reg_2416_pp0_iter12_reg;
                x_27_load_reg_2416_pp0_iter2_reg <= x_27_load_reg_2416;
                x_27_load_reg_2416_pp0_iter3_reg <= x_27_load_reg_2416_pp0_iter2_reg;
                x_27_load_reg_2416_pp0_iter4_reg <= x_27_load_reg_2416_pp0_iter3_reg;
                x_27_load_reg_2416_pp0_iter5_reg <= x_27_load_reg_2416_pp0_iter4_reg;
                x_27_load_reg_2416_pp0_iter6_reg <= x_27_load_reg_2416_pp0_iter5_reg;
                x_27_load_reg_2416_pp0_iter7_reg <= x_27_load_reg_2416_pp0_iter6_reg;
                x_27_load_reg_2416_pp0_iter8_reg <= x_27_load_reg_2416_pp0_iter7_reg;
                x_27_load_reg_2416_pp0_iter9_reg <= x_27_load_reg_2416_pp0_iter8_reg;
                x_28_load_reg_2421_pp0_iter10_reg <= x_28_load_reg_2421_pp0_iter9_reg;
                x_28_load_reg_2421_pp0_iter11_reg <= x_28_load_reg_2421_pp0_iter10_reg;
                x_28_load_reg_2421_pp0_iter12_reg <= x_28_load_reg_2421_pp0_iter11_reg;
                x_28_load_reg_2421_pp0_iter13_reg <= x_28_load_reg_2421_pp0_iter12_reg;
                x_28_load_reg_2421_pp0_iter2_reg <= x_28_load_reg_2421;
                x_28_load_reg_2421_pp0_iter3_reg <= x_28_load_reg_2421_pp0_iter2_reg;
                x_28_load_reg_2421_pp0_iter4_reg <= x_28_load_reg_2421_pp0_iter3_reg;
                x_28_load_reg_2421_pp0_iter5_reg <= x_28_load_reg_2421_pp0_iter4_reg;
                x_28_load_reg_2421_pp0_iter6_reg <= x_28_load_reg_2421_pp0_iter5_reg;
                x_28_load_reg_2421_pp0_iter7_reg <= x_28_load_reg_2421_pp0_iter6_reg;
                x_28_load_reg_2421_pp0_iter8_reg <= x_28_load_reg_2421_pp0_iter7_reg;
                x_28_load_reg_2421_pp0_iter9_reg <= x_28_load_reg_2421_pp0_iter8_reg;
                x_29_load_reg_2426_pp0_iter10_reg <= x_29_load_reg_2426_pp0_iter9_reg;
                x_29_load_reg_2426_pp0_iter11_reg <= x_29_load_reg_2426_pp0_iter10_reg;
                x_29_load_reg_2426_pp0_iter12_reg <= x_29_load_reg_2426_pp0_iter11_reg;
                x_29_load_reg_2426_pp0_iter13_reg <= x_29_load_reg_2426_pp0_iter12_reg;
                x_29_load_reg_2426_pp0_iter14_reg <= x_29_load_reg_2426_pp0_iter13_reg;
                x_29_load_reg_2426_pp0_iter2_reg <= x_29_load_reg_2426;
                x_29_load_reg_2426_pp0_iter3_reg <= x_29_load_reg_2426_pp0_iter2_reg;
                x_29_load_reg_2426_pp0_iter4_reg <= x_29_load_reg_2426_pp0_iter3_reg;
                x_29_load_reg_2426_pp0_iter5_reg <= x_29_load_reg_2426_pp0_iter4_reg;
                x_29_load_reg_2426_pp0_iter6_reg <= x_29_load_reg_2426_pp0_iter5_reg;
                x_29_load_reg_2426_pp0_iter7_reg <= x_29_load_reg_2426_pp0_iter6_reg;
                x_29_load_reg_2426_pp0_iter8_reg <= x_29_load_reg_2426_pp0_iter7_reg;
                x_29_load_reg_2426_pp0_iter9_reg <= x_29_load_reg_2426_pp0_iter8_reg;
                x_30_load_reg_2431_pp0_iter10_reg <= x_30_load_reg_2431_pp0_iter9_reg;
                x_30_load_reg_2431_pp0_iter11_reg <= x_30_load_reg_2431_pp0_iter10_reg;
                x_30_load_reg_2431_pp0_iter12_reg <= x_30_load_reg_2431_pp0_iter11_reg;
                x_30_load_reg_2431_pp0_iter13_reg <= x_30_load_reg_2431_pp0_iter12_reg;
                x_30_load_reg_2431_pp0_iter14_reg <= x_30_load_reg_2431_pp0_iter13_reg;
                x_30_load_reg_2431_pp0_iter2_reg <= x_30_load_reg_2431;
                x_30_load_reg_2431_pp0_iter3_reg <= x_30_load_reg_2431_pp0_iter2_reg;
                x_30_load_reg_2431_pp0_iter4_reg <= x_30_load_reg_2431_pp0_iter3_reg;
                x_30_load_reg_2431_pp0_iter5_reg <= x_30_load_reg_2431_pp0_iter4_reg;
                x_30_load_reg_2431_pp0_iter6_reg <= x_30_load_reg_2431_pp0_iter5_reg;
                x_30_load_reg_2431_pp0_iter7_reg <= x_30_load_reg_2431_pp0_iter6_reg;
                x_30_load_reg_2431_pp0_iter8_reg <= x_30_load_reg_2431_pp0_iter7_reg;
                x_30_load_reg_2431_pp0_iter9_reg <= x_30_load_reg_2431_pp0_iter8_reg;
                x_31_load_reg_2436_pp0_iter10_reg <= x_31_load_reg_2436_pp0_iter9_reg;
                x_31_load_reg_2436_pp0_iter11_reg <= x_31_load_reg_2436_pp0_iter10_reg;
                x_31_load_reg_2436_pp0_iter12_reg <= x_31_load_reg_2436_pp0_iter11_reg;
                x_31_load_reg_2436_pp0_iter13_reg <= x_31_load_reg_2436_pp0_iter12_reg;
                x_31_load_reg_2436_pp0_iter14_reg <= x_31_load_reg_2436_pp0_iter13_reg;
                x_31_load_reg_2436_pp0_iter15_reg <= x_31_load_reg_2436_pp0_iter14_reg;
                x_31_load_reg_2436_pp0_iter2_reg <= x_31_load_reg_2436;
                x_31_load_reg_2436_pp0_iter3_reg <= x_31_load_reg_2436_pp0_iter2_reg;
                x_31_load_reg_2436_pp0_iter4_reg <= x_31_load_reg_2436_pp0_iter3_reg;
                x_31_load_reg_2436_pp0_iter5_reg <= x_31_load_reg_2436_pp0_iter4_reg;
                x_31_load_reg_2436_pp0_iter6_reg <= x_31_load_reg_2436_pp0_iter5_reg;
                x_31_load_reg_2436_pp0_iter7_reg <= x_31_load_reg_2436_pp0_iter6_reg;
                x_31_load_reg_2436_pp0_iter8_reg <= x_31_load_reg_2436_pp0_iter7_reg;
                x_31_load_reg_2436_pp0_iter9_reg <= x_31_load_reg_2436_pp0_iter8_reg;
                x_5_load_reg_2306_pp0_iter2_reg <= x_5_load_reg_2306;
                x_6_load_reg_2311_pp0_iter2_reg <= x_6_load_reg_2311;
                x_7_load_reg_2316_pp0_iter2_reg <= x_7_load_reg_2316;
                x_7_load_reg_2316_pp0_iter3_reg <= x_7_load_reg_2316_pp0_iter2_reg;
                x_8_load_reg_2321_pp0_iter2_reg <= x_8_load_reg_2321;
                x_8_load_reg_2321_pp0_iter3_reg <= x_8_load_reg_2321_pp0_iter2_reg;
                x_9_load_reg_2326_pp0_iter2_reg <= x_9_load_reg_2326;
                x_9_load_reg_2326_pp0_iter3_reg <= x_9_load_reg_2326_pp0_iter2_reg;
                x_9_load_reg_2326_pp0_iter4_reg <= x_9_load_reg_2326_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln1222_reg_2127 <= icmp_ln1222_fu_1246_p2;
                icmp_ln1222_reg_2127_pp0_iter1_reg <= icmp_ln1222_reg_2127;
                local_max_2_reg_2441 <= grp_fmaxf_fu_1809_p_dout0;
                lshr_ln_reg_2131_pp0_iter1_reg <= lshr_ln_reg_2131;
                x_10_load_reg_2331 <= x_10_q0;
                x_11_load_reg_2336 <= x_11_q0;
                x_12_load_reg_2341 <= x_12_q0;
                x_13_load_reg_2346 <= x_13_q0;
                x_14_load_reg_2351 <= x_14_q0;
                x_15_load_reg_2356 <= x_15_q0;
                x_16_load_reg_2361 <= x_16_q0;
                x_17_load_reg_2366 <= x_17_q0;
                x_18_load_reg_2371 <= x_18_q0;
                x_19_load_reg_2376 <= x_19_q0;
                x_20_load_reg_2381 <= x_20_q0;
                x_21_load_reg_2386 <= x_21_q0;
                x_22_load_reg_2391 <= x_22_q0;
                x_23_load_reg_2396 <= x_23_q0;
                x_24_load_reg_2401 <= x_24_q0;
                x_25_load_reg_2406 <= x_25_q0;
                x_26_load_reg_2411 <= x_26_q0;
                x_27_load_reg_2416 <= x_27_q0;
                x_28_load_reg_2421 <= x_28_q0;
                x_29_load_reg_2426 <= x_29_q0;
                x_30_load_reg_2431 <= x_30_q0;
                x_31_load_reg_2436 <= x_31_q0;
                x_3_load_reg_2296 <= x_3_q0;
                x_4_load_reg_2301 <= x_4_q0;
                x_5_load_reg_2306 <= x_5_q0;
                x_6_load_reg_2311 <= x_6_q0;
                x_7_load_reg_2316 <= x_7_q0;
                x_8_load_reg_2321 <= x_8_q0;
                x_9_load_reg_2326 <= x_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1222_fu_1246_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln_reg_2131 <= ap_sig_allocacmp_i(9 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1222_fu_1308_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_20));
    add_ln1231_fu_1266_p2 <= std_logic_vector(unsigned(zext_ln1231_fu_1262_p1) + unsigned(p_udiv438));
    and_ln18_10_fu_1666_p2 <= (xor_ln18_fu_1660_p2 and and_ln18_fu_1544_p2);
    and_ln18_11_fu_1698_p2 <= (xor_ln18_2_fu_1692_p2 and and_ln18_2_fu_1556_p2);
    and_ln18_12_fu_1654_p2 <= (icmp_ln1023_2_fu_1550_p2 and icmp_ln1019_2_fu_1532_p2);
    and_ln18_2_fu_1556_p2 <= (icmp_ln1023_2_fu_1550_p2 and icmp_ln1019_2_fu_1532_p2);
    and_ln18_7_fu_1634_p2 <= (and_ln18_fu_1544_p2 and and_ln18_2_fu_1556_p2);
    and_ln18_8_fu_1640_p2 <= (xor_ln25_fu_1628_p2 and and_ln18_7_fu_1634_p2);
    and_ln18_fu_1544_p2 <= (icmp_ln1023_fu_1538_p2 and icmp_ln1019_fu_1526_p2);
    and_ln25_2_fu_1622_p2 <= (icmp_ln25_fu_1502_p2 and icmp_ln25_2_fu_1514_p2);
    and_ln25_fu_1520_p2 <= (icmp_ln25_fu_1502_p2 and icmp_ln25_2_fu_1514_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2502_assign_proc : process(ap_enable_reg_pp0_iter16, lshr_ln_reg_2131_pp0_iter15_reg)
    begin
                ap_condition_2502 <= ((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_17) or ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_18) or ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_19) or ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_1A) or ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_1B) or ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_1C) or ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_1D) or ((lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_1E) or (lshr_ln_reg_2131_pp0_iter15_reg = ap_const_lv5_1F))))))))));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1222_fu_1246_p2)
    begin
        if (((icmp_ln1222_fu_1246_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, idx_fu_224, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= idx_fu_224;
        end if; 
    end process;

    data_V_3_fu_1470_p1 <= local_max_55_fmaxf_fu_4713_p_dout0;
    data_V_fu_1444_p1 <= dc_fu_1391_p26;
    grp_fmaxf_fu_1803_p_din1 <= x_0_q0;
    grp_fmaxf_fu_1803_p_din2 <= x_1_q0;
    grp_fmaxf_fu_1809_p_din1 <= grp_fmaxf_fu_1803_p_dout0;
    grp_fmaxf_fu_1809_p_din2 <= x_2_q0;
    icmp_ln1019_2_fu_1532_p2 <= "1" when (y_fp_exp_V_fu_1482_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1019_fu_1526_p2 <= "1" when (x_fp_exp_V_fu_1456_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1023_2_fu_1550_p2 <= "0" when (y_fp_sig_V_fu_1492_p1 = ap_const_lv23_0) else "1";
    icmp_ln1023_fu_1538_p2 <= "0" when (x_fp_sig_V_fu_1466_p1 = ap_const_lv23_0) else "1";
    icmp_ln1222_fu_1246_p2 <= "1" when (unsigned(ap_sig_allocacmp_i) < unsigned(ap_const_lv10_300)) else "0";
    icmp_ln25_2_fu_1514_p2 <= "1" when (or_ln25_2_fu_1508_p2 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_1502_p2 <= "1" when (or_ln25_fu_1496_p2 = ap_const_lv8_0) else "0";
    local_max_33_fmaxf_fu_4598_p_din1 <= local_max_9_fmaxf_fu_4738_p_dout0;
    local_max_33_fmaxf_fu_4598_p_din2 <= x_10_load_reg_2331_pp0_iter4_reg;
    local_max_34_fmaxf_fu_4603_p_din1 <= local_max_33_reg_2461;
    local_max_34_fmaxf_fu_4603_p_din2 <= x_11_load_reg_2336_pp0_iter5_reg;
    local_max_35_fmaxf_fu_4608_p_din1 <= local_max_34_fmaxf_fu_4603_p_dout0;
    local_max_35_fmaxf_fu_4608_p_din2 <= x_12_load_reg_2341_pp0_iter5_reg;
    local_max_36_fmaxf_fu_4613_p_din1 <= local_max_35_reg_2466;
    local_max_36_fmaxf_fu_4613_p_din2 <= x_13_load_reg_2346_pp0_iter6_reg;
    local_max_37_fmaxf_fu_4618_p_din1 <= local_max_36_fmaxf_fu_4613_p_dout0;
    local_max_37_fmaxf_fu_4618_p_din2 <= x_14_load_reg_2351_pp0_iter6_reg;
    local_max_38_fmaxf_fu_4623_p_din1 <= local_max_37_reg_2471;
    local_max_38_fmaxf_fu_4623_p_din2 <= x_15_load_reg_2356_pp0_iter7_reg;
    local_max_39_fmaxf_fu_4628_p_din1 <= local_max_38_fmaxf_fu_4623_p_dout0;
    local_max_39_fmaxf_fu_4628_p_din2 <= x_16_load_reg_2361_pp0_iter7_reg;
    local_max_3_fmaxf_fu_4633_p_din1 <= local_max_2_reg_2441;
    local_max_3_fmaxf_fu_4633_p_din2 <= x_3_load_reg_2296;
    local_max_40_fmaxf_fu_4638_p_din1 <= local_max_39_reg_2476;
    local_max_40_fmaxf_fu_4638_p_din2 <= x_17_load_reg_2366_pp0_iter8_reg;
    local_max_41_fmaxf_fu_4643_p_din1 <= local_max_40_fmaxf_fu_4638_p_dout0;
    local_max_41_fmaxf_fu_4643_p_din2 <= x_18_load_reg_2371_pp0_iter8_reg;
    local_max_42_fmaxf_fu_4648_p_din1 <= local_max_41_reg_2481;
    local_max_42_fmaxf_fu_4648_p_din2 <= x_19_load_reg_2376_pp0_iter9_reg;
    local_max_43_fmaxf_fu_4653_p_din1 <= local_max_42_fmaxf_fu_4648_p_dout0;
    local_max_43_fmaxf_fu_4653_p_din2 <= x_20_load_reg_2381_pp0_iter9_reg;
    local_max_44_fmaxf_fu_4658_p_din1 <= local_max_43_reg_2486;
    local_max_44_fmaxf_fu_4658_p_din2 <= x_21_load_reg_2386_pp0_iter10_reg;
    local_max_45_fmaxf_fu_4663_p_din1 <= local_max_44_fmaxf_fu_4658_p_dout0;
    local_max_45_fmaxf_fu_4663_p_din2 <= x_22_load_reg_2391_pp0_iter10_reg;
    local_max_46_fmaxf_fu_4668_p_din1 <= local_max_45_reg_2491;
    local_max_46_fmaxf_fu_4668_p_din2 <= x_23_load_reg_2396_pp0_iter11_reg;
    local_max_47_fmaxf_fu_4673_p_din1 <= local_max_46_fmaxf_fu_4668_p_dout0;
    local_max_47_fmaxf_fu_4673_p_din2 <= x_24_load_reg_2401_pp0_iter11_reg;
    local_max_48_fmaxf_fu_4678_p_din1 <= local_max_47_reg_2496;
    local_max_48_fmaxf_fu_4678_p_din2 <= x_25_load_reg_2406_pp0_iter12_reg;
    local_max_49_fmaxf_fu_4683_p_din1 <= local_max_48_fmaxf_fu_4678_p_dout0;
    local_max_49_fmaxf_fu_4683_p_din2 <= x_26_load_reg_2411_pp0_iter12_reg;
    local_max_4_fmaxf_fu_4688_p_din1 <= local_max_3_fmaxf_fu_4633_p_dout0;
    local_max_4_fmaxf_fu_4688_p_din2 <= x_4_load_reg_2301;
    local_max_50_fmaxf_fu_4693_p_din1 <= local_max_49_reg_2501;
    local_max_50_fmaxf_fu_4693_p_din2 <= x_27_load_reg_2416_pp0_iter13_reg;
    local_max_51_fmaxf_fu_4698_p_din1 <= local_max_50_fmaxf_fu_4693_p_dout0;
    local_max_51_fmaxf_fu_4698_p_din2 <= x_28_load_reg_2421_pp0_iter13_reg;
    local_max_52_fmaxf_fu_4703_p_din1 <= local_max_51_reg_2506;
    local_max_52_fmaxf_fu_4703_p_din2 <= x_29_load_reg_2426_pp0_iter14_reg;
    local_max_53_fmaxf_fu_4708_p_din1 <= local_max_52_fmaxf_fu_4703_p_dout0;
    local_max_53_fmaxf_fu_4708_p_din2 <= x_30_load_reg_2431_pp0_iter14_reg;
    local_max_55_fmaxf_fu_4713_p_din1 <= local_max_53_reg_2511;
    local_max_55_fmaxf_fu_4713_p_din2 <= x_31_load_reg_2436_pp0_iter15_reg;
    local_max_5_fmaxf_fu_4718_p_din1 <= local_max_4_reg_2446;
    local_max_5_fmaxf_fu_4718_p_din2 <= x_5_load_reg_2306_pp0_iter2_reg;
    local_max_6_fmaxf_fu_4723_p_din1 <= local_max_5_fmaxf_fu_4718_p_dout0;
    local_max_6_fmaxf_fu_4723_p_din2 <= x_6_load_reg_2311_pp0_iter2_reg;
    local_max_7_fmaxf_fu_4728_p_din1 <= local_max_6_reg_2451;
    local_max_7_fmaxf_fu_4728_p_din2 <= x_7_load_reg_2316_pp0_iter3_reg;
    local_max_8_fmaxf_fu_4733_p_din1 <= local_max_7_fmaxf_fu_4728_p_dout0;
    local_max_8_fmaxf_fu_4733_p_din2 <= x_8_load_reg_2321_pp0_iter3_reg;
    local_max_9_fmaxf_fu_4738_p_din1 <= local_max_8_reg_2456;
    local_max_9_fmaxf_fu_4738_p_din2 <= x_9_load_reg_2326_pp0_iter4_reg;
    lshr_ln_fu_1252_p4 <= ap_sig_allocacmp_i(9 downto 5);
    or_ln18_2_fu_1686_p2 <= (and_ln25_fu_1520_p2 or and_ln18_fu_1544_p2);
    or_ln18_fu_1672_p2 <= (and_ln25_fu_1520_p2 or and_ln18_10_fu_1666_p2);
    or_ln25_2_fu_1508_p2 <= (y_fp_sig_V_fu_1492_p1 or x_fp_sig_V_fu_1466_p1);
    or_ln25_fu_1496_p2 <= (y_fp_exp_V_fu_1482_p4 or x_fp_exp_V_fu_1456_p4);
    p_Result_7_fu_1474_p3 <= data_V_3_fu_1470_p1(31 downto 31);
    
    p_Result_8_fu_1562_p4_proc : process(x_fp_sig_V_fu_1466_p1)
    begin
        p_Result_8_fu_1562_p4 <= x_fp_sig_V_fu_1466_p1;
        p_Result_8_fu_1562_p4(22) <= ap_const_lv1_1(0);
    end process;

    p_Result_9_fu_1572_p4 <= ((p_Result_s_fu_1448_p3 & ap_const_lv8_FF) & p_Result_8_fu_1562_p4);
    p_Result_s_fu_1448_p3 <= data_V_fu_1444_p1(31 downto 31);
    partial_max_10_out <= partial_max_10_fu_268;

    partial_max_10_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_10_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_11_out <= partial_max_11_fu_272;

    partial_max_11_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_11_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_12_out <= partial_max_12_fu_276;

    partial_max_12_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_12_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_13_out <= partial_max_13_fu_280;

    partial_max_13_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_13_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_14_out <= partial_max_14_fu_284;

    partial_max_14_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_14_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_15_out <= partial_max_15_fu_288;

    partial_max_15_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_15_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_16_out <= partial_max_16_fu_292;

    partial_max_16_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_16_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_17_out <= partial_max_17_fu_296;

    partial_max_17_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_17_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_18_out <= partial_max_18_fu_300;

    partial_max_18_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_18_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_19_out <= partial_max_19_fu_304;

    partial_max_19_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_19_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_1_out <= partial_max_1_fu_232;

    partial_max_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_1_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_20_out <= partial_max_20_fu_308;

    partial_max_20_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_20_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_21_out <= partial_max_21_fu_312;

    partial_max_21_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_21_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_22_out <= partial_max_22_fu_316;

    partial_max_22_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_22_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_23_out <= partial_max_23_fu_320;

    partial_max_23_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_23_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_27_fu_1704_p3 <= 
        dc_fu_1391_p26 when (and_ln18_11_fu_1698_p2(0) = '1') else 
        res_11_fu_1678_p3;
    partial_max_2_out <= partial_max_2_fu_236;

    partial_max_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_2_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_3_out <= partial_max_3_fu_240;

    partial_max_3_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_3_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_4_out <= partial_max_4_fu_244;

    partial_max_4_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_4_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_5_out <= partial_max_5_fu_248;

    partial_max_5_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_5_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_6_out <= partial_max_6_fu_252;

    partial_max_6_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_6_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_7_out <= partial_max_7_fu_256;

    partial_max_7_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_7_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_8_out <= partial_max_8_fu_260;

    partial_max_8_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_8_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_9_out <= partial_max_9_fu_264;

    partial_max_9_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_9_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    partial_max_out <= partial_max_fu_228;

    partial_max_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1222_reg_2127_pp0_iter14_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1222_reg_2127_pp0_iter14_reg = ap_const_lv1_0))) then 
            partial_max_out_ap_vld <= ap_const_logic_1;
        else 
            partial_max_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_10_fu_1646_p3 <= 
        res_fu_1582_p1 when (and_ln18_8_fu_1640_p2(0) = '1') else 
        res_9_fu_1614_p3;
    res_11_fu_1678_p3 <= 
        local_max_55_fmaxf_fu_4713_p_dout0 when (or_ln18_fu_1672_p2(0) = '1') else 
        res_10_fu_1646_p3;
    res_9_fu_1614_p3 <= 
        local_max_55_fmaxf_fu_4713_p_dout0 when (ymaggreater_3_fu_1606_p3(0) = '1') else 
        dc_fu_1391_p26;
    res_fu_1582_p1 <= p_Result_9_fu_1572_p4;
    select_ln39_fu_1598_p3 <= 
        xor_ln39_fu_1592_p2 when (p_Result_s_fu_1448_p3(0) = '1') else 
        ymaggreater_fu_1586_p2;
    x_0_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_16_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_16_ce0 <= ap_const_logic_1;
        else 
            x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_17_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_17_ce0 <= ap_const_logic_1;
        else 
            x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_18_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_18_ce0 <= ap_const_logic_1;
        else 
            x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_19_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_19_ce0 <= ap_const_logic_1;
        else 
            x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_20_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_20_ce0 <= ap_const_logic_1;
        else 
            x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_21_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_21_ce0 <= ap_const_logic_1;
        else 
            x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_22_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_22_ce0 <= ap_const_logic_1;
        else 
            x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_23_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_23_ce0 <= ap_const_logic_1;
        else 
            x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_24_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_24_ce0 <= ap_const_logic_1;
        else 
            x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_25_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_25_ce0 <= ap_const_logic_1;
        else 
            x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_26_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_26_ce0 <= ap_const_logic_1;
        else 
            x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_27_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_27_ce0 <= ap_const_logic_1;
        else 
            x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_28_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_28_ce0 <= ap_const_logic_1;
        else 
            x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_29_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_29_ce0 <= ap_const_logic_1;
        else 
            x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_30_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_30_ce0 <= ap_const_logic_1;
        else 
            x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_31_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_31_ce0 <= ap_const_logic_1;
        else 
            x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln1231_1_fu_1272_p1(11 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_fp_exp_V_fu_1456_p4 <= data_V_fu_1444_p1(30 downto 23);
    x_fp_sig_V_fu_1466_p1 <= data_V_fu_1444_p1(23 - 1 downto 0);
    xor_ln18_2_fu_1692_p2 <= (or_ln18_2_fu_1686_p2 xor ap_const_lv1_1);
    xor_ln18_fu_1660_p2 <= (ap_const_lv1_1 xor and_ln18_12_fu_1654_p2);
    xor_ln25_fu_1628_p2 <= (ap_const_lv1_1 xor and_ln25_2_fu_1622_p2);
    xor_ln39_fu_1592_p2 <= (ymaggreater_fu_1586_p2 xor ap_const_lv1_1);
    y_fp_exp_V_fu_1482_p4 <= data_V_3_fu_1470_p1(30 downto 23);
    y_fp_sig_V_fu_1492_p1 <= data_V_3_fu_1470_p1(23 - 1 downto 0);
    ymaggreater_3_fu_1606_p3 <= 
        select_ln39_fu_1598_p3 when (p_Result_7_fu_1474_p3(0) = '1') else 
        ymaggreater_fu_1586_p2;
    ymaggreater_fu_1586_p2 <= "1" when (signed(data_V_fu_1444_p1) < signed(data_V_3_fu_1470_p1)) else "0";
    zext_ln1231_1_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1231_fu_1266_p2),64));
    zext_ln1231_fu_1262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1252_p4),11));
end behav;
