<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH v2] b43: Implement RC calibration for rev.0/1 LP-PHYs
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/bcm43xx-dev/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:bcm43xx-dev%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v2%5D%20b43%3A%20Implement%20RC%20calibration%20for%20rev.0/1%20LP-PHYs&In-Reply-To=%3C4A837A3F.6050703%40lwfinger.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005757.html">
   <LINK REL="Next"  HREF="005758.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH v2] b43: Implement RC calibration for rev.0/1 LP-PHYs</H1>
    <B>Larry Finger</B> 
    <A HREF="mailto:bcm43xx-dev%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v2%5D%20b43%3A%20Implement%20RC%20calibration%20for%20rev.0/1%20LP-PHYs&In-Reply-To=%3C4A837A3F.6050703%40lwfinger.net%3E"
       TITLE="[PATCH v2] b43: Implement RC calibration for rev.0/1 LP-PHYs">Larry.Finger at lwfinger.net
       </A><BR>
    <I>Thu Aug 13 04:28:15 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="005757.html">[PATCH v2] b43: Implement RC calibration for rev.0/1 LP-PHYs
</A></li>
        <LI>Next message: <A HREF="005758.html">[PATCH] b43: Update dummy transmission to match V4 specs
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5761">[ date ]</a>
              <a href="thread.html#5761">[ thread ]</a>
              <a href="subject.html#5761">[ subject ]</a>
              <a href="author.html#5761">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>G&#225;bor Stefanik wrote:
&gt;<i> Also implement get/set BB mult, get/set TX gain, set RX gain,
</I>&gt;<i> disable/restore CRS, run/stop DDFS, RX IQ est and QDIV roundup
</I>&gt;<i> in the process.
</I>&gt;<i> 
</I>&gt;<i> Signed-off-by: G&#225;bor Stefanik &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/bcm43xx-dev">netrolller.3d at gmail.com</A>&gt;
</I>&gt;<i> ---
</I>&gt;<i> Changes from v1-&gt;v2:
</I>&gt;<i> -Coding style fixes as suggested by Michael.
</I>&gt;<i> -Added missing static to lpphy_qdiv_roundup.
</I>&gt;<i> -Moved set_tx_power_control &amp; related functions before rev0/1 RC
</I>&gt;<i> calibration,
</I>&gt;<i> and removed forward declaration
</I>&gt;<i> -Reordered variable declarations at the start of rev0_1_rc_calib.
</I>&gt;<i> -The ideal power table is now static const.
</I>&gt;<i> 
</I>&gt;<i> Interdiff v1-&gt;v2 available @ <A HREF="http://b43.pastebin.com/f5fe6ba3c">http://b43.pastebin.com/f5fe6ba3c</A> for
</I>&gt;<i> easier review.
</I>&gt;<i> 
</I>&gt;<i> drivers/net/wireless/b43/phy_lp.c |  508
</I>&gt;<i> +++++++++++++++++++++++++++++++++----
</I>&gt;<i> 1 files changed, 461 insertions(+), 47 deletions(-)
</I>&gt;<i> 
</I>&gt;<i> diff --git a/drivers/net/wireless/b43/phy_lp.c
</I>&gt;<i> b/drivers/net/wireless/b43/phy_lp.c
</I>&gt;<i> index 689c932..e05981b 100644
</I>&gt;<i> --- a/drivers/net/wireless/b43/phy_lp.c
</I>&gt;<i> +++ b/drivers/net/wireless/b43/phy_lp.c
</I>&gt;<i> @@ -605,6 +605,8 @@ static void lpphy_radio_init(struct b43_wldev *dev)
</I>&gt;<i>     }
</I>&gt;<i> }
</I>&gt;<i> 
</I>&gt;<i> +struct lpphy_iq_est { u32 iq_prod, i_pwr, q_pwr; };
</I>&gt;<i> +
</I>&gt;<i> static void lpphy_set_rc_cap(struct b43_wldev *dev)
</I>&gt;<i> {
</I>&gt;<i>     u8 rc_cap = dev-&gt;phy.lp-&gt;rc_cap;
</I>&gt;<i> @@ -614,79 +616,327 @@ static void lpphy_set_rc_cap(struct b43_wldev *dev)
</I>&gt;<i>     b43_radio_write(dev, B2062_S_RXG_CNT16, ((rc_cap &amp; 0x1F) &gt;&gt; 2) | 0x80);
</I>&gt;<i> }
</I>&gt;<i> 
</I>&gt;<i> -static void lpphy_rev0_1_rc_calib(struct b43_wldev *dev)
</I>&gt;<i> +static u8 lpphy_get_bb_mult(struct b43_wldev *dev)
</I>&gt;<i> {
</I>&gt;<i> -    //TODO and SPEC FIXME
</I>&gt;<i> +    return (b43_lptab_read(dev, B43_LPTAB16(0, 87)) &amp; 0xFF00) &gt;&gt; 8;
</I>&gt;<i> }
</I>&gt;<i> 
</I>&gt;<i> -static void lpphy_rev2plus_rc_calib(struct b43_wldev *dev)
</I>&gt;<i> +static void lpphy_set_bb_mult(struct b43_wldev *dev, u8 bb_mult)
</I>&gt;<i> {
</I>&gt;<i> -    struct ssb_bus *bus = dev-&gt;dev-&gt;bus;
</I>&gt;<i> -    u32 crystal_freq = bus-&gt;chipco.pmu.crystalfreq * 1000;
</I>&gt;<i> -    u8 tmp = b43_radio_read(dev, B2063_RX_BB_SP8) &amp; 0xFF;
</I>&gt;<i> -    int i;
</I>&gt;<i> +    b43_lptab_write(dev, B43_LPTAB16(0, 87), (u16)bb_mult &lt;&lt; 8);
</I>&gt;<i> +}
</I>&gt;<i> 
</I>&gt;<i> -    b43_radio_write(dev, B2063_RX_BB_SP8, 0x0);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL1, 0x7E);
</I>&gt;<i> -    b43_radio_mask(dev, B2063_PLL_SP1, 0xF7);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL1, 0x7C);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL2, 0x15);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL3, 0x70);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL4, 0x52);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL5, 0x1);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL1, 0x7D);
</I>&gt;<i> +static void lpphy_disable_crs(struct b43_wldev *dev)
</I>&gt;<i> +{
</I>&gt;<i> +    b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xFF1F, 0x80);
</I>&gt;<i> +    b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFFC, 0x1);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_0, 0x3);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFFB);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_0, 0x4);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_0, 0xFFF7);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_0, 0x8);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0x10);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_0, 0x10);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFDF);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_0, 0x20);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFBF);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_0, 0x40);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0x7);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0x38);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0xFF3F);
</I>&gt;<i> +    b43_phy_set(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0x100);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0xFDFF);
</I>&gt;<i> +    b43_phy_write(dev, B43_LPPHY_PS_CTL_OVERRIDE_VAL0, 0);
</I>&gt;<i> +    b43_phy_write(dev, B43_LPPHY_PS_CTL_OVERRIDE_VAL1, 1);
</I>&gt;<i> +    b43_phy_write(dev, B43_LPPHY_PS_CTL_OVERRIDE_VAL2, 0x20);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0xFBFF);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_2_VAL, 0xF7FF);
</I>&gt;<i> +    b43_phy_write(dev, B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL, 0);
</I>&gt;<i> +    b43_phy_write(dev, B43_LPPHY_RX_GAIN_CTL_OVERRIDE_VAL, 0x45AF);
</I>&gt;<i> +    b43_phy_write(dev, B43_LPPHY_RF_OVERRIDE_2, 0x3FF);
</I>&gt;<i> +}
</I>&gt;<i> 
</I>&gt;<i> -    for (i = 0; i &lt; 10000; i++) {
</I>&gt;<i> -        if (b43_radio_read(dev, B2063_RC_CALIB_CTL6) &amp; 0x2)
</I>&gt;<i> -            break;
</I>&gt;<i> -        msleep(1);
</I>&gt;<i> +static void lpphy_restore_crs(struct b43_wldev *dev)
</I>&gt;<i> +{
</I>&gt;<i> +    if (b43_current_band(dev-&gt;wl) == IEEE80211_BAND_2GHZ)
</I>&gt;<i> +        b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xFF1F, 0x60);
</I>&gt;<i> +    else
</I>&gt;<i> +        b43_phy_maskset(dev, B43_LPPHY_CRSGAIN_CTL, 0xFF1F, 0x20);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_0, 0xFF80);
</I>&gt;<i> +    b43_phy_mask(dev, B43_LPPHY_RF_OVERRIDE_2, 0xFC00);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +struct lpphy_tx_gains { u16 gm, pga, pad, dac; };
</I>&gt;<i> +
</I>&gt;<i> +static struct lpphy_tx_gains lpphy_get_tx_gains(struct b43_wldev *dev)
</I>&gt;<i> +{
</I>&gt;<i> +    struct lpphy_tx_gains gains;
</I>&gt;<i> +    u16 tmp;
</I>&gt;<i> +
</I>&gt;<i> +    gains.dac = (b43_phy_read(dev, B43_LPPHY_AFE_DAC_CTL) &amp; 0x380) &gt;&gt; 7;
</I>&gt;<i> +    if (dev-&gt;phy.rev &lt; 2) {
</I>&gt;<i> +        tmp = b43_phy_read(dev,
</I>&gt;<i> +                   B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL) &amp; 0x7FF;
</I>&gt;<i> +        gains.gm = tmp &amp; 0x0007;
</I>&gt;<i> +        gains.pga = (tmp &amp; 0x0078) &gt;&gt; 3;
</I>&gt;<i> +        gains.pad = (tmp &amp; 0x780) &gt;&gt; 7;
</I>&gt;<i> +    } else {
</I>&gt;<i> +        tmp = b43_phy_read(dev, B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL);
</I>&gt;<i> +        gains.pad = b43_phy_read(dev, B43_PHY_OFDM(0xFB)) &amp; 0xFF;
</I>&gt;<i> +        gains.gm = tmp &amp; 0xFF;
</I>&gt;<i> +        gains.pga = (tmp &gt;&gt; 8) &amp; 0xFF;
</I>&gt;<i>     }
</I>&gt;<i> 
</I>&gt;<i> -    if (!(b43_radio_read(dev, B2063_RC_CALIB_CTL6) &amp; 0x2))
</I>&gt;<i> -        b43_radio_write(dev, B2063_RX_BB_SP8, tmp);
</I>&gt;<i> +    return gains;
</I>&gt;<i> +}
</I>&gt;<i> 
</I>&gt;<i> -    tmp = b43_radio_read(dev, B2063_TX_BB_SP3) &amp; 0xFF;
</I>&gt;<i> +static void lpphy_set_dac_gain(struct b43_wldev *dev, u16 dac)
</I>&gt;<i> +{
</I>&gt;<i> +    u16 ctl = b43_phy_read(dev, B43_LPPHY_AFE_DAC_CTL) &amp; 0xC7F;
</I>&gt;<i> +    ctl |= dac &lt;&lt; 7;
</I>&gt;<i> +    b43_phy_maskset(dev, B43_LPPHY_AFE_DAC_CTL, 0xF000, ctl);
</I>&gt;<i> +}
</I>&gt;<i> 
</I>&gt;<i> -    b43_radio_write(dev, B2063_TX_BB_SP3, 0x0);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL1, 0x7E);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL1, 0x7C);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL2, 0x55);
</I>&gt;<i> -    b43_radio_write(dev, B2063_RC_CALIB_CTL3, 0x76);
</I>&gt;<i> +static void lpphy_set_tx_gains(struct b43_wldev *dev,
</I>&gt;<i> +                   struct lpphy_tx_gains gains)
</I>&gt;<i> +{
</I>&gt;<i> +    u16 rf_gain, pa_gain;
</I>&gt;<i> 
</I>&gt;<i> -    if (crystal_freq == 24000000) {
</I>&gt;<i> -        b43_radio_write(dev, B2063_RC_CALIB_CTL4, 0xFC);
</I>&gt;<i> -        b43_radio_write(dev, B2063_RC_CALIB_CTL5, 0x0);
</I>&gt;<i> +    if (dev-&gt;phy.rev &lt; 2) {
</I>&gt;<i> +        rf_gain = (gains.pad &lt;&lt; 7) | (gains.pga &lt;&lt; 3) | gains.gm;
</I>&gt;<i> +        b43_phy_maskset(dev, B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL,
</I>&gt;<i> +                0xF800, rf_gain);
</I>&gt;<i>     } else {
</I>&gt;<i> -        b43_radio_write(dev, B2063_RC_CALIB_CTL4, 0x13);
</I>&gt;<i> -        b43_radio_write(dev, B2063_RC_CALIB_CTL5, 0x1);
</I>&gt;<i> +        pa_gain = b43_phy_read(dev, B43_PHY_OFDM(0xFB)) &amp; 0x7F00;
</I>&gt;<i> +        b43_phy_write(dev, B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL,
</I>&gt;<i> +                  (gains.pga &lt;&lt; 8) | gains.gm);
</I>&gt;<i> +        b43_phy_maskset(dev, B43_LPPHY_TX_GAIN_CTL_OVERRIDE_VAL,
</I>&gt;<i> +                0x8000, gains.pad | pa_gain);
</I>&gt;<i> +        b43_phy_write(dev, B43_PHY_OFDM(0xFC),
</I>&gt;<i> +                  (gains.pga &lt;&lt; 8) | gains.gm);
</I>&gt;<i> +        b43_phy_maskset(dev, B43_PHY_OFDM(0xFD),
</I>&gt;<i> +                0x8000, gains.pad | pa_gain);
</I>&gt;<i> +    }
</I>&gt;<i> +    lpphy_set_dac_gain(dev, gains.dac);
</I>&gt;<i> +    if (dev-&gt;phy.rev &lt; 2) {
</I>&gt;<i> +        b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2, 0xFEFF, 1 &lt;&lt; 8);
</I>&gt;<i> +    } else {
</I>&gt;<i> +        b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2, 0xFF7F, 1 &lt;&lt; 7);
</I>&gt;<i> +        b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2, 0xBFFF, 1 &lt;&lt; 14);
</I>&gt;<i>     }
</I>&gt;<i> +    b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2, 0xFFBF, 1 &lt;&lt; 4);
</I>&gt;<i> +}
</I>&gt;<i> 
</I>&gt;<i> -    b43_radio_write(dev, B2063_PA_SP7, 0x7D);
</I>&gt;<i> +static void lpphy_rev0_1_set_rx_gain(struct b43_wldev *dev, u32 gain)
</I>&gt;<i> +{
</I>&gt;<i> +    u16 trsw = gain &amp; 0x1;
</I>&gt;<i> +    u16 lna = (gain &amp; 0xFFFC) | ((gain &amp; 0xC) &gt;&gt; 2);
</I>&gt;<i> +    u16 ext_lna = (gain &amp; 2) &gt;&gt; 1;
</I>&gt;<i> +
</I>&gt;<i> +    b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_VAL_0, 0xFFFE, trsw);
</I>&gt;<i> +    b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL,
</I>&gt;<i> +            0xFBFF, ext_lna &lt;&lt; 10);
</I>&gt;<i> +    b43_phy_maskset(dev, B43_LPPHY_RF_OVERRIDE_2_VAL,
</I>&gt;<i> +            0xF7FF, ext_lna &lt;&lt; 11);
</I>&gt;<i> +    b43_phy_write(dev, B43_LPPHY_RX_GAIN_CTL_OVERRIDE_VAL, lna);
</I>&gt;<i> +}
</I>&gt;<i> 
</I>&gt;<i> -    for (i = 0; i &lt; 10000; i++) {
</I>&gt;<i> -        if (b43_radio_read(dev, B2063_RC_CALIB_CTL6) &amp; 0x2)
</I>&gt;<i> +static void lpphy_rev2plus_set_rx_gain(struct b43_wldev *dev, u32 gain)
</I>&gt;<i> +{
</I>&gt;<i> +    u16 low_gain = gain &amp; 0xFFFF;
</I>&gt;<i> +    u16 high_gain = (gain &gt;&gt; 16) &amp; 0xF;
</I>&gt;<i> +    u16 ext_lna = (gain &gt;&gt; 21) &amp; 0x1;
</I>&gt;<i> +    u16 trsw = ~(gain &gt;&gt; 21) &amp; 0x1;
</I>                            ==
Should be 20, not 21.

&gt;<i> +    u16 tmp;
</I>&gt;<i> +    //SPEC FIXME is trsw really just ~(bool)ext_lna for rev2+?
</I>
No.

Larry


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005757.html">[PATCH v2] b43: Implement RC calibration for rev.0/1 LP-PHYs
</A></li>
	<LI>Next message: <A HREF="005758.html">[PATCH] b43: Update dummy transmission to match V4 specs
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5761">[ date ]</a>
              <a href="thread.html#5761">[ thread ]</a>
              <a href="subject.html#5761">[ subject ]</a>
              <a href="author.html#5761">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/bcm43xx-dev">More information about the Bcm43xx-dev
mailing list</a><br>
</body></html>
