v 20130925 2
C 16300 49100 1 0 0 vdd-1.sym
C 16400 47800 1 0 0 gnd-1.sym
N 15200 47200 16100 47200 4
N 15200 46700 15200 49000 4
C 17200 47900 1 0 0 gnd-1.sym
C 18100 47500 1 0 0 vdd-1.sym
N 15200 49000 15900 49000 4
C 14200 48700 1 0 0 in-1.sym
{
T 14200 49000 5 10 0 0 0 0 1
device=INPUT
T 14000 48750 5 10 1 1 0 0 1
refdes=A#
}
C 16900 49400 1 270 0 in-1.sym
{
T 17200 49400 5 10 0 0 270 0 1
device=INPUT
T 17000 49350 5 10 1 1 0 3 1
refdes=C
}
C 14100 46100 1 0 0 in-1.sym
{
T 14100 46400 5 10 0 0 0 0 1
device=INPUT
T 14375 46175 5 10 1 1 0 5 1
refdes=GND
}
C 18900 47400 1 0 1 in-1.sym
{
T 18900 47700 5 10 0 0 0 6 1
device=INPUT
T 18900 47500 5 10 1 1 0 1 1
refdes=Vdd
}
C 17800 48600 1 0 0 out-1.sym
{
T 17800 48900 5 10 0 0 0 0 1
device=OUTPUT
T 18400 48700 5 10 1 1 0 1 1
refdes=Q#
}
C 18700 46900 1 0 0 out-1.sym
{
T 18700 47200 5 10 0 0 0 0 1
device=OUTPUT
T 19100 47200 5 10 1 1 180 0 1
refdes=Co
}
N 14800 48800 15900 48800 4
N 17600 48500 17600 46800 4
N 17600 46800 17900 46800 4
C 13800 46700 1 0 0 in-1.sym
{
T 13800 47000 5 10 0 0 0 0 1
device=INPUT
T 13600 46750 5 10 1 1 0 0 1
refdes=B#
}
C 13800 46500 1 0 0 in-1.sym
{
T 13800 46800 5 10 0 0 0 0 1
device=INPUT
T 13600 46550 5 10 1 1 0 0 1
refdes=N
}
C 15400 48400 1 0 0 vdd-1.sym
C 14500 47200 1 0 0 vdd-1.sym
C 14600 45900 1 0 0 gnd-1.sym
C 15500 47100 1 0 0 gnd-1.sym
C 14200 48500 1 0 0 in-1.sym
{
T 14200 48800 5 10 0 0 0 0 1
device=INPUT
T 13900 48550 5 10 1 1 0 0 1
refdes=OR
}
C 14200 47600 1 0 0 in-1.sym
{
T 14200 47900 5 10 0 0 0 0 1
device=INPUT
T 14200 47700 5 10 1 1 0 7 1
refdes=AND#
}
N 14800 48600 15900 48600 4
N 14800 47700 15300 47700 4
C 19100 46000 1 0 1 2n7002.sym
{
T 19200 46400 5 10 1 1 0 6 1
refdes=M1
T 19000 46800 5 10 0 1 0 6 1
value=2N7002P
T 18600 46600 5 10 0 1 0 6 1
footprint=sot23-nmos
T 17600 46600 5 10 0 1 0 6 1
device=NMOS
}
C 18400 45800 1 0 0 gnd-1.sym
C 19700 46200 1 0 1 in-1.sym
{
T 19700 46500 5 10 0 0 0 6 1
device=INPUT
T 19600 46150 5 10 1 1 0 6 1
refdes=CR
}
C 17300 46200 1 0 0 in-1.sym
{
T 17300 46500 5 10 0 0 0 0 1
device=INPUT
T 17400 46150 5 10 1 1 0 0 1
refdes=CS#
}
N 15100 47100 17700 47100 4
C 17900 46000 1 0 0 2n7002.sym
{
T 17800 46400 5 10 1 1 0 0 1
refdes=M2
T 18000 46800 5 10 0 1 0 0 1
value=2N7002P
T 18400 46600 5 10 0 1 0 0 1
footprint=sot23-nmos
T 19400 46600 5 10 0 1 0 0 1
device=NMOS
}
N 16100 47300 16100 47200 4
C 15900 48100 1 0 0 nand1or3.sym
{
T 16550 48550 5 10 1 1 0 0 1
refdes=X
}
C 15300 47400 1 0 0 nand3.sym
{
T 15600 47850 5 10 1 1 0 0 1
refdes=D
}
N 15100 48800 15100 47100 4
N 15100 47900 15300 47900 4
N 15200 48100 15300 48100 4
N 16100 47900 16100 48400 4
N 16100 48400 16400 48400 4
C 17700 46500 1 0 0 nor1and.sym
{
T 18250 46950 5 10 1 1 0 0 1
refdes=P
}
N 16100 47300 17700 47300 4
N 18300 46100 18700 46100 4
N 18700 46500 18700 47000 4
C 14400 46200 1 0 0 xor.sym
{
T 14600 46800 5 10 1 1 0 0 1
refdes=S
}
C 17000 48200 1 0 0 xor.sym
{
T 17200 48800 5 10 1 1 0 0 1
refdes=E
}
C 17100 49200 1 0 0 vdd-1.sym
